
GPT5p2r4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000147bc  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  0801498c  0801498c  0001598c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014a3c  08014a3c  00019000  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08014a3c  08014a3c  00015a3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014a44  08014a44  00019000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014a44  08014a44  00015a44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08014a48  08014a48  00015a48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20012000  08014a4c  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20012080  08014acc  00016080  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20012120  08014b6c  00016120  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .RamData      00002000  20010000  20010000  00017000  2**5
                  CONTENTS, ALLOC, LOAD, DATA
 12 .bss          000098fc  200121c0  08014c0c  000161c0  2**2
                  ALLOC
 13 ._user_heap_stack 00000600  20000000  20000000  00017000  2**0
                  ALLOC
 14 .ARM.attributes 00000030  00000000  00000000  00019000  2**0
                  CONTENTS, READONLY
 15 .debug_info   0003f388  00000000  00000000  00019030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 000085d1  00000000  00000000  000583b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00003428  00000000  00000000  00060990  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 0000285f  00000000  00000000  00063db8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  000368c1  00000000  00000000  00066617  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   00042a68  00000000  00000000  0009ced8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    0012aff9  00000000  00000000  000df940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  0020a939  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000e1b8  00000000  00000000  0020a97c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000091  00000000  00000000  00218b34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200121c0 	.word	0x200121c0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08014974 	.word	0x08014974

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200121c4 	.word	0x200121c4
 800020c:	08014974 	.word	0x08014974

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000220:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000224:	f000 b988 	b.w	8000538 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	468e      	mov	lr, r1
 8000248:	4604      	mov	r4, r0
 800024a:	4688      	mov	r8, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d962      	bls.n	800031c <__udivmoddi4+0xdc>
 8000256:	fab2 f682 	clz	r6, r2
 800025a:	b14e      	cbz	r6, 8000270 <__udivmoddi4+0x30>
 800025c:	f1c6 0320 	rsb	r3, r6, #32
 8000260:	fa01 f806 	lsl.w	r8, r1, r6
 8000264:	fa20 f303 	lsr.w	r3, r0, r3
 8000268:	40b7      	lsls	r7, r6
 800026a:	ea43 0808 	orr.w	r8, r3, r8
 800026e:	40b4      	lsls	r4, r6
 8000270:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000274:	fa1f fc87 	uxth.w	ip, r7
 8000278:	fbb8 f1fe 	udiv	r1, r8, lr
 800027c:	0c23      	lsrs	r3, r4, #16
 800027e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000282:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000286:	fb01 f20c 	mul.w	r2, r1, ip
 800028a:	429a      	cmp	r2, r3
 800028c:	d909      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028e:	18fb      	adds	r3, r7, r3
 8000290:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000294:	f080 80ea 	bcs.w	800046c <__udivmoddi4+0x22c>
 8000298:	429a      	cmp	r2, r3
 800029a:	f240 80e7 	bls.w	800046c <__udivmoddi4+0x22c>
 800029e:	3902      	subs	r1, #2
 80002a0:	443b      	add	r3, r7
 80002a2:	1a9a      	subs	r2, r3, r2
 80002a4:	b2a3      	uxth	r3, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b6:	459c      	cmp	ip, r3
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0x8e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002c0:	f080 80d6 	bcs.w	8000470 <__udivmoddi4+0x230>
 80002c4:	459c      	cmp	ip, r3
 80002c6:	f240 80d3 	bls.w	8000470 <__udivmoddi4+0x230>
 80002ca:	443b      	add	r3, r7
 80002cc:	3802      	subs	r0, #2
 80002ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d2:	eba3 030c 	sub.w	r3, r3, ip
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11d      	cbz	r5, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40f3      	lsrs	r3, r6
 80002dc:	2200      	movs	r2, #0
 80002de:	e9c5 3200 	strd	r3, r2, [r5]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d905      	bls.n	80002f6 <__udivmoddi4+0xb6>
 80002ea:	b10d      	cbz	r5, 80002f0 <__udivmoddi4+0xb0>
 80002ec:	e9c5 0100 	strd	r0, r1, [r5]
 80002f0:	2100      	movs	r1, #0
 80002f2:	4608      	mov	r0, r1
 80002f4:	e7f5      	b.n	80002e2 <__udivmoddi4+0xa2>
 80002f6:	fab3 f183 	clz	r1, r3
 80002fa:	2900      	cmp	r1, #0
 80002fc:	d146      	bne.n	800038c <__udivmoddi4+0x14c>
 80002fe:	4573      	cmp	r3, lr
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xc8>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 8105 	bhi.w	8000512 <__udivmoddi4+0x2d2>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb6e 0203 	sbc.w	r2, lr, r3
 800030e:	2001      	movs	r0, #1
 8000310:	4690      	mov	r8, r2
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e5      	beq.n	80002e2 <__udivmoddi4+0xa2>
 8000316:	e9c5 4800 	strd	r4, r8, [r5]
 800031a:	e7e2      	b.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	2a00      	cmp	r2, #0
 800031e:	f000 8090 	beq.w	8000442 <__udivmoddi4+0x202>
 8000322:	fab2 f682 	clz	r6, r2
 8000326:	2e00      	cmp	r6, #0
 8000328:	f040 80a4 	bne.w	8000474 <__udivmoddi4+0x234>
 800032c:	1a8a      	subs	r2, r1, r2
 800032e:	0c03      	lsrs	r3, r0, #16
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	b280      	uxth	r0, r0
 8000336:	b2bc      	uxth	r4, r7
 8000338:	2101      	movs	r1, #1
 800033a:	fbb2 fcfe 	udiv	ip, r2, lr
 800033e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb04 f20c 	mul.w	r2, r4, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d907      	bls.n	800035e <__udivmoddi4+0x11e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x11c>
 8000356:	429a      	cmp	r2, r3
 8000358:	f200 80e0 	bhi.w	800051c <__udivmoddi4+0x2dc>
 800035c:	46c4      	mov	ip, r8
 800035e:	1a9b      	subs	r3, r3, r2
 8000360:	fbb3 f2fe 	udiv	r2, r3, lr
 8000364:	fb0e 3312 	mls	r3, lr, r2, r3
 8000368:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800036c:	fb02 f404 	mul.w	r4, r2, r4
 8000370:	429c      	cmp	r4, r3
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x144>
 8000374:	18fb      	adds	r3, r7, r3
 8000376:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x142>
 800037c:	429c      	cmp	r4, r3
 800037e:	f200 80ca 	bhi.w	8000516 <__udivmoddi4+0x2d6>
 8000382:	4602      	mov	r2, r0
 8000384:	1b1b      	subs	r3, r3, r4
 8000386:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038a:	e7a5      	b.n	80002d8 <__udivmoddi4+0x98>
 800038c:	f1c1 0620 	rsb	r6, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 f706 	lsr.w	r7, r2, r6
 8000396:	431f      	orrs	r7, r3
 8000398:	fa0e f401 	lsl.w	r4, lr, r1
 800039c:	fa20 f306 	lsr.w	r3, r0, r6
 80003a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a8:	4323      	orrs	r3, r4
 80003aa:	fa00 f801 	lsl.w	r8, r0, r1
 80003ae:	fa1f fc87 	uxth.w	ip, r7
 80003b2:	fbbe f0f9 	udiv	r0, lr, r9
 80003b6:	0c1c      	lsrs	r4, r3, #16
 80003b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c4:	45a6      	cmp	lr, r4
 80003c6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ca:	d909      	bls.n	80003e0 <__udivmoddi4+0x1a0>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003d2:	f080 809c 	bcs.w	800050e <__udivmoddi4+0x2ce>
 80003d6:	45a6      	cmp	lr, r4
 80003d8:	f240 8099 	bls.w	800050e <__udivmoddi4+0x2ce>
 80003dc:	3802      	subs	r0, #2
 80003de:	443c      	add	r4, r7
 80003e0:	eba4 040e 	sub.w	r4, r4, lr
 80003e4:	fa1f fe83 	uxth.w	lr, r3
 80003e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ec:	fb09 4413 	mls	r4, r9, r3, r4
 80003f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1ce>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000402:	f080 8082 	bcs.w	800050a <__udivmoddi4+0x2ca>
 8000406:	45a4      	cmp	ip, r4
 8000408:	d97f      	bls.n	800050a <__udivmoddi4+0x2ca>
 800040a:	3b02      	subs	r3, #2
 800040c:	443c      	add	r4, r7
 800040e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	fba0 ec02 	umull	lr, ip, r0, r2
 800041a:	4564      	cmp	r4, ip
 800041c:	4673      	mov	r3, lr
 800041e:	46e1      	mov	r9, ip
 8000420:	d362      	bcc.n	80004e8 <__udivmoddi4+0x2a8>
 8000422:	d05f      	beq.n	80004e4 <__udivmoddi4+0x2a4>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x1fe>
 8000426:	ebb8 0203 	subs.w	r2, r8, r3
 800042a:	eb64 0409 	sbc.w	r4, r4, r9
 800042e:	fa04 f606 	lsl.w	r6, r4, r6
 8000432:	fa22 f301 	lsr.w	r3, r2, r1
 8000436:	431e      	orrs	r6, r3
 8000438:	40cc      	lsrs	r4, r1
 800043a:	e9c5 6400 	strd	r6, r4, [r5]
 800043e:	2100      	movs	r1, #0
 8000440:	e74f      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000442:	fbb1 fcf2 	udiv	ip, r1, r2
 8000446:	0c01      	lsrs	r1, r0, #16
 8000448:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800044c:	b280      	uxth	r0, r0
 800044e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000452:	463b      	mov	r3, r7
 8000454:	4638      	mov	r0, r7
 8000456:	463c      	mov	r4, r7
 8000458:	46b8      	mov	r8, r7
 800045a:	46be      	mov	lr, r7
 800045c:	2620      	movs	r6, #32
 800045e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000462:	eba2 0208 	sub.w	r2, r2, r8
 8000466:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046a:	e766      	b.n	800033a <__udivmoddi4+0xfa>
 800046c:	4601      	mov	r1, r0
 800046e:	e718      	b.n	80002a2 <__udivmoddi4+0x62>
 8000470:	4610      	mov	r0, r2
 8000472:	e72c      	b.n	80002ce <__udivmoddi4+0x8e>
 8000474:	f1c6 0220 	rsb	r2, r6, #32
 8000478:	fa2e f302 	lsr.w	r3, lr, r2
 800047c:	40b7      	lsls	r7, r6
 800047e:	40b1      	lsls	r1, r6
 8000480:	fa20 f202 	lsr.w	r2, r0, r2
 8000484:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000488:	430a      	orrs	r2, r1
 800048a:	fbb3 f8fe 	udiv	r8, r3, lr
 800048e:	b2bc      	uxth	r4, r7
 8000490:	fb0e 3318 	mls	r3, lr, r8, r3
 8000494:	0c11      	lsrs	r1, r2, #16
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb08 f904 	mul.w	r9, r8, r4
 800049e:	40b0      	lsls	r0, r6
 80004a0:	4589      	cmp	r9, r1
 80004a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004a6:	b280      	uxth	r0, r0
 80004a8:	d93e      	bls.n	8000528 <__udivmoddi4+0x2e8>
 80004aa:	1879      	adds	r1, r7, r1
 80004ac:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004b0:	d201      	bcs.n	80004b6 <__udivmoddi4+0x276>
 80004b2:	4589      	cmp	r9, r1
 80004b4:	d81f      	bhi.n	80004f6 <__udivmoddi4+0x2b6>
 80004b6:	eba1 0109 	sub.w	r1, r1, r9
 80004ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004c6:	b292      	uxth	r2, r2
 80004c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d229      	bcs.n	8000524 <__udivmoddi4+0x2e4>
 80004d0:	18ba      	adds	r2, r7, r2
 80004d2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004d6:	d2c4      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004d8:	4542      	cmp	r2, r8
 80004da:	d2c2      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004dc:	f1a9 0102 	sub.w	r1, r9, #2
 80004e0:	443a      	add	r2, r7
 80004e2:	e7be      	b.n	8000462 <__udivmoddi4+0x222>
 80004e4:	45f0      	cmp	r8, lr
 80004e6:	d29d      	bcs.n	8000424 <__udivmoddi4+0x1e4>
 80004e8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f0:	3801      	subs	r0, #1
 80004f2:	46e1      	mov	r9, ip
 80004f4:	e796      	b.n	8000424 <__udivmoddi4+0x1e4>
 80004f6:	eba7 0909 	sub.w	r9, r7, r9
 80004fa:	4449      	add	r1, r9
 80004fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000500:	fbb1 f9fe 	udiv	r9, r1, lr
 8000504:	fb09 f804 	mul.w	r8, r9, r4
 8000508:	e7db      	b.n	80004c2 <__udivmoddi4+0x282>
 800050a:	4673      	mov	r3, lr
 800050c:	e77f      	b.n	800040e <__udivmoddi4+0x1ce>
 800050e:	4650      	mov	r0, sl
 8000510:	e766      	b.n	80003e0 <__udivmoddi4+0x1a0>
 8000512:	4608      	mov	r0, r1
 8000514:	e6fd      	b.n	8000312 <__udivmoddi4+0xd2>
 8000516:	443b      	add	r3, r7
 8000518:	3a02      	subs	r2, #2
 800051a:	e733      	b.n	8000384 <__udivmoddi4+0x144>
 800051c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000520:	443b      	add	r3, r7
 8000522:	e71c      	b.n	800035e <__udivmoddi4+0x11e>
 8000524:	4649      	mov	r1, r9
 8000526:	e79c      	b.n	8000462 <__udivmoddi4+0x222>
 8000528:	eba1 0109 	sub.w	r1, r1, r9
 800052c:	46c4      	mov	ip, r8
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	e7c4      	b.n	80004c2 <__udivmoddi4+0x282>

08000538 <__aeabi_idiv0>:
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop

0800053c <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 8000540:	bf00      	nop
 8000542:	46bd      	mov	sp, r7
 8000544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000548:	4770      	bx	lr

0800054a <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 800054a:	b480      	push	{r7}
 800054c:	b083      	sub	sp, #12
 800054e:	af00      	add	r7, sp, #0
 8000550:	6078      	str	r0, [r7, #4]
 8000552:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8000554:	bf00      	nop
 8000556:	370c      	adds	r7, #12
 8000558:	46bd      	mov	sp, r7
 800055a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055e:	4770      	bx	lr

08000560 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8000564:	bf00      	nop
 8000566:	46bd      	mov	sp, r7
 8000568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056c:	4770      	bx	lr
	...

08000570 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000570:	b480      	push	{r7}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	60f8      	str	r0, [r7, #12]
 8000578:	60b9      	str	r1, [r7, #8]
 800057a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	4a07      	ldr	r2, [pc, #28]	@ (800059c <vApplicationGetIdleTaskMemory+0x2c>)
 8000580:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000582:	68bb      	ldr	r3, [r7, #8]
 8000584:	4a06      	ldr	r2, [pc, #24]	@ (80005a0 <vApplicationGetIdleTaskMemory+0x30>)
 8000586:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800058e:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000590:	bf00      	nop
 8000592:	3714      	adds	r7, #20
 8000594:	46bd      	mov	sp, r7
 8000596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059a:	4770      	bx	lr
 800059c:	200121dc 	.word	0x200121dc
 80005a0:	20012234 	.word	0x20012234

080005a4 <SCB_DisableDCache>:
/**
  \brief   Disable D-Cache
  \details Turns off D-Cache
  */
__STATIC_INLINE void SCB_DisableDCache (void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	b085      	sub	sp, #20
 80005a8:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 80005aa:	4b1f      	ldr	r3, [pc, #124]	@ (8000628 <SCB_DisableDCache+0x84>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80005b2:	f3bf 8f4f 	dsb	sy
}
 80005b6:	bf00      	nop
    __DSB();

    SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk;  /* disable D-Cache */
 80005b8:	4b1b      	ldr	r3, [pc, #108]	@ (8000628 <SCB_DisableDCache+0x84>)
 80005ba:	695b      	ldr	r3, [r3, #20]
 80005bc:	4a1a      	ldr	r2, [pc, #104]	@ (8000628 <SCB_DisableDCache+0x84>)
 80005be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80005c2:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80005c4:	f3bf 8f4f 	dsb	sy
}
 80005c8:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80005ca:	4b17      	ldr	r3, [pc, #92]	@ (8000628 <SCB_DisableDCache+0x84>)
 80005cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80005d0:	607b      	str	r3, [r7, #4]

                                            /* clean & invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	0b5b      	lsrs	r3, r3, #13
 80005d6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80005da:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	08db      	lsrs	r3, r3, #3
 80005e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80005e4:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 80005e6:	68fb      	ldr	r3, [r7, #12]
 80005e8:	015a      	lsls	r2, r3, #5
 80005ea:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 80005ee:	4013      	ands	r3, r2
                       ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 80005f0:	68ba      	ldr	r2, [r7, #8]
 80005f2:	0792      	lsls	r2, r2, #30
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 80005f4:	490c      	ldr	r1, [pc, #48]	@ (8000628 <SCB_DisableDCache+0x84>)
 80005f6:	4313      	orrs	r3, r2
 80005f8:	f8c1 3274 	str.w	r3, [r1, #628]	@ 0x274
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80005fc:	68bb      	ldr	r3, [r7, #8]
 80005fe:	1e5a      	subs	r2, r3, #1
 8000600:	60ba      	str	r2, [r7, #8]
 8000602:	2b00      	cmp	r3, #0
 8000604:	d1ef      	bne.n	80005e6 <SCB_DisableDCache+0x42>
    } while(sets-- != 0U);
 8000606:	68fb      	ldr	r3, [r7, #12]
 8000608:	1e5a      	subs	r2, r3, #1
 800060a:	60fa      	str	r2, [r7, #12]
 800060c:	2b00      	cmp	r3, #0
 800060e:	d1e5      	bne.n	80005dc <SCB_DisableDCache+0x38>
  __ASM volatile ("dsb 0xF":::"memory");
 8000610:	f3bf 8f4f 	dsb	sy
}
 8000614:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000616:	f3bf 8f6f 	isb	sy
}
 800061a:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 800061c:	bf00      	nop
 800061e:	3714      	adds	r7, #20
 8000620:	46bd      	mov	sp, r7
 8000622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000626:	4770      	bx	lr
 8000628:	e000ed00 	.word	0xe000ed00

0800062c <SCB_InvalidateDCache_by_Addr>:
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 800062c:	b480      	push	{r7}
 800062e:	b087      	sub	sp, #28
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
 8000634:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 8000636:	683b      	ldr	r3, [r7, #0]
 8000638:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 800063e:	2320      	movs	r3, #32
 8000640:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000642:	f3bf 8f4f 	dsb	sy
}
 8000646:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 8000648:	e00b      	b.n	8000662 <SCB_InvalidateDCache_by_Addr+0x36>
      SCB->DCIMVAC = op_addr;
 800064a:	4a0d      	ldr	r2, [pc, #52]	@ (8000680 <SCB_InvalidateDCache_by_Addr+0x54>)
 800064c:	693b      	ldr	r3, [r7, #16]
 800064e:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
      op_addr += (uint32_t)linesize;
 8000652:	68fb      	ldr	r3, [r7, #12]
 8000654:	693a      	ldr	r2, [r7, #16]
 8000656:	4413      	add	r3, r2
 8000658:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 800065a:	697a      	ldr	r2, [r7, #20]
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	1ad3      	subs	r3, r2, r3
 8000660:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 8000662:	697b      	ldr	r3, [r7, #20]
 8000664:	2b00      	cmp	r3, #0
 8000666:	dcf0      	bgt.n	800064a <SCB_InvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 8000668:	f3bf 8f4f 	dsb	sy
}
 800066c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800066e:	f3bf 8f6f 	isb	sy
}
 8000672:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 8000674:	bf00      	nop
 8000676:	371c      	adds	r7, #28
 8000678:	46bd      	mov	sp, r7
 800067a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067e:	4770      	bx	lr
 8000680:	e000ed00 	.word	0xe000ed00

08000684 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000684:	b5b0      	push	{r4, r5, r7, lr}
 8000686:	b088      	sub	sp, #32
 8000688:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN 1 */
	  SCB_DisableDCache(); // <--- Add this.
 800068a:	f7ff ff8b 	bl	80005a4 <SCB_DisableDCache>
  //MPU_Config();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800068e:	f002 fcd6 	bl	800303e <HAL_Init>
  /* USER CODE Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000692:	f000 f873 	bl	800077c <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000696:	f000 f8e3 	bl	8000860 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800069a:	f001 f87d 	bl	8001798 <MX_GPIO_Init>
  MX_DMA_Init();
 800069e:	f001 f805 	bl	80016ac <MX_DMA_Init>
  MX_ADC3_Init();
 80006a2:	f000 f90f 	bl	80008c4 <MX_ADC3_Init>
  MX_CRC_Init();
 80006a6:	f000 f95f 	bl	8000968 <MX_CRC_Init>
  MX_DCMI_Init();
 80006aa:	f000 f97f 	bl	80009ac <MX_DCMI_Init>
  MX_DMA2D_Init();
 80006ae:	f000 f9b1 	bl	8000a14 <MX_DMA2D_Init>
  MX_ETH_Init();
 80006b2:	f000 f9e1 	bl	8000a78 <MX_ETH_Init>
  MX_FMC_Init();
 80006b6:	f001 f81f 	bl	80016f8 <MX_FMC_Init>
  MX_I2C1_Init();
 80006ba:	f000 fa2b 	bl	8000b14 <MX_I2C1_Init>
  MX_I2C3_Init();
 80006be:	f000 fa69 	bl	8000b94 <MX_I2C3_Init>
  MX_LTDC_Init();
 80006c2:	f000 faa7 	bl	8000c14 <MX_LTDC_Init>
  MX_QUADSPI_Init();
 80006c6:	f000 fb27 	bl	8000d18 <MX_QUADSPI_Init>
  MX_RTC_Init();
 80006ca:	f000 fb51 	bl	8000d70 <MX_RTC_Init>
  MX_SAI2_Init();
 80006ce:	f000 fbf3 	bl	8000eb8 <MX_SAI2_Init>
  MX_SDMMC1_SD_Init();
 80006d2:	f000 fc51 	bl	8000f78 <MX_SDMMC1_SD_Init>
  MX_SPDIFRX_Init();
 80006d6:	f000 fc6f 	bl	8000fb8 <MX_SPDIFRX_Init>
  MX_SPI2_Init();
 80006da:	f000 fc9d 	bl	8001018 <MX_SPI2_Init>
  MX_TIM1_Init();
 80006de:	f000 fcd9 	bl	8001094 <MX_TIM1_Init>
  MX_TIM2_Init();
 80006e2:	f000 fd83 	bl	80011ec <MX_TIM2_Init>
  MX_TIM3_Init();
 80006e6:	f000 fdf7 	bl	80012d8 <MX_TIM3_Init>
  MX_TIM5_Init();
 80006ea:	f000 fe6d 	bl	80013c8 <MX_TIM5_Init>
  MX_TIM8_Init();
 80006ee:	f000 fee3 	bl	80014b8 <MX_TIM8_Init>
  MX_TIM12_Init();
 80006f2:	f000 ff35 	bl	8001560 <MX_TIM12_Init>
  MX_USART1_UART_Init();
 80006f6:	f000 ff79 	bl	80015ec <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 80006fa:	f000 ffa7 	bl	800164c <MX_USART6_UART_Init>
  MX_FATFS_Init();
 80006fe:	f00e fce1 	bl	800f0c4 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
    // 1. Start SAI2 Block B (Microphone - Slave Receiver)
    if (HAL_SAI_Receive_DMA(&hsai_BlockB2, (uint8_t *)RxBuffer, AUDIO_BUFFER_SIZE) != HAL_OK)
 8000702:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000706:	4917      	ldr	r1, [pc, #92]	@ (8000764 <main+0xe0>)
 8000708:	4817      	ldr	r0, [pc, #92]	@ (8000768 <main+0xe4>)
 800070a:	f009 fb03 	bl	8009d14 <HAL_SAI_Receive_DMA>
 800070e:	4603      	mov	r3, r0
 8000710:	2b00      	cmp	r3, #0
 8000712:	d001      	beq.n	8000718 <main+0x94>
    {
      Error_Handler();
 8000714:	f001 fa38 	bl	8001b88 <Error_Handler>
    }

    // 2. Start SAI2 Block A (Headphone - Master Transmitter) to generate the CLOCK
    // We send a zeroed buffer (silence) for now just to get the clock running.
    memset(TxBuffer, 0, sizeof(TxBuffer));
 8000718:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800071c:	2100      	movs	r1, #0
 800071e:	4813      	ldr	r0, [pc, #76]	@ (800076c <main+0xe8>)
 8000720:	f014 f88c 	bl	801483c <memset>
    if (HAL_SAI_Transmit_DMA(&hsai_BlockA2, (uint8_t *)TxBuffer, AUDIO_BUFFER_SIZE) != HAL_OK)
 8000724:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000728:	4910      	ldr	r1, [pc, #64]	@ (800076c <main+0xe8>)
 800072a:	4811      	ldr	r0, [pc, #68]	@ (8000770 <main+0xec>)
 800072c:	f009 fa42 	bl	8009bb4 <HAL_SAI_Transmit_DMA>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d001      	beq.n	800073a <main+0xb6>
    {
      Error_Handler();
 8000736:	f001 fa27 	bl	8001b88 <Error_Handler>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 4096);
 800073a:	4b0e      	ldr	r3, [pc, #56]	@ (8000774 <main+0xf0>)
 800073c:	1d3c      	adds	r4, r7, #4
 800073e:	461d      	mov	r5, r3
 8000740:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000742:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000744:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000748:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800074c:	1d3b      	adds	r3, r7, #4
 800074e:	2100      	movs	r1, #0
 8000750:	4618      	mov	r0, r3
 8000752:	f011 f97d 	bl	8011a50 <osThreadCreate>
 8000756:	4603      	mov	r3, r0
 8000758:	4a07      	ldr	r2, [pc, #28]	@ (8000778 <main+0xf4>)
 800075a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800075c:	f011 f955 	bl	8011a0a <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000760:	bf00      	nop
 8000762:	e7fd      	b.n	8000760 <main+0xdc>
 8000764:	20010000 	.word	0x20010000
 8000768:	20012a58 	.word	0x20012a58
 800076c:	20011000 	.word	0x20011000
 8000770:	200129d4 	.word	0x200129d4
 8000774:	08014998 	.word	0x08014998
 8000778:	20012fdc 	.word	0x20012fdc

0800077c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b094      	sub	sp, #80	@ 0x50
 8000780:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000782:	f107 0320 	add.w	r3, r7, #32
 8000786:	2230      	movs	r2, #48	@ 0x30
 8000788:	2100      	movs	r1, #0
 800078a:	4618      	mov	r0, r3
 800078c:	f014 f856 	bl	801483c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000790:	f107 030c 	add.w	r3, r7, #12
 8000794:	2200      	movs	r2, #0
 8000796:	601a      	str	r2, [r3, #0]
 8000798:	605a      	str	r2, [r3, #4]
 800079a:	609a      	str	r2, [r3, #8]
 800079c:	60da      	str	r2, [r3, #12]
 800079e:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80007a0:	f007 f976 	bl	8007a90 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007a4:	4b2c      	ldr	r3, [pc, #176]	@ (8000858 <SystemClock_Config+0xdc>)
 80007a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007a8:	4a2b      	ldr	r2, [pc, #172]	@ (8000858 <SystemClock_Config+0xdc>)
 80007aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80007b0:	4b29      	ldr	r3, [pc, #164]	@ (8000858 <SystemClock_Config+0xdc>)
 80007b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007b8:	60bb      	str	r3, [r7, #8]
 80007ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007bc:	4b27      	ldr	r3, [pc, #156]	@ (800085c <SystemClock_Config+0xe0>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4a26      	ldr	r2, [pc, #152]	@ (800085c <SystemClock_Config+0xe0>)
 80007c2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80007c6:	6013      	str	r3, [r2, #0]
 80007c8:	4b24      	ldr	r3, [pc, #144]	@ (800085c <SystemClock_Config+0xe0>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007d0:	607b      	str	r3, [r7, #4]
 80007d2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80007d4:	2309      	movs	r3, #9
 80007d6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007d8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80007dc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80007de:	2301      	movs	r3, #1
 80007e0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007e2:	2302      	movs	r3, #2
 80007e4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007e6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80007ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80007ec:	2319      	movs	r3, #25
 80007ee:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 400;
 80007f0:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80007f4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007f6:	2302      	movs	r3, #2
 80007f8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80007fa:	2309      	movs	r3, #9
 80007fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007fe:	f107 0320 	add.w	r3, r7, #32
 8000802:	4618      	mov	r0, r3
 8000804:	f007 fa66 	bl	8007cd4 <HAL_RCC_OscConfig>
 8000808:	4603      	mov	r3, r0
 800080a:	2b00      	cmp	r3, #0
 800080c:	d001      	beq.n	8000812 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800080e:	f001 f9bb 	bl	8001b88 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000812:	f007 f94d 	bl	8007ab0 <HAL_PWREx_EnableOverDrive>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 800081c:	f001 f9b4 	bl	8001b88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000820:	230f      	movs	r3, #15
 8000822:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000824:	2302      	movs	r3, #2
 8000826:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000828:	2300      	movs	r3, #0
 800082a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800082c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000830:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000832:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000836:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8000838:	f107 030c 	add.w	r3, r7, #12
 800083c:	2106      	movs	r1, #6
 800083e:	4618      	mov	r0, r3
 8000840:	f007 fcec 	bl	800821c <HAL_RCC_ClockConfig>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d001      	beq.n	800084e <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800084a:	f001 f99d 	bl	8001b88 <Error_Handler>
  }
}
 800084e:	bf00      	nop
 8000850:	3750      	adds	r7, #80	@ 0x50
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	40023800 	.word	0x40023800
 800085c:	40007000 	.word	0x40007000

08000860 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b0a2      	sub	sp, #136	@ 0x88
 8000864:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000866:	1d3b      	adds	r3, r7, #4
 8000868:	2284      	movs	r2, #132	@ 0x84
 800086a:	2100      	movs	r1, #0
 800086c:	4618      	mov	r0, r3
 800086e:	f013 ffe5 	bl	801483c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_SAI2
 8000872:	4b13      	ldr	r3, [pc, #76]	@ (80008c0 <PeriphCommonClock_Config+0x60>)
 8000874:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 8000876:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800087a:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 800087c:	2305      	movs	r3, #5
 800087e:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8000880:	2302      	movs	r3, #2
 8000882:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8000884:	2303      	movs	r3, #3
 8000886:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8000888:	2301      	movs	r3, #1
 800088a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 800088c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000890:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 8000892:	2300      	movs	r3, #0
 8000894:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 8000896:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800089a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 800089e:	2300      	movs	r3, #0
 80008a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80008a4:	1d3b      	adds	r3, r7, #4
 80008a6:	4618      	mov	r0, r3
 80008a8:	f007 fed0 	bl	800864c <HAL_RCCEx_PeriphCLKConfig>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d001      	beq.n	80008b6 <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 80008b2:	f001 f969 	bl	8001b88 <Error_Handler>
  }
}
 80008b6:	bf00      	nop
 80008b8:	3788      	adds	r7, #136	@ 0x88
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	00b00008 	.word	0x00b00008

080008c4 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b084      	sub	sp, #16
 80008c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80008ca:	463b      	mov	r3, r7
 80008cc:	2200      	movs	r2, #0
 80008ce:	601a      	str	r2, [r3, #0]
 80008d0:	605a      	str	r2, [r3, #4]
 80008d2:	609a      	str	r2, [r3, #8]
 80008d4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80008d6:	4b21      	ldr	r3, [pc, #132]	@ (800095c <MX_ADC3_Init+0x98>)
 80008d8:	4a21      	ldr	r2, [pc, #132]	@ (8000960 <MX_ADC3_Init+0x9c>)
 80008da:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80008dc:	4b1f      	ldr	r3, [pc, #124]	@ (800095c <MX_ADC3_Init+0x98>)
 80008de:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80008e2:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80008e4:	4b1d      	ldr	r3, [pc, #116]	@ (800095c <MX_ADC3_Init+0x98>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80008ea:	4b1c      	ldr	r3, [pc, #112]	@ (800095c <MX_ADC3_Init+0x98>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80008f0:	4b1a      	ldr	r3, [pc, #104]	@ (800095c <MX_ADC3_Init+0x98>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80008f6:	4b19      	ldr	r3, [pc, #100]	@ (800095c <MX_ADC3_Init+0x98>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80008fe:	4b17      	ldr	r3, [pc, #92]	@ (800095c <MX_ADC3_Init+0x98>)
 8000900:	2200      	movs	r2, #0
 8000902:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000904:	4b15      	ldr	r3, [pc, #84]	@ (800095c <MX_ADC3_Init+0x98>)
 8000906:	4a17      	ldr	r2, [pc, #92]	@ (8000964 <MX_ADC3_Init+0xa0>)
 8000908:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800090a:	4b14      	ldr	r3, [pc, #80]	@ (800095c <MX_ADC3_Init+0x98>)
 800090c:	2200      	movs	r2, #0
 800090e:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000910:	4b12      	ldr	r3, [pc, #72]	@ (800095c <MX_ADC3_Init+0x98>)
 8000912:	2201      	movs	r2, #1
 8000914:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000916:	4b11      	ldr	r3, [pc, #68]	@ (800095c <MX_ADC3_Init+0x98>)
 8000918:	2200      	movs	r2, #0
 800091a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800091e:	4b0f      	ldr	r3, [pc, #60]	@ (800095c <MX_ADC3_Init+0x98>)
 8000920:	2201      	movs	r2, #1
 8000922:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000924:	480d      	ldr	r0, [pc, #52]	@ (800095c <MX_ADC3_Init+0x98>)
 8000926:	f002 fbdb 	bl	80030e0 <HAL_ADC_Init>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d001      	beq.n	8000934 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8000930:	f001 f92a 	bl	8001b88 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000934:	2304      	movs	r3, #4
 8000936:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000938:	2301      	movs	r3, #1
 800093a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800093c:	2300      	movs	r3, #0
 800093e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000940:	463b      	mov	r3, r7
 8000942:	4619      	mov	r1, r3
 8000944:	4805      	ldr	r0, [pc, #20]	@ (800095c <MX_ADC3_Init+0x98>)
 8000946:	f002 fc0f 	bl	8003168 <HAL_ADC_ConfigChannel>
 800094a:	4603      	mov	r3, r0
 800094c:	2b00      	cmp	r3, #0
 800094e:	d001      	beq.n	8000954 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8000950:	f001 f91a 	bl	8001b88 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000954:	bf00      	nop
 8000956:	3710      	adds	r7, #16
 8000958:	46bd      	mov	sp, r7
 800095a:	bd80      	pop	{r7, pc}
 800095c:	2001266c 	.word	0x2001266c
 8000960:	40012200 	.word	0x40012200
 8000964:	0f000001 	.word	0x0f000001

08000968 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800096c:	4b0d      	ldr	r3, [pc, #52]	@ (80009a4 <MX_CRC_Init+0x3c>)
 800096e:	4a0e      	ldr	r2, [pc, #56]	@ (80009a8 <MX_CRC_Init+0x40>)
 8000970:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000972:	4b0c      	ldr	r3, [pc, #48]	@ (80009a4 <MX_CRC_Init+0x3c>)
 8000974:	2200      	movs	r2, #0
 8000976:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000978:	4b0a      	ldr	r3, [pc, #40]	@ (80009a4 <MX_CRC_Init+0x3c>)
 800097a:	2200      	movs	r2, #0
 800097c:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800097e:	4b09      	ldr	r3, [pc, #36]	@ (80009a4 <MX_CRC_Init+0x3c>)
 8000980:	2200      	movs	r2, #0
 8000982:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000984:	4b07      	ldr	r3, [pc, #28]	@ (80009a4 <MX_CRC_Init+0x3c>)
 8000986:	2200      	movs	r2, #0
 8000988:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800098a:	4b06      	ldr	r3, [pc, #24]	@ (80009a4 <MX_CRC_Init+0x3c>)
 800098c:	2201      	movs	r2, #1
 800098e:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000990:	4804      	ldr	r0, [pc, #16]	@ (80009a4 <MX_CRC_Init+0x3c>)
 8000992:	f002 ff1f 	bl	80037d4 <HAL_CRC_Init>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	d001      	beq.n	80009a0 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 800099c:	f001 f8f4 	bl	8001b88 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80009a0:	bf00      	nop
 80009a2:	bd80      	pop	{r7, pc}
 80009a4:	200126b4 	.word	0x200126b4
 80009a8:	40023000 	.word	0x40023000

080009ac <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 80009b0:	4b16      	ldr	r3, [pc, #88]	@ (8000a0c <MX_DCMI_Init+0x60>)
 80009b2:	4a17      	ldr	r2, [pc, #92]	@ (8000a10 <MX_DCMI_Init+0x64>)
 80009b4:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 80009b6:	4b15      	ldr	r3, [pc, #84]	@ (8000a0c <MX_DCMI_Init+0x60>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 80009bc:	4b13      	ldr	r3, [pc, #76]	@ (8000a0c <MX_DCMI_Init+0x60>)
 80009be:	2200      	movs	r2, #0
 80009c0:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 80009c2:	4b12      	ldr	r3, [pc, #72]	@ (8000a0c <MX_DCMI_Init+0x60>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 80009c8:	4b10      	ldr	r3, [pc, #64]	@ (8000a0c <MX_DCMI_Init+0x60>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 80009ce:	4b0f      	ldr	r3, [pc, #60]	@ (8000a0c <MX_DCMI_Init+0x60>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 80009d4:	4b0d      	ldr	r3, [pc, #52]	@ (8000a0c <MX_DCMI_Init+0x60>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 80009da:	4b0c      	ldr	r3, [pc, #48]	@ (8000a0c <MX_DCMI_Init+0x60>)
 80009dc:	2200      	movs	r2, #0
 80009de:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 80009e0:	4b0a      	ldr	r3, [pc, #40]	@ (8000a0c <MX_DCMI_Init+0x60>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	625a      	str	r2, [r3, #36]	@ 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 80009e6:	4b09      	ldr	r3, [pc, #36]	@ (8000a0c <MX_DCMI_Init+0x60>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 80009ec:	4b07      	ldr	r3, [pc, #28]	@ (8000a0c <MX_DCMI_Init+0x60>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 80009f2:	4b06      	ldr	r3, [pc, #24]	@ (8000a0c <MX_DCMI_Init+0x60>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 80009f8:	4804      	ldr	r0, [pc, #16]	@ (8000a0c <MX_DCMI_Init+0x60>)
 80009fa:	f002 ffdd 	bl	80039b8 <HAL_DCMI_Init>
 80009fe:	4603      	mov	r3, r0
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d001      	beq.n	8000a08 <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 8000a04:	f001 f8c0 	bl	8001b88 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8000a08:	bf00      	nop
 8000a0a:	bd80      	pop	{r7, pc}
 8000a0c:	200126d8 	.word	0x200126d8
 8000a10:	50050000 	.word	0x50050000

08000a14 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8000a18:	4b15      	ldr	r3, [pc, #84]	@ (8000a70 <MX_DMA2D_Init+0x5c>)
 8000a1a:	4a16      	ldr	r2, [pc, #88]	@ (8000a74 <MX_DMA2D_Init+0x60>)
 8000a1c:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8000a1e:	4b14      	ldr	r3, [pc, #80]	@ (8000a70 <MX_DMA2D_Init+0x5c>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8000a24:	4b12      	ldr	r3, [pc, #72]	@ (8000a70 <MX_DMA2D_Init+0x5c>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8000a2a:	4b11      	ldr	r3, [pc, #68]	@ (8000a70 <MX_DMA2D_Init+0x5c>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000a30:	4b0f      	ldr	r3, [pc, #60]	@ (8000a70 <MX_DMA2D_Init+0x5c>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8000a36:	4b0e      	ldr	r3, [pc, #56]	@ (8000a70 <MX_DMA2D_Init+0x5c>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000a3c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a70 <MX_DMA2D_Init+0x5c>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8000a42:	4b0b      	ldr	r3, [pc, #44]	@ (8000a70 <MX_DMA2D_Init+0x5c>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000a48:	4809      	ldr	r0, [pc, #36]	@ (8000a70 <MX_DMA2D_Init+0x5c>)
 8000a4a:	f003 fbb3 	bl	80041b4 <HAL_DMA2D_Init>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d001      	beq.n	8000a58 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8000a54:	f001 f898 	bl	8001b88 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000a58:	2101      	movs	r1, #1
 8000a5a:	4805      	ldr	r0, [pc, #20]	@ (8000a70 <MX_DMA2D_Init+0x5c>)
 8000a5c:	f003 fd04 	bl	8004468 <HAL_DMA2D_ConfigLayer>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d001      	beq.n	8000a6a <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8000a66:	f001 f88f 	bl	8001b88 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8000a6a:	bf00      	nop
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	20012728 	.word	0x20012728
 8000a74:	4002b000 	.word	0x4002b000

08000a78 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000a7c:	4b1f      	ldr	r3, [pc, #124]	@ (8000afc <MX_ETH_Init+0x84>)
 8000a7e:	4a20      	ldr	r2, [pc, #128]	@ (8000b00 <MX_ETH_Init+0x88>)
 8000a80:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000a82:	4b20      	ldr	r3, [pc, #128]	@ (8000b04 <MX_ETH_Init+0x8c>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000a88:	4b1e      	ldr	r3, [pc, #120]	@ (8000b04 <MX_ETH_Init+0x8c>)
 8000a8a:	2280      	movs	r2, #128	@ 0x80
 8000a8c:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000a8e:	4b1d      	ldr	r3, [pc, #116]	@ (8000b04 <MX_ETH_Init+0x8c>)
 8000a90:	22e1      	movs	r2, #225	@ 0xe1
 8000a92:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000a94:	4b1b      	ldr	r3, [pc, #108]	@ (8000b04 <MX_ETH_Init+0x8c>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000a9a:	4b1a      	ldr	r3, [pc, #104]	@ (8000b04 <MX_ETH_Init+0x8c>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000aa0:	4b18      	ldr	r3, [pc, #96]	@ (8000b04 <MX_ETH_Init+0x8c>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000aa6:	4b15      	ldr	r3, [pc, #84]	@ (8000afc <MX_ETH_Init+0x84>)
 8000aa8:	4a16      	ldr	r2, [pc, #88]	@ (8000b04 <MX_ETH_Init+0x8c>)
 8000aaa:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000aac:	4b13      	ldr	r3, [pc, #76]	@ (8000afc <MX_ETH_Init+0x84>)
 8000aae:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000ab2:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000ab4:	4b11      	ldr	r3, [pc, #68]	@ (8000afc <MX_ETH_Init+0x84>)
 8000ab6:	4a14      	ldr	r2, [pc, #80]	@ (8000b08 <MX_ETH_Init+0x90>)
 8000ab8:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000aba:	4b10      	ldr	r3, [pc, #64]	@ (8000afc <MX_ETH_Init+0x84>)
 8000abc:	4a13      	ldr	r2, [pc, #76]	@ (8000b0c <MX_ETH_Init+0x94>)
 8000abe:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000ac0:	4b0e      	ldr	r3, [pc, #56]	@ (8000afc <MX_ETH_Init+0x84>)
 8000ac2:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8000ac6:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000ac8:	480c      	ldr	r0, [pc, #48]	@ (8000afc <MX_ETH_Init+0x84>)
 8000aca:	f003 fd5f 	bl	800458c <HAL_ETH_Init>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d001      	beq.n	8000ad8 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000ad4:	f001 f858 	bl	8001b88 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000ad8:	2238      	movs	r2, #56	@ 0x38
 8000ada:	2100      	movs	r1, #0
 8000adc:	480c      	ldr	r0, [pc, #48]	@ (8000b10 <MX_ETH_Init+0x98>)
 8000ade:	f013 fead 	bl	801483c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000ae2:	4b0b      	ldr	r3, [pc, #44]	@ (8000b10 <MX_ETH_Init+0x98>)
 8000ae4:	2221      	movs	r2, #33	@ 0x21
 8000ae6:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000ae8:	4b09      	ldr	r3, [pc, #36]	@ (8000b10 <MX_ETH_Init+0x98>)
 8000aea:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000aee:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000af0:	4b07      	ldr	r3, [pc, #28]	@ (8000b10 <MX_ETH_Init+0x98>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000af6:	bf00      	nop
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	20012768 	.word	0x20012768
 8000b00:	40028000 	.word	0x40028000
 8000b04:	20012fe4 	.word	0x20012fe4
 8000b08:	20012120 	.word	0x20012120
 8000b0c:	20012080 	.word	0x20012080
 8000b10:	20012634 	.word	0x20012634

08000b14 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b18:	4b1b      	ldr	r3, [pc, #108]	@ (8000b88 <MX_I2C1_Init+0x74>)
 8000b1a:	4a1c      	ldr	r2, [pc, #112]	@ (8000b8c <MX_I2C1_Init+0x78>)
 8000b1c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8000b1e:	4b1a      	ldr	r3, [pc, #104]	@ (8000b88 <MX_I2C1_Init+0x74>)
 8000b20:	4a1b      	ldr	r2, [pc, #108]	@ (8000b90 <MX_I2C1_Init+0x7c>)
 8000b22:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000b24:	4b18      	ldr	r3, [pc, #96]	@ (8000b88 <MX_I2C1_Init+0x74>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b2a:	4b17      	ldr	r3, [pc, #92]	@ (8000b88 <MX_I2C1_Init+0x74>)
 8000b2c:	2201      	movs	r2, #1
 8000b2e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b30:	4b15      	ldr	r3, [pc, #84]	@ (8000b88 <MX_I2C1_Init+0x74>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000b36:	4b14      	ldr	r3, [pc, #80]	@ (8000b88 <MX_I2C1_Init+0x74>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000b3c:	4b12      	ldr	r3, [pc, #72]	@ (8000b88 <MX_I2C1_Init+0x74>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b42:	4b11      	ldr	r3, [pc, #68]	@ (8000b88 <MX_I2C1_Init+0x74>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b48:	4b0f      	ldr	r3, [pc, #60]	@ (8000b88 <MX_I2C1_Init+0x74>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b4e:	480e      	ldr	r0, [pc, #56]	@ (8000b88 <MX_I2C1_Init+0x74>)
 8000b50:	f006 fb58 	bl	8007204 <HAL_I2C_Init>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d001      	beq.n	8000b5e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000b5a:	f001 f815 	bl	8001b88 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b5e:	2100      	movs	r1, #0
 8000b60:	4809      	ldr	r0, [pc, #36]	@ (8000b88 <MX_I2C1_Init+0x74>)
 8000b62:	f006 fbeb 	bl	800733c <HAL_I2CEx_ConfigAnalogFilter>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d001      	beq.n	8000b70 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000b6c:	f001 f80c 	bl	8001b88 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000b70:	2100      	movs	r1, #0
 8000b72:	4805      	ldr	r0, [pc, #20]	@ (8000b88 <MX_I2C1_Init+0x74>)
 8000b74:	f006 fc2d 	bl	80073d2 <HAL_I2CEx_ConfigDigitalFilter>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d001      	beq.n	8000b82 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000b7e:	f001 f803 	bl	8001b88 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b82:	bf00      	nop
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	20012818 	.word	0x20012818
 8000b8c:	40005400 	.word	0x40005400
 8000b90:	00c0eaff 	.word	0x00c0eaff

08000b94 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000b98:	4b1b      	ldr	r3, [pc, #108]	@ (8000c08 <MX_I2C3_Init+0x74>)
 8000b9a:	4a1c      	ldr	r2, [pc, #112]	@ (8000c0c <MX_I2C3_Init+0x78>)
 8000b9c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 8000b9e:	4b1a      	ldr	r3, [pc, #104]	@ (8000c08 <MX_I2C3_Init+0x74>)
 8000ba0:	4a1b      	ldr	r2, [pc, #108]	@ (8000c10 <MX_I2C3_Init+0x7c>)
 8000ba2:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000ba4:	4b18      	ldr	r3, [pc, #96]	@ (8000c08 <MX_I2C3_Init+0x74>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000baa:	4b17      	ldr	r3, [pc, #92]	@ (8000c08 <MX_I2C3_Init+0x74>)
 8000bac:	2201      	movs	r2, #1
 8000bae:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000bb0:	4b15      	ldr	r3, [pc, #84]	@ (8000c08 <MX_I2C3_Init+0x74>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000bb6:	4b14      	ldr	r3, [pc, #80]	@ (8000c08 <MX_I2C3_Init+0x74>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000bbc:	4b12      	ldr	r3, [pc, #72]	@ (8000c08 <MX_I2C3_Init+0x74>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000bc2:	4b11      	ldr	r3, [pc, #68]	@ (8000c08 <MX_I2C3_Init+0x74>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000bc8:	4b0f      	ldr	r3, [pc, #60]	@ (8000c08 <MX_I2C3_Init+0x74>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000bce:	480e      	ldr	r0, [pc, #56]	@ (8000c08 <MX_I2C3_Init+0x74>)
 8000bd0:	f006 fb18 	bl	8007204 <HAL_I2C_Init>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000bda:	f000 ffd5 	bl	8001b88 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000bde:	2100      	movs	r1, #0
 8000be0:	4809      	ldr	r0, [pc, #36]	@ (8000c08 <MX_I2C3_Init+0x74>)
 8000be2:	f006 fbab 	bl	800733c <HAL_I2CEx_ConfigAnalogFilter>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d001      	beq.n	8000bf0 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8000bec:	f000 ffcc 	bl	8001b88 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000bf0:	2100      	movs	r1, #0
 8000bf2:	4805      	ldr	r0, [pc, #20]	@ (8000c08 <MX_I2C3_Init+0x74>)
 8000bf4:	f006 fbed 	bl	80073d2 <HAL_I2CEx_ConfigDigitalFilter>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d001      	beq.n	8000c02 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8000bfe:	f000 ffc3 	bl	8001b88 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000c02:	bf00      	nop
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	2001286c 	.word	0x2001286c
 8000c0c:	40005c00 	.word	0x40005c00
 8000c10:	00c0eaff 	.word	0x00c0eaff

08000c14 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b08e      	sub	sp, #56	@ 0x38
 8000c18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000c1a:	1d3b      	adds	r3, r7, #4
 8000c1c:	2234      	movs	r2, #52	@ 0x34
 8000c1e:	2100      	movs	r1, #0
 8000c20:	4618      	mov	r0, r3
 8000c22:	f013 fe0b 	bl	801483c <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8000c26:	4b3a      	ldr	r3, [pc, #232]	@ (8000d10 <MX_LTDC_Init+0xfc>)
 8000c28:	4a3a      	ldr	r2, [pc, #232]	@ (8000d14 <MX_LTDC_Init+0x100>)
 8000c2a:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000c2c:	4b38      	ldr	r3, [pc, #224]	@ (8000d10 <MX_LTDC_Init+0xfc>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000c32:	4b37      	ldr	r3, [pc, #220]	@ (8000d10 <MX_LTDC_Init+0xfc>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000c38:	4b35      	ldr	r3, [pc, #212]	@ (8000d10 <MX_LTDC_Init+0xfc>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000c3e:	4b34      	ldr	r3, [pc, #208]	@ (8000d10 <MX_LTDC_Init+0xfc>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 8000c44:	4b32      	ldr	r3, [pc, #200]	@ (8000d10 <MX_LTDC_Init+0xfc>)
 8000c46:	2228      	movs	r2, #40	@ 0x28
 8000c48:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 8000c4a:	4b31      	ldr	r3, [pc, #196]	@ (8000d10 <MX_LTDC_Init+0xfc>)
 8000c4c:	2209      	movs	r2, #9
 8000c4e:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 8000c50:	4b2f      	ldr	r3, [pc, #188]	@ (8000d10 <MX_LTDC_Init+0xfc>)
 8000c52:	2235      	movs	r2, #53	@ 0x35
 8000c54:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 8000c56:	4b2e      	ldr	r3, [pc, #184]	@ (8000d10 <MX_LTDC_Init+0xfc>)
 8000c58:	220b      	movs	r2, #11
 8000c5a:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 8000c5c:	4b2c      	ldr	r3, [pc, #176]	@ (8000d10 <MX_LTDC_Init+0xfc>)
 8000c5e:	f240 2215 	movw	r2, #533	@ 0x215
 8000c62:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 8000c64:	4b2a      	ldr	r3, [pc, #168]	@ (8000d10 <MX_LTDC_Init+0xfc>)
 8000c66:	f240 121b 	movw	r2, #283	@ 0x11b
 8000c6a:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 565;
 8000c6c:	4b28      	ldr	r3, [pc, #160]	@ (8000d10 <MX_LTDC_Init+0xfc>)
 8000c6e:	f240 2235 	movw	r2, #565	@ 0x235
 8000c72:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 285;
 8000c74:	4b26      	ldr	r3, [pc, #152]	@ (8000d10 <MX_LTDC_Init+0xfc>)
 8000c76:	f240 121d 	movw	r2, #285	@ 0x11d
 8000c7a:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000c7c:	4b24      	ldr	r3, [pc, #144]	@ (8000d10 <MX_LTDC_Init+0xfc>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000c84:	4b22      	ldr	r3, [pc, #136]	@ (8000d10 <MX_LTDC_Init+0xfc>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000c8c:	4b20      	ldr	r3, [pc, #128]	@ (8000d10 <MX_LTDC_Init+0xfc>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000c94:	481e      	ldr	r0, [pc, #120]	@ (8000d10 <MX_LTDC_Init+0xfc>)
 8000c96:	f006 fbe8 	bl	800746a <HAL_LTDC_Init>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d001      	beq.n	8000ca4 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8000ca0:	f000 ff72 	bl	8001b88 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 8000ca8:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000cac:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 8000cb2:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000cb6:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8000cb8:	2302      	movs	r3, #2
 8000cba:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8000cbc:	23ff      	movs	r3, #255	@ 0xff
 8000cbe:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8000cc4:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000cc8:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8000cca:	2307      	movs	r3, #7
 8000ccc:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 8000cce:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8000cd2:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 480;
 8000cd4:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000cd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 272;
 8000cda:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000cde:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8000cec:	2300      	movs	r3, #0
 8000cee:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8000cf2:	1d3b      	adds	r3, r7, #4
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	4805      	ldr	r0, [pc, #20]	@ (8000d10 <MX_LTDC_Init+0xfc>)
 8000cfa:	f006 fd15 	bl	8007728 <HAL_LTDC_ConfigLayer>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d001      	beq.n	8000d08 <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 8000d04:	f000 ff40 	bl	8001b88 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8000d08:	bf00      	nop
 8000d0a:	3738      	adds	r7, #56	@ 0x38
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	200128c0 	.word	0x200128c0
 8000d14:	40016800 	.word	0x40016800

08000d18 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000d1c:	4b12      	ldr	r3, [pc, #72]	@ (8000d68 <MX_QUADSPI_Init+0x50>)
 8000d1e:	4a13      	ldr	r2, [pc, #76]	@ (8000d6c <MX_QUADSPI_Init+0x54>)
 8000d20:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8000d22:	4b11      	ldr	r3, [pc, #68]	@ (8000d68 <MX_QUADSPI_Init+0x50>)
 8000d24:	2201      	movs	r2, #1
 8000d26:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000d28:	4b0f      	ldr	r3, [pc, #60]	@ (8000d68 <MX_QUADSPI_Init+0x50>)
 8000d2a:	2204      	movs	r2, #4
 8000d2c:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000d2e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d68 <MX_QUADSPI_Init+0x50>)
 8000d30:	2210      	movs	r2, #16
 8000d32:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 8000d34:	4b0c      	ldr	r3, [pc, #48]	@ (8000d68 <MX_QUADSPI_Init+0x50>)
 8000d36:	2218      	movs	r2, #24
 8000d38:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 8000d3a:	4b0b      	ldr	r3, [pc, #44]	@ (8000d68 <MX_QUADSPI_Init+0x50>)
 8000d3c:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000d40:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000d42:	4b09      	ldr	r3, [pc, #36]	@ (8000d68 <MX_QUADSPI_Init+0x50>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000d48:	4b07      	ldr	r3, [pc, #28]	@ (8000d68 <MX_QUADSPI_Init+0x50>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000d4e:	4b06      	ldr	r3, [pc, #24]	@ (8000d68 <MX_QUADSPI_Init+0x50>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000d54:	4804      	ldr	r0, [pc, #16]	@ (8000d68 <MX_QUADSPI_Init+0x50>)
 8000d56:	f006 fefb 	bl	8007b50 <HAL_QSPI_Init>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d001      	beq.n	8000d64 <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 8000d60:	f000 ff12 	bl	8001b88 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000d64:	bf00      	nop
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	20012968 	.word	0x20012968
 8000d6c:	a0001000 	.word	0xa0001000

08000d70 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b090      	sub	sp, #64	@ 0x40
 8000d74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000d76:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	601a      	str	r2, [r3, #0]
 8000d7e:	605a      	str	r2, [r3, #4]
 8000d80:	609a      	str	r2, [r3, #8]
 8000d82:	60da      	str	r2, [r3, #12]
 8000d84:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000d86:	2300      	movs	r3, #0
 8000d88:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8000d8a:	463b      	mov	r3, r7
 8000d8c:	2228      	movs	r2, #40	@ 0x28
 8000d8e:	2100      	movs	r1, #0
 8000d90:	4618      	mov	r0, r3
 8000d92:	f013 fd53 	bl	801483c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000d96:	4b46      	ldr	r3, [pc, #280]	@ (8000eb0 <MX_RTC_Init+0x140>)
 8000d98:	4a46      	ldr	r2, [pc, #280]	@ (8000eb4 <MX_RTC_Init+0x144>)
 8000d9a:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000d9c:	4b44      	ldr	r3, [pc, #272]	@ (8000eb0 <MX_RTC_Init+0x140>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000da2:	4b43      	ldr	r3, [pc, #268]	@ (8000eb0 <MX_RTC_Init+0x140>)
 8000da4:	227f      	movs	r2, #127	@ 0x7f
 8000da6:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000da8:	4b41      	ldr	r3, [pc, #260]	@ (8000eb0 <MX_RTC_Init+0x140>)
 8000daa:	22ff      	movs	r2, #255	@ 0xff
 8000dac:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000dae:	4b40      	ldr	r3, [pc, #256]	@ (8000eb0 <MX_RTC_Init+0x140>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000db4:	4b3e      	ldr	r3, [pc, #248]	@ (8000eb0 <MX_RTC_Init+0x140>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000dba:	4b3d      	ldr	r3, [pc, #244]	@ (8000eb0 <MX_RTC_Init+0x140>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000dc0:	483b      	ldr	r0, [pc, #236]	@ (8000eb0 <MX_RTC_Init+0x140>)
 8000dc2:	f008 f973 	bl	80090ac <HAL_RTC_Init>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d001      	beq.n	8000dd0 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8000dcc:	f000 fedc 	bl	8001b88 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0x0;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0x0;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000de2:	2300      	movs	r3, #0
 8000de4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000de6:	2300      	movs	r3, #0
 8000de8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000dea:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000dee:	2201      	movs	r2, #1
 8000df0:	4619      	mov	r1, r3
 8000df2:	482f      	ldr	r0, [pc, #188]	@ (8000eb0 <MX_RTC_Init+0x140>)
 8000df4:	f008 f9dc 	bl	80091b0 <HAL_RTC_SetTime>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d001      	beq.n	8000e02 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8000dfe:	f000 fec3 	bl	8001b88 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000e02:	2301      	movs	r3, #1
 8000e04:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8000e08:	2301      	movs	r3, #1
 8000e0a:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 0x1;
 8000e0e:	2301      	movs	r3, #1
 8000e10:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0x0;
 8000e14:	2300      	movs	r3, #0
 8000e16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000e1a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e1e:	2201      	movs	r2, #1
 8000e20:	4619      	mov	r1, r3
 8000e22:	4823      	ldr	r0, [pc, #140]	@ (8000eb0 <MX_RTC_Init+0x140>)
 8000e24:	f008 fa5e 	bl	80092e4 <HAL_RTC_SetDate>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d001      	beq.n	8000e32 <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8000e2e:	f000 feab 	bl	8001b88 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8000e32:	2300      	movs	r3, #0
 8000e34:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8000e36:	2300      	movs	r3, #0
 8000e38:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000e42:	2300      	movs	r3, #0
 8000e44:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000e46:	2300      	movs	r3, #0
 8000e48:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000e52:	2300      	movs	r3, #0
 8000e54:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8000e56:	2301      	movs	r3, #1
 8000e58:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8000e5c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e60:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000e62:	463b      	mov	r3, r7
 8000e64:	2201      	movs	r2, #1
 8000e66:	4619      	mov	r1, r3
 8000e68:	4811      	ldr	r0, [pc, #68]	@ (8000eb0 <MX_RTC_Init+0x140>)
 8000e6a:	f008 fabf 	bl	80093ec <HAL_RTC_SetAlarm>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d001      	beq.n	8000e78 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8000e74:	f000 fe88 	bl	8001b88 <Error_Handler>
  }

  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 8000e78:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e7c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000e7e:	463b      	mov	r3, r7
 8000e80:	2201      	movs	r2, #1
 8000e82:	4619      	mov	r1, r3
 8000e84:	480a      	ldr	r0, [pc, #40]	@ (8000eb0 <MX_RTC_Init+0x140>)
 8000e86:	f008 fab1 	bl	80093ec <HAL_RTC_SetAlarm>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d001      	beq.n	8000e94 <MX_RTC_Init+0x124>
  {
    Error_Handler();
 8000e90:	f000 fe7a 	bl	8001b88 <Error_Handler>
  }

  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 8000e94:	2202      	movs	r2, #2
 8000e96:	2100      	movs	r1, #0
 8000e98:	4805      	ldr	r0, [pc, #20]	@ (8000eb0 <MX_RTC_Init+0x140>)
 8000e9a:	f008 fc71 	bl	8009780 <HAL_RTCEx_SetTimeStamp>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d001      	beq.n	8000ea8 <MX_RTC_Init+0x138>
  {
    Error_Handler();
 8000ea4:	f000 fe70 	bl	8001b88 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000ea8:	bf00      	nop
 8000eaa:	3740      	adds	r7, #64	@ 0x40
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	200129b4 	.word	0x200129b4
 8000eb4:	40002800 	.word	0x40002800

08000eb8 <MX_SAI2_Init>:
  * @brief SAI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI2_Init(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
  /* USER CODE END SAI2_Init 0 */

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */
  hsai_BlockA2.Instance = SAI2_Block_A;
 8000ebc:	4b2a      	ldr	r3, [pc, #168]	@ (8000f68 <MX_SAI2_Init+0xb0>)
 8000ebe:	4a2b      	ldr	r2, [pc, #172]	@ (8000f6c <MX_SAI2_Init+0xb4>)
 8000ec0:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8000ec2:	4b29      	ldr	r3, [pc, #164]	@ (8000f68 <MX_SAI2_Init+0xb0>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8000ec8:	4b27      	ldr	r3, [pc, #156]	@ (8000f68 <MX_SAI2_Init+0xb0>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000ece:	4b26      	ldr	r3, [pc, #152]	@ (8000f68 <MX_SAI2_Init+0xb0>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000ed4:	4b24      	ldr	r3, [pc, #144]	@ (8000f68 <MX_SAI2_Init+0xb0>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000eda:	4b23      	ldr	r3, [pc, #140]	@ (8000f68 <MX_SAI2_Init+0xb0>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_16K;
 8000ee0:	4b21      	ldr	r3, [pc, #132]	@ (8000f68 <MX_SAI2_Init+0xb0>)
 8000ee2:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8000ee6:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000ee8:	4b1f      	ldr	r3, [pc, #124]	@ (8000f68 <MX_SAI2_Init+0xb0>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000eee:	4b1e      	ldr	r3, [pc, #120]	@ (8000f68 <MX_SAI2_Init+0xb0>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000ef4:	4b1c      	ldr	r3, [pc, #112]	@ (8000f68 <MX_SAI2_Init+0xb0>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000efa:	4b1b      	ldr	r3, [pc, #108]	@ (8000f68 <MX_SAI2_Init+0xb0>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000f00:	2302      	movs	r3, #2
 8000f02:	2200      	movs	r2, #0
 8000f04:	2100      	movs	r1, #0
 8000f06:	4818      	ldr	r0, [pc, #96]	@ (8000f68 <MX_SAI2_Init+0xb0>)
 8000f08:	f008 fca2 	bl	8009850 <HAL_SAI_InitProtocol>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d001      	beq.n	8000f16 <MX_SAI2_Init+0x5e>
  {
    Error_Handler();
 8000f12:	f000 fe39 	bl	8001b88 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8000f16:	4b16      	ldr	r3, [pc, #88]	@ (8000f70 <MX_SAI2_Init+0xb8>)
 8000f18:	4a16      	ldr	r2, [pc, #88]	@ (8000f74 <MX_SAI2_Init+0xbc>)
 8000f1a:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8000f1c:	4b14      	ldr	r3, [pc, #80]	@ (8000f70 <MX_SAI2_Init+0xb8>)
 8000f1e:	2203      	movs	r2, #3
 8000f20:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8000f22:	4b13      	ldr	r3, [pc, #76]	@ (8000f70 <MX_SAI2_Init+0xb8>)
 8000f24:	2201      	movs	r2, #1
 8000f26:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000f28:	4b11      	ldr	r3, [pc, #68]	@ (8000f70 <MX_SAI2_Init+0xb8>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000f2e:	4b10      	ldr	r3, [pc, #64]	@ (8000f70 <MX_SAI2_Init+0xb8>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000f34:	4b0e      	ldr	r3, [pc, #56]	@ (8000f70 <MX_SAI2_Init+0xb8>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000f3a:	4b0d      	ldr	r3, [pc, #52]	@ (8000f70 <MX_SAI2_Init+0xb8>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000f40:	4b0b      	ldr	r3, [pc, #44]	@ (8000f70 <MX_SAI2_Init+0xb8>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000f46:	4b0a      	ldr	r3, [pc, #40]	@ (8000f70 <MX_SAI2_Init+0xb8>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000f4c:	2302      	movs	r3, #2
 8000f4e:	2200      	movs	r2, #0
 8000f50:	2100      	movs	r1, #0
 8000f52:	4807      	ldr	r0, [pc, #28]	@ (8000f70 <MX_SAI2_Init+0xb8>)
 8000f54:	f008 fc7c 	bl	8009850 <HAL_SAI_InitProtocol>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d001      	beq.n	8000f62 <MX_SAI2_Init+0xaa>
  {
    Error_Handler();
 8000f5e:	f000 fe13 	bl	8001b88 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8000f62:	bf00      	nop
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	200129d4 	.word	0x200129d4
 8000f6c:	40015c04 	.word	0x40015c04
 8000f70:	20012a58 	.word	0x20012a58
 8000f74:	40015c24 	.word	0x40015c24

08000f78 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000f7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000fb0 <MX_SDMMC1_SD_Init+0x38>)
 8000f7e:	4a0d      	ldr	r2, [pc, #52]	@ (8000fb4 <MX_SDMMC1_SD_Init+0x3c>)
 8000f80:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8000f82:	4b0b      	ldr	r3, [pc, #44]	@ (8000fb0 <MX_SDMMC1_SD_Init+0x38>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8000f88:	4b09      	ldr	r3, [pc, #36]	@ (8000fb0 <MX_SDMMC1_SD_Init+0x38>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000f8e:	4b08      	ldr	r3, [pc, #32]	@ (8000fb0 <MX_SDMMC1_SD_Init+0x38>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 8000f94:	4b06      	ldr	r3, [pc, #24]	@ (8000fb0 <MX_SDMMC1_SD_Init+0x38>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000f9a:	4b05      	ldr	r3, [pc, #20]	@ (8000fb0 <MX_SDMMC1_SD_Init+0x38>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8000fa0:	4b03      	ldr	r3, [pc, #12]	@ (8000fb0 <MX_SDMMC1_SD_Init+0x38>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8000fa6:	bf00      	nop
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fae:	4770      	bx	lr
 8000fb0:	20012b9c 	.word	0x20012b9c
 8000fb4:	40012c00 	.word	0x40012c00

08000fb8 <MX_SPDIFRX_Init>:
  * @brief SPDIFRX Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPDIFRX_Init(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
  /* USER CODE END SPDIFRX_Init 0 */

  /* USER CODE BEGIN SPDIFRX_Init 1 */

  /* USER CODE END SPDIFRX_Init 1 */
  hspdif.Instance = SPDIFRX;
 8000fbc:	4b15      	ldr	r3, [pc, #84]	@ (8001014 <MX_SPDIFRX_Init+0x5c>)
 8000fbe:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8000fc2:	601a      	str	r2, [r3, #0]
  hspdif.Init.InputSelection = SPDIFRX_INPUT_IN0;
 8000fc4:	4b13      	ldr	r3, [pc, #76]	@ (8001014 <MX_SPDIFRX_Init+0x5c>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	605a      	str	r2, [r3, #4]
  hspdif.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
 8000fca:	4b12      	ldr	r3, [pc, #72]	@ (8001014 <MX_SPDIFRX_Init+0x5c>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	609a      	str	r2, [r3, #8]
  hspdif.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
 8000fd0:	4b10      	ldr	r3, [pc, #64]	@ (8001014 <MX_SPDIFRX_Init+0x5c>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	60da      	str	r2, [r3, #12]
  hspdif.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
 8000fd6:	4b0f      	ldr	r3, [pc, #60]	@ (8001014 <MX_SPDIFRX_Init+0x5c>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	611a      	str	r2, [r3, #16]
  hspdif.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
 8000fdc:	4b0d      	ldr	r3, [pc, #52]	@ (8001014 <MX_SPDIFRX_Init+0x5c>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	615a      	str	r2, [r3, #20]
  hspdif.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
 8000fe2:	4b0c      	ldr	r3, [pc, #48]	@ (8001014 <MX_SPDIFRX_Init+0x5c>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	619a      	str	r2, [r3, #24]
  hspdif.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
 8000fe8:	4b0a      	ldr	r3, [pc, #40]	@ (8001014 <MX_SPDIFRX_Init+0x5c>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	61da      	str	r2, [r3, #28]
  hspdif.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
 8000fee:	4b09      	ldr	r3, [pc, #36]	@ (8001014 <MX_SPDIFRX_Init+0x5c>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	621a      	str	r2, [r3, #32]
  hspdif.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
 8000ff4:	4b07      	ldr	r3, [pc, #28]	@ (8001014 <MX_SPDIFRX_Init+0x5c>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspdif.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
 8000ffa:	4b06      	ldr	r3, [pc, #24]	@ (8001014 <MX_SPDIFRX_Init+0x5c>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_SPDIFRX_Init(&hspdif) != HAL_OK)
 8001000:	4804      	ldr	r0, [pc, #16]	@ (8001014 <MX_SPDIFRX_Init+0x5c>)
 8001002:	f00a fa57 	bl	800b4b4 <HAL_SPDIFRX_Init>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d001      	beq.n	8001010 <MX_SPDIFRX_Init+0x58>
  {
    Error_Handler();
 800100c:	f000 fdbc 	bl	8001b88 <Error_Handler>
  }
  /* USER CODE BEGIN SPDIFRX_Init 2 */

  /* USER CODE END SPDIFRX_Init 2 */

}
 8001010:	bf00      	nop
 8001012:	bd80      	pop	{r7, pc}
 8001014:	20012c20 	.word	0x20012c20

08001018 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800101c:	4b1b      	ldr	r3, [pc, #108]	@ (800108c <MX_SPI2_Init+0x74>)
 800101e:	4a1c      	ldr	r2, [pc, #112]	@ (8001090 <MX_SPI2_Init+0x78>)
 8001020:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001022:	4b1a      	ldr	r3, [pc, #104]	@ (800108c <MX_SPI2_Init+0x74>)
 8001024:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001028:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800102a:	4b18      	ldr	r3, [pc, #96]	@ (800108c <MX_SPI2_Init+0x74>)
 800102c:	2200      	movs	r2, #0
 800102e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8001030:	4b16      	ldr	r3, [pc, #88]	@ (800108c <MX_SPI2_Init+0x74>)
 8001032:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001036:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001038:	4b14      	ldr	r3, [pc, #80]	@ (800108c <MX_SPI2_Init+0x74>)
 800103a:	2200      	movs	r2, #0
 800103c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800103e:	4b13      	ldr	r3, [pc, #76]	@ (800108c <MX_SPI2_Init+0x74>)
 8001040:	2200      	movs	r2, #0
 8001042:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001044:	4b11      	ldr	r3, [pc, #68]	@ (800108c <MX_SPI2_Init+0x74>)
 8001046:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800104a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800104c:	4b0f      	ldr	r3, [pc, #60]	@ (800108c <MX_SPI2_Init+0x74>)
 800104e:	2200      	movs	r2, #0
 8001050:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001052:	4b0e      	ldr	r3, [pc, #56]	@ (800108c <MX_SPI2_Init+0x74>)
 8001054:	2200      	movs	r2, #0
 8001056:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001058:	4b0c      	ldr	r3, [pc, #48]	@ (800108c <MX_SPI2_Init+0x74>)
 800105a:	2200      	movs	r2, #0
 800105c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800105e:	4b0b      	ldr	r3, [pc, #44]	@ (800108c <MX_SPI2_Init+0x74>)
 8001060:	2200      	movs	r2, #0
 8001062:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001064:	4b09      	ldr	r3, [pc, #36]	@ (800108c <MX_SPI2_Init+0x74>)
 8001066:	2207      	movs	r2, #7
 8001068:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800106a:	4b08      	ldr	r3, [pc, #32]	@ (800108c <MX_SPI2_Init+0x74>)
 800106c:	2200      	movs	r2, #0
 800106e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001070:	4b06      	ldr	r3, [pc, #24]	@ (800108c <MX_SPI2_Init+0x74>)
 8001072:	2208      	movs	r2, #8
 8001074:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001076:	4805      	ldr	r0, [pc, #20]	@ (800108c <MX_SPI2_Init+0x74>)
 8001078:	f00a fa78 	bl	800b56c <HAL_SPI_Init>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001082:	f000 fd81 	bl	8001b88 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	20012c6c 	.word	0x20012c6c
 8001090:	40003800 	.word	0x40003800

08001094 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b09a      	sub	sp, #104	@ 0x68
 8001098:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800109a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800109e:	2200      	movs	r2, #0
 80010a0:	601a      	str	r2, [r3, #0]
 80010a2:	605a      	str	r2, [r3, #4]
 80010a4:	609a      	str	r2, [r3, #8]
 80010a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010a8:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80010ac:	2200      	movs	r2, #0
 80010ae:	601a      	str	r2, [r3, #0]
 80010b0:	605a      	str	r2, [r3, #4]
 80010b2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010b4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80010b8:	2200      	movs	r2, #0
 80010ba:	601a      	str	r2, [r3, #0]
 80010bc:	605a      	str	r2, [r3, #4]
 80010be:	609a      	str	r2, [r3, #8]
 80010c0:	60da      	str	r2, [r3, #12]
 80010c2:	611a      	str	r2, [r3, #16]
 80010c4:	615a      	str	r2, [r3, #20]
 80010c6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80010c8:	1d3b      	adds	r3, r7, #4
 80010ca:	222c      	movs	r2, #44	@ 0x2c
 80010cc:	2100      	movs	r1, #0
 80010ce:	4618      	mov	r0, r3
 80010d0:	f013 fbb4 	bl	801483c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80010d4:	4b43      	ldr	r3, [pc, #268]	@ (80011e4 <MX_TIM1_Init+0x150>)
 80010d6:	4a44      	ldr	r2, [pc, #272]	@ (80011e8 <MX_TIM1_Init+0x154>)
 80010d8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80010da:	4b42      	ldr	r3, [pc, #264]	@ (80011e4 <MX_TIM1_Init+0x150>)
 80010dc:	2200      	movs	r2, #0
 80010de:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010e0:	4b40      	ldr	r3, [pc, #256]	@ (80011e4 <MX_TIM1_Init+0x150>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80010e6:	4b3f      	ldr	r3, [pc, #252]	@ (80011e4 <MX_TIM1_Init+0x150>)
 80010e8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80010ec:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010ee:	4b3d      	ldr	r3, [pc, #244]	@ (80011e4 <MX_TIM1_Init+0x150>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80010f4:	4b3b      	ldr	r3, [pc, #236]	@ (80011e4 <MX_TIM1_Init+0x150>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010fa:	4b3a      	ldr	r3, [pc, #232]	@ (80011e4 <MX_TIM1_Init+0x150>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001100:	4838      	ldr	r0, [pc, #224]	@ (80011e4 <MX_TIM1_Init+0x150>)
 8001102:	f00a fade 	bl	800b6c2 <HAL_TIM_Base_Init>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d001      	beq.n	8001110 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 800110c:	f000 fd3c 	bl	8001b88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001110:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001114:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001116:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800111a:	4619      	mov	r1, r3
 800111c:	4831      	ldr	r0, [pc, #196]	@ (80011e4 <MX_TIM1_Init+0x150>)
 800111e:	f00a fe11 	bl	800bd44 <HAL_TIM_ConfigClockSource>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001128:	f000 fd2e 	bl	8001b88 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800112c:	482d      	ldr	r0, [pc, #180]	@ (80011e4 <MX_TIM1_Init+0x150>)
 800112e:	f00a fb97 	bl	800b860 <HAL_TIM_PWM_Init>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d001      	beq.n	800113c <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001138:	f000 fd26 	bl	8001b88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800113c:	2300      	movs	r3, #0
 800113e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001140:	2300      	movs	r3, #0
 8001142:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001144:	2300      	movs	r3, #0
 8001146:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001148:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800114c:	4619      	mov	r1, r3
 800114e:	4825      	ldr	r0, [pc, #148]	@ (80011e4 <MX_TIM1_Init+0x150>)
 8001150:	f00b fa88 	bl	800c664 <HAL_TIMEx_MasterConfigSynchronization>
 8001154:	4603      	mov	r3, r0
 8001156:	2b00      	cmp	r3, #0
 8001158:	d001      	beq.n	800115e <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800115a:	f000 fd15 	bl	8001b88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800115e:	2360      	movs	r3, #96	@ 0x60
 8001160:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8001162:	2300      	movs	r3, #0
 8001164:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001166:	2300      	movs	r3, #0
 8001168:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800116a:	2300      	movs	r3, #0
 800116c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800116e:	2300      	movs	r3, #0
 8001170:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001172:	2300      	movs	r3, #0
 8001174:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001176:	2300      	movs	r3, #0
 8001178:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800117a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800117e:	2200      	movs	r2, #0
 8001180:	4619      	mov	r1, r3
 8001182:	4818      	ldr	r0, [pc, #96]	@ (80011e4 <MX_TIM1_Init+0x150>)
 8001184:	f00a fcca 	bl	800bb1c <HAL_TIM_PWM_ConfigChannel>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d001      	beq.n	8001192 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 800118e:	f000 fcfb 	bl	8001b88 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001192:	2300      	movs	r3, #0
 8001194:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001196:	2300      	movs	r3, #0
 8001198:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800119a:	2300      	movs	r3, #0
 800119c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800119e:	2300      	movs	r3, #0
 80011a0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80011a2:	2300      	movs	r3, #0
 80011a4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80011a6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011aa:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80011ac:	2300      	movs	r3, #0
 80011ae:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80011b0:	2300      	movs	r3, #0
 80011b2:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80011b4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80011b8:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80011ba:	2300      	movs	r3, #0
 80011bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80011be:	2300      	movs	r3, #0
 80011c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80011c2:	1d3b      	adds	r3, r7, #4
 80011c4:	4619      	mov	r1, r3
 80011c6:	4807      	ldr	r0, [pc, #28]	@ (80011e4 <MX_TIM1_Init+0x150>)
 80011c8:	f00b fada 	bl	800c780 <HAL_TIMEx_ConfigBreakDeadTime>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80011d2:	f000 fcd9 	bl	8001b88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80011d6:	4803      	ldr	r0, [pc, #12]	@ (80011e4 <MX_TIM1_Init+0x150>)
 80011d8:	f001 fade 	bl	8002798 <HAL_TIM_MspPostInit>

}
 80011dc:	bf00      	nop
 80011de:	3768      	adds	r7, #104	@ 0x68
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	20012cd0 	.word	0x20012cd0
 80011e8:	40010000 	.word	0x40010000

080011ec <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b08e      	sub	sp, #56	@ 0x38
 80011f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011f2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011f6:	2200      	movs	r2, #0
 80011f8:	601a      	str	r2, [r3, #0]
 80011fa:	605a      	str	r2, [r3, #4]
 80011fc:	609a      	str	r2, [r3, #8]
 80011fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001200:	f107 031c 	add.w	r3, r7, #28
 8001204:	2200      	movs	r2, #0
 8001206:	601a      	str	r2, [r3, #0]
 8001208:	605a      	str	r2, [r3, #4]
 800120a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800120c:	463b      	mov	r3, r7
 800120e:	2200      	movs	r2, #0
 8001210:	601a      	str	r2, [r3, #0]
 8001212:	605a      	str	r2, [r3, #4]
 8001214:	609a      	str	r2, [r3, #8]
 8001216:	60da      	str	r2, [r3, #12]
 8001218:	611a      	str	r2, [r3, #16]
 800121a:	615a      	str	r2, [r3, #20]
 800121c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800121e:	4b2d      	ldr	r3, [pc, #180]	@ (80012d4 <MX_TIM2_Init+0xe8>)
 8001220:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001224:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001226:	4b2b      	ldr	r3, [pc, #172]	@ (80012d4 <MX_TIM2_Init+0xe8>)
 8001228:	2200      	movs	r2, #0
 800122a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800122c:	4b29      	ldr	r3, [pc, #164]	@ (80012d4 <MX_TIM2_Init+0xe8>)
 800122e:	2200      	movs	r2, #0
 8001230:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001232:	4b28      	ldr	r3, [pc, #160]	@ (80012d4 <MX_TIM2_Init+0xe8>)
 8001234:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001238:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800123a:	4b26      	ldr	r3, [pc, #152]	@ (80012d4 <MX_TIM2_Init+0xe8>)
 800123c:	2200      	movs	r2, #0
 800123e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001240:	4b24      	ldr	r3, [pc, #144]	@ (80012d4 <MX_TIM2_Init+0xe8>)
 8001242:	2200      	movs	r2, #0
 8001244:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001246:	4823      	ldr	r0, [pc, #140]	@ (80012d4 <MX_TIM2_Init+0xe8>)
 8001248:	f00a fa3b 	bl	800b6c2 <HAL_TIM_Base_Init>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d001      	beq.n	8001256 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001252:	f000 fc99 	bl	8001b88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001256:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800125a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800125c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001260:	4619      	mov	r1, r3
 8001262:	481c      	ldr	r0, [pc, #112]	@ (80012d4 <MX_TIM2_Init+0xe8>)
 8001264:	f00a fd6e 	bl	800bd44 <HAL_TIM_ConfigClockSource>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	d001      	beq.n	8001272 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800126e:	f000 fc8b 	bl	8001b88 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001272:	4818      	ldr	r0, [pc, #96]	@ (80012d4 <MX_TIM2_Init+0xe8>)
 8001274:	f00a faf4 	bl	800b860 <HAL_TIM_PWM_Init>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800127e:	f000 fc83 	bl	8001b88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001282:	2300      	movs	r3, #0
 8001284:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001286:	2300      	movs	r3, #0
 8001288:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800128a:	f107 031c 	add.w	r3, r7, #28
 800128e:	4619      	mov	r1, r3
 8001290:	4810      	ldr	r0, [pc, #64]	@ (80012d4 <MX_TIM2_Init+0xe8>)
 8001292:	f00b f9e7 	bl	800c664 <HAL_TIMEx_MasterConfigSynchronization>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d001      	beq.n	80012a0 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 800129c:	f000 fc74 	bl	8001b88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012a0:	2360      	movs	r3, #96	@ 0x60
 80012a2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80012a4:	2300      	movs	r3, #0
 80012a6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012a8:	2300      	movs	r3, #0
 80012aa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012ac:	2300      	movs	r3, #0
 80012ae:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012b0:	463b      	mov	r3, r7
 80012b2:	2200      	movs	r2, #0
 80012b4:	4619      	mov	r1, r3
 80012b6:	4807      	ldr	r0, [pc, #28]	@ (80012d4 <MX_TIM2_Init+0xe8>)
 80012b8:	f00a fc30 	bl	800bb1c <HAL_TIM_PWM_ConfigChannel>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80012c2:	f000 fc61 	bl	8001b88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80012c6:	4803      	ldr	r0, [pc, #12]	@ (80012d4 <MX_TIM2_Init+0xe8>)
 80012c8:	f001 fa66 	bl	8002798 <HAL_TIM_MspPostInit>

}
 80012cc:	bf00      	nop
 80012ce:	3738      	adds	r7, #56	@ 0x38
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	20012d1c 	.word	0x20012d1c

080012d8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b08e      	sub	sp, #56	@ 0x38
 80012dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012de:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012e2:	2200      	movs	r2, #0
 80012e4:	601a      	str	r2, [r3, #0]
 80012e6:	605a      	str	r2, [r3, #4]
 80012e8:	609a      	str	r2, [r3, #8]
 80012ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012ec:	f107 031c 	add.w	r3, r7, #28
 80012f0:	2200      	movs	r2, #0
 80012f2:	601a      	str	r2, [r3, #0]
 80012f4:	605a      	str	r2, [r3, #4]
 80012f6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012f8:	463b      	mov	r3, r7
 80012fa:	2200      	movs	r2, #0
 80012fc:	601a      	str	r2, [r3, #0]
 80012fe:	605a      	str	r2, [r3, #4]
 8001300:	609a      	str	r2, [r3, #8]
 8001302:	60da      	str	r2, [r3, #12]
 8001304:	611a      	str	r2, [r3, #16]
 8001306:	615a      	str	r2, [r3, #20]
 8001308:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800130a:	4b2d      	ldr	r3, [pc, #180]	@ (80013c0 <MX_TIM3_Init+0xe8>)
 800130c:	4a2d      	ldr	r2, [pc, #180]	@ (80013c4 <MX_TIM3_Init+0xec>)
 800130e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001310:	4b2b      	ldr	r3, [pc, #172]	@ (80013c0 <MX_TIM3_Init+0xe8>)
 8001312:	2200      	movs	r2, #0
 8001314:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001316:	4b2a      	ldr	r3, [pc, #168]	@ (80013c0 <MX_TIM3_Init+0xe8>)
 8001318:	2200      	movs	r2, #0
 800131a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800131c:	4b28      	ldr	r3, [pc, #160]	@ (80013c0 <MX_TIM3_Init+0xe8>)
 800131e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001322:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001324:	4b26      	ldr	r3, [pc, #152]	@ (80013c0 <MX_TIM3_Init+0xe8>)
 8001326:	2200      	movs	r2, #0
 8001328:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800132a:	4b25      	ldr	r3, [pc, #148]	@ (80013c0 <MX_TIM3_Init+0xe8>)
 800132c:	2200      	movs	r2, #0
 800132e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001330:	4823      	ldr	r0, [pc, #140]	@ (80013c0 <MX_TIM3_Init+0xe8>)
 8001332:	f00a f9c6 	bl	800b6c2 <HAL_TIM_Base_Init>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 800133c:	f000 fc24 	bl	8001b88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001340:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001344:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001346:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800134a:	4619      	mov	r1, r3
 800134c:	481c      	ldr	r0, [pc, #112]	@ (80013c0 <MX_TIM3_Init+0xe8>)
 800134e:	f00a fcf9 	bl	800bd44 <HAL_TIM_ConfigClockSource>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d001      	beq.n	800135c <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001358:	f000 fc16 	bl	8001b88 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800135c:	4818      	ldr	r0, [pc, #96]	@ (80013c0 <MX_TIM3_Init+0xe8>)
 800135e:	f00a fa7f 	bl	800b860 <HAL_TIM_PWM_Init>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d001      	beq.n	800136c <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001368:	f000 fc0e 	bl	8001b88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800136c:	2300      	movs	r3, #0
 800136e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001370:	2300      	movs	r3, #0
 8001372:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001374:	f107 031c 	add.w	r3, r7, #28
 8001378:	4619      	mov	r1, r3
 800137a:	4811      	ldr	r0, [pc, #68]	@ (80013c0 <MX_TIM3_Init+0xe8>)
 800137c:	f00b f972 	bl	800c664 <HAL_TIMEx_MasterConfigSynchronization>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001386:	f000 fbff 	bl	8001b88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800138a:	2360      	movs	r3, #96	@ 0x60
 800138c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800138e:	2300      	movs	r3, #0
 8001390:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001392:	2300      	movs	r3, #0
 8001394:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001396:	2300      	movs	r3, #0
 8001398:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800139a:	463b      	mov	r3, r7
 800139c:	2200      	movs	r2, #0
 800139e:	4619      	mov	r1, r3
 80013a0:	4807      	ldr	r0, [pc, #28]	@ (80013c0 <MX_TIM3_Init+0xe8>)
 80013a2:	f00a fbbb 	bl	800bb1c <HAL_TIM_PWM_ConfigChannel>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d001      	beq.n	80013b0 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80013ac:	f000 fbec 	bl	8001b88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80013b0:	4803      	ldr	r0, [pc, #12]	@ (80013c0 <MX_TIM3_Init+0xe8>)
 80013b2:	f001 f9f1 	bl	8002798 <HAL_TIM_MspPostInit>

}
 80013b6:	bf00      	nop
 80013b8:	3738      	adds	r7, #56	@ 0x38
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	20012d68 	.word	0x20012d68
 80013c4:	40000400 	.word	0x40000400

080013c8 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b08e      	sub	sp, #56	@ 0x38
 80013cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013ce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80013d2:	2200      	movs	r2, #0
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	605a      	str	r2, [r3, #4]
 80013d8:	609a      	str	r2, [r3, #8]
 80013da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013dc:	f107 031c 	add.w	r3, r7, #28
 80013e0:	2200      	movs	r2, #0
 80013e2:	601a      	str	r2, [r3, #0]
 80013e4:	605a      	str	r2, [r3, #4]
 80013e6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013e8:	463b      	mov	r3, r7
 80013ea:	2200      	movs	r2, #0
 80013ec:	601a      	str	r2, [r3, #0]
 80013ee:	605a      	str	r2, [r3, #4]
 80013f0:	609a      	str	r2, [r3, #8]
 80013f2:	60da      	str	r2, [r3, #12]
 80013f4:	611a      	str	r2, [r3, #16]
 80013f6:	615a      	str	r2, [r3, #20]
 80013f8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80013fa:	4b2d      	ldr	r3, [pc, #180]	@ (80014b0 <MX_TIM5_Init+0xe8>)
 80013fc:	4a2d      	ldr	r2, [pc, #180]	@ (80014b4 <MX_TIM5_Init+0xec>)
 80013fe:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001400:	4b2b      	ldr	r3, [pc, #172]	@ (80014b0 <MX_TIM5_Init+0xe8>)
 8001402:	2200      	movs	r2, #0
 8001404:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001406:	4b2a      	ldr	r3, [pc, #168]	@ (80014b0 <MX_TIM5_Init+0xe8>)
 8001408:	2200      	movs	r2, #0
 800140a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 800140c:	4b28      	ldr	r3, [pc, #160]	@ (80014b0 <MX_TIM5_Init+0xe8>)
 800140e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001412:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001414:	4b26      	ldr	r3, [pc, #152]	@ (80014b0 <MX_TIM5_Init+0xe8>)
 8001416:	2200      	movs	r2, #0
 8001418:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800141a:	4b25      	ldr	r3, [pc, #148]	@ (80014b0 <MX_TIM5_Init+0xe8>)
 800141c:	2200      	movs	r2, #0
 800141e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001420:	4823      	ldr	r0, [pc, #140]	@ (80014b0 <MX_TIM5_Init+0xe8>)
 8001422:	f00a f94e 	bl	800b6c2 <HAL_TIM_Base_Init>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 800142c:	f000 fbac 	bl	8001b88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001430:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001434:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001436:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800143a:	4619      	mov	r1, r3
 800143c:	481c      	ldr	r0, [pc, #112]	@ (80014b0 <MX_TIM5_Init+0xe8>)
 800143e:	f00a fc81 	bl	800bd44 <HAL_TIM_ConfigClockSource>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 8001448:	f000 fb9e 	bl	8001b88 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800144c:	4818      	ldr	r0, [pc, #96]	@ (80014b0 <MX_TIM5_Init+0xe8>)
 800144e:	f00a fa07 	bl	800b860 <HAL_TIM_PWM_Init>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	d001      	beq.n	800145c <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 8001458:	f000 fb96 	bl	8001b88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800145c:	2300      	movs	r3, #0
 800145e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001460:	2300      	movs	r3, #0
 8001462:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001464:	f107 031c 	add.w	r3, r7, #28
 8001468:	4619      	mov	r1, r3
 800146a:	4811      	ldr	r0, [pc, #68]	@ (80014b0 <MX_TIM5_Init+0xe8>)
 800146c:	f00b f8fa 	bl	800c664 <HAL_TIMEx_MasterConfigSynchronization>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 8001476:	f000 fb87 	bl	8001b88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800147a:	2360      	movs	r3, #96	@ 0x60
 800147c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800147e:	2300      	movs	r3, #0
 8001480:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001482:	2300      	movs	r3, #0
 8001484:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001486:	2300      	movs	r3, #0
 8001488:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800148a:	463b      	mov	r3, r7
 800148c:	220c      	movs	r2, #12
 800148e:	4619      	mov	r1, r3
 8001490:	4807      	ldr	r0, [pc, #28]	@ (80014b0 <MX_TIM5_Init+0xe8>)
 8001492:	f00a fb43 	bl	800bb1c <HAL_TIM_PWM_ConfigChannel>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 800149c:	f000 fb74 	bl	8001b88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80014a0:	4803      	ldr	r0, [pc, #12]	@ (80014b0 <MX_TIM5_Init+0xe8>)
 80014a2:	f001 f979 	bl	8002798 <HAL_TIM_MspPostInit>

}
 80014a6:	bf00      	nop
 80014a8:	3738      	adds	r7, #56	@ 0x38
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	20012db4 	.word	0x20012db4
 80014b4:	40000c00 	.word	0x40000c00

080014b8 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b088      	sub	sp, #32
 80014bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014be:	f107 0310 	add.w	r3, r7, #16
 80014c2:	2200      	movs	r2, #0
 80014c4:	601a      	str	r2, [r3, #0]
 80014c6:	605a      	str	r2, [r3, #4]
 80014c8:	609a      	str	r2, [r3, #8]
 80014ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014cc:	1d3b      	adds	r3, r7, #4
 80014ce:	2200      	movs	r2, #0
 80014d0:	601a      	str	r2, [r3, #0]
 80014d2:	605a      	str	r2, [r3, #4]
 80014d4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80014d6:	4b20      	ldr	r3, [pc, #128]	@ (8001558 <MX_TIM8_Init+0xa0>)
 80014d8:	4a20      	ldr	r2, [pc, #128]	@ (800155c <MX_TIM8_Init+0xa4>)
 80014da:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80014dc:	4b1e      	ldr	r3, [pc, #120]	@ (8001558 <MX_TIM8_Init+0xa0>)
 80014de:	2200      	movs	r2, #0
 80014e0:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014e2:	4b1d      	ldr	r3, [pc, #116]	@ (8001558 <MX_TIM8_Init+0xa0>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80014e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001558 <MX_TIM8_Init+0xa0>)
 80014ea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014ee:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014f0:	4b19      	ldr	r3, [pc, #100]	@ (8001558 <MX_TIM8_Init+0xa0>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80014f6:	4b18      	ldr	r3, [pc, #96]	@ (8001558 <MX_TIM8_Init+0xa0>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014fc:	4b16      	ldr	r3, [pc, #88]	@ (8001558 <MX_TIM8_Init+0xa0>)
 80014fe:	2200      	movs	r2, #0
 8001500:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001502:	4815      	ldr	r0, [pc, #84]	@ (8001558 <MX_TIM8_Init+0xa0>)
 8001504:	f00a f8dd 	bl	800b6c2 <HAL_TIM_Base_Init>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 800150e:	f000 fb3b 	bl	8001b88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001512:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001516:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001518:	f107 0310 	add.w	r3, r7, #16
 800151c:	4619      	mov	r1, r3
 800151e:	480e      	ldr	r0, [pc, #56]	@ (8001558 <MX_TIM8_Init+0xa0>)
 8001520:	f00a fc10 	bl	800bd44 <HAL_TIM_ConfigClockSource>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 800152a:	f000 fb2d 	bl	8001b88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800152e:	2300      	movs	r3, #0
 8001530:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001532:	2300      	movs	r3, #0
 8001534:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001536:	2300      	movs	r3, #0
 8001538:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800153a:	1d3b      	adds	r3, r7, #4
 800153c:	4619      	mov	r1, r3
 800153e:	4806      	ldr	r0, [pc, #24]	@ (8001558 <MX_TIM8_Init+0xa0>)
 8001540:	f00b f890 	bl	800c664 <HAL_TIMEx_MasterConfigSynchronization>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800154a:	f000 fb1d 	bl	8001b88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800154e:	bf00      	nop
 8001550:	3720      	adds	r7, #32
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	20012e00 	.word	0x20012e00
 800155c:	40010400 	.word	0x40010400

08001560 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b088      	sub	sp, #32
 8001564:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001566:	1d3b      	adds	r3, r7, #4
 8001568:	2200      	movs	r2, #0
 800156a:	601a      	str	r2, [r3, #0]
 800156c:	605a      	str	r2, [r3, #4]
 800156e:	609a      	str	r2, [r3, #8]
 8001570:	60da      	str	r2, [r3, #12]
 8001572:	611a      	str	r2, [r3, #16]
 8001574:	615a      	str	r2, [r3, #20]
 8001576:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001578:	4b1a      	ldr	r3, [pc, #104]	@ (80015e4 <MX_TIM12_Init+0x84>)
 800157a:	4a1b      	ldr	r2, [pc, #108]	@ (80015e8 <MX_TIM12_Init+0x88>)
 800157c:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 800157e:	4b19      	ldr	r3, [pc, #100]	@ (80015e4 <MX_TIM12_Init+0x84>)
 8001580:	2200      	movs	r2, #0
 8001582:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001584:	4b17      	ldr	r3, [pc, #92]	@ (80015e4 <MX_TIM12_Init+0x84>)
 8001586:	2200      	movs	r2, #0
 8001588:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 800158a:	4b16      	ldr	r3, [pc, #88]	@ (80015e4 <MX_TIM12_Init+0x84>)
 800158c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001590:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001592:	4b14      	ldr	r3, [pc, #80]	@ (80015e4 <MX_TIM12_Init+0x84>)
 8001594:	2200      	movs	r2, #0
 8001596:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001598:	4b12      	ldr	r3, [pc, #72]	@ (80015e4 <MX_TIM12_Init+0x84>)
 800159a:	2200      	movs	r2, #0
 800159c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 800159e:	4811      	ldr	r0, [pc, #68]	@ (80015e4 <MX_TIM12_Init+0x84>)
 80015a0:	f00a f95e 	bl	800b860 <HAL_TIM_PWM_Init>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 80015aa:	f000 faed 	bl	8001b88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015ae:	2360      	movs	r3, #96	@ 0x60
 80015b0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80015b2:	2300      	movs	r3, #0
 80015b4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015b6:	2300      	movs	r3, #0
 80015b8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015ba:	2300      	movs	r3, #0
 80015bc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015be:	1d3b      	adds	r3, r7, #4
 80015c0:	2200      	movs	r2, #0
 80015c2:	4619      	mov	r1, r3
 80015c4:	4807      	ldr	r0, [pc, #28]	@ (80015e4 <MX_TIM12_Init+0x84>)
 80015c6:	f00a faa9 	bl	800bb1c <HAL_TIM_PWM_ConfigChannel>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d001      	beq.n	80015d4 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 80015d0:	f000 fada 	bl	8001b88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 80015d4:	4803      	ldr	r0, [pc, #12]	@ (80015e4 <MX_TIM12_Init+0x84>)
 80015d6:	f001 f8df 	bl	8002798 <HAL_TIM_MspPostInit>

}
 80015da:	bf00      	nop
 80015dc:	3720      	adds	r7, #32
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	20012e4c 	.word	0x20012e4c
 80015e8:	40001800 	.word	0x40001800

080015ec <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80015f0:	4b14      	ldr	r3, [pc, #80]	@ (8001644 <MX_USART1_UART_Init+0x58>)
 80015f2:	4a15      	ldr	r2, [pc, #84]	@ (8001648 <MX_USART1_UART_Init+0x5c>)
 80015f4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80015f6:	4b13      	ldr	r3, [pc, #76]	@ (8001644 <MX_USART1_UART_Init+0x58>)
 80015f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015fc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80015fe:	4b11      	ldr	r3, [pc, #68]	@ (8001644 <MX_USART1_UART_Init+0x58>)
 8001600:	2200      	movs	r2, #0
 8001602:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001604:	4b0f      	ldr	r3, [pc, #60]	@ (8001644 <MX_USART1_UART_Init+0x58>)
 8001606:	2200      	movs	r2, #0
 8001608:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800160a:	4b0e      	ldr	r3, [pc, #56]	@ (8001644 <MX_USART1_UART_Init+0x58>)
 800160c:	2200      	movs	r2, #0
 800160e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001610:	4b0c      	ldr	r3, [pc, #48]	@ (8001644 <MX_USART1_UART_Init+0x58>)
 8001612:	220c      	movs	r2, #12
 8001614:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001616:	4b0b      	ldr	r3, [pc, #44]	@ (8001644 <MX_USART1_UART_Init+0x58>)
 8001618:	2200      	movs	r2, #0
 800161a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800161c:	4b09      	ldr	r3, [pc, #36]	@ (8001644 <MX_USART1_UART_Init+0x58>)
 800161e:	2200      	movs	r2, #0
 8001620:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001622:	4b08      	ldr	r3, [pc, #32]	@ (8001644 <MX_USART1_UART_Init+0x58>)
 8001624:	2200      	movs	r2, #0
 8001626:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001628:	4b06      	ldr	r3, [pc, #24]	@ (8001644 <MX_USART1_UART_Init+0x58>)
 800162a:	2200      	movs	r2, #0
 800162c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800162e:	4805      	ldr	r0, [pc, #20]	@ (8001644 <MX_USART1_UART_Init+0x58>)
 8001630:	f00b f942 	bl	800c8b8 <HAL_UART_Init>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800163a:	f000 faa5 	bl	8001b88 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800163e:	bf00      	nop
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	20012e98 	.word	0x20012e98
 8001648:	40011000 	.word	0x40011000

0800164c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001650:	4b14      	ldr	r3, [pc, #80]	@ (80016a4 <MX_USART6_UART_Init+0x58>)
 8001652:	4a15      	ldr	r2, [pc, #84]	@ (80016a8 <MX_USART6_UART_Init+0x5c>)
 8001654:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001656:	4b13      	ldr	r3, [pc, #76]	@ (80016a4 <MX_USART6_UART_Init+0x58>)
 8001658:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800165c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800165e:	4b11      	ldr	r3, [pc, #68]	@ (80016a4 <MX_USART6_UART_Init+0x58>)
 8001660:	2200      	movs	r2, #0
 8001662:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001664:	4b0f      	ldr	r3, [pc, #60]	@ (80016a4 <MX_USART6_UART_Init+0x58>)
 8001666:	2200      	movs	r2, #0
 8001668:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800166a:	4b0e      	ldr	r3, [pc, #56]	@ (80016a4 <MX_USART6_UART_Init+0x58>)
 800166c:	2200      	movs	r2, #0
 800166e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001670:	4b0c      	ldr	r3, [pc, #48]	@ (80016a4 <MX_USART6_UART_Init+0x58>)
 8001672:	220c      	movs	r2, #12
 8001674:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001676:	4b0b      	ldr	r3, [pc, #44]	@ (80016a4 <MX_USART6_UART_Init+0x58>)
 8001678:	2200      	movs	r2, #0
 800167a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800167c:	4b09      	ldr	r3, [pc, #36]	@ (80016a4 <MX_USART6_UART_Init+0x58>)
 800167e:	2200      	movs	r2, #0
 8001680:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001682:	4b08      	ldr	r3, [pc, #32]	@ (80016a4 <MX_USART6_UART_Init+0x58>)
 8001684:	2200      	movs	r2, #0
 8001686:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001688:	4b06      	ldr	r3, [pc, #24]	@ (80016a4 <MX_USART6_UART_Init+0x58>)
 800168a:	2200      	movs	r2, #0
 800168c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800168e:	4805      	ldr	r0, [pc, #20]	@ (80016a4 <MX_USART6_UART_Init+0x58>)
 8001690:	f00b f912 	bl	800c8b8 <HAL_UART_Init>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 800169a:	f000 fa75 	bl	8001b88 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800169e:	bf00      	nop
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	20012f20 	.word	0x20012f20
 80016a8:	40011400 	.word	0x40011400

080016ac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b082      	sub	sp, #8
 80016b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80016b2:	4b10      	ldr	r3, [pc, #64]	@ (80016f4 <MX_DMA_Init+0x48>)
 80016b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b6:	4a0f      	ldr	r2, [pc, #60]	@ (80016f4 <MX_DMA_Init+0x48>)
 80016b8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80016bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80016be:	4b0d      	ldr	r3, [pc, #52]	@ (80016f4 <MX_DMA_Init+0x48>)
 80016c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80016c6:	607b      	str	r3, [r7, #4]
 80016c8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 80016ca:	2200      	movs	r2, #0
 80016cc:	2105      	movs	r1, #5
 80016ce:	203c      	movs	r0, #60	@ 0x3c
 80016d0:	f002 f856 	bl	8003780 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 80016d4:	203c      	movs	r0, #60	@ 0x3c
 80016d6:	f002 f86f 	bl	80037b8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 80016da:	2200      	movs	r2, #0
 80016dc:	2105      	movs	r1, #5
 80016de:	2045      	movs	r0, #69	@ 0x45
 80016e0:	f002 f84e 	bl	8003780 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80016e4:	2045      	movs	r0, #69	@ 0x45
 80016e6:	f002 f867 	bl	80037b8 <HAL_NVIC_EnableIRQ>

}
 80016ea:	bf00      	nop
 80016ec:	3708      	adds	r7, #8
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	40023800 	.word	0x40023800

080016f8 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b088      	sub	sp, #32
 80016fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 80016fe:	1d3b      	adds	r3, r7, #4
 8001700:	2200      	movs	r2, #0
 8001702:	601a      	str	r2, [r3, #0]
 8001704:	605a      	str	r2, [r3, #4]
 8001706:	609a      	str	r2, [r3, #8]
 8001708:	60da      	str	r2, [r3, #12]
 800170a:	611a      	str	r2, [r3, #16]
 800170c:	615a      	str	r2, [r3, #20]
 800170e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001710:	4b1f      	ldr	r3, [pc, #124]	@ (8001790 <MX_FMC_Init+0x98>)
 8001712:	4a20      	ldr	r2, [pc, #128]	@ (8001794 <MX_FMC_Init+0x9c>)
 8001714:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8001716:	4b1e      	ldr	r3, [pc, #120]	@ (8001790 <MX_FMC_Init+0x98>)
 8001718:	2200      	movs	r2, #0
 800171a:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 800171c:	4b1c      	ldr	r3, [pc, #112]	@ (8001790 <MX_FMC_Init+0x98>)
 800171e:	2200      	movs	r2, #0
 8001720:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8001722:	4b1b      	ldr	r3, [pc, #108]	@ (8001790 <MX_FMC_Init+0x98>)
 8001724:	2204      	movs	r2, #4
 8001726:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8001728:	4b19      	ldr	r3, [pc, #100]	@ (8001790 <MX_FMC_Init+0x98>)
 800172a:	2210      	movs	r2, #16
 800172c:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800172e:	4b18      	ldr	r3, [pc, #96]	@ (8001790 <MX_FMC_Init+0x98>)
 8001730:	2240      	movs	r2, #64	@ 0x40
 8001732:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8001734:	4b16      	ldr	r3, [pc, #88]	@ (8001790 <MX_FMC_Init+0x98>)
 8001736:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800173a:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800173c:	4b14      	ldr	r3, [pc, #80]	@ (8001790 <MX_FMC_Init+0x98>)
 800173e:	2200      	movs	r2, #0
 8001740:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8001742:	4b13      	ldr	r3, [pc, #76]	@ (8001790 <MX_FMC_Init+0x98>)
 8001744:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001748:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 800174a:	4b11      	ldr	r3, [pc, #68]	@ (8001790 <MX_FMC_Init+0x98>)
 800174c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001750:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8001752:	4b0f      	ldr	r3, [pc, #60]	@ (8001790 <MX_FMC_Init+0x98>)
 8001754:	2200      	movs	r2, #0
 8001756:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8001758:	2302      	movs	r3, #2
 800175a:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 800175c:	2307      	movs	r3, #7
 800175e:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8001760:	2304      	movs	r3, #4
 8001762:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8001764:	2307      	movs	r3, #7
 8001766:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8001768:	2303      	movs	r3, #3
 800176a:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 800176c:	2302      	movs	r3, #2
 800176e:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8001770:	2302      	movs	r3, #2
 8001772:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001774:	1d3b      	adds	r3, r7, #4
 8001776:	4619      	mov	r1, r3
 8001778:	4805      	ldr	r0, [pc, #20]	@ (8001790 <MX_FMC_Init+0x98>)
 800177a:	f009 fe66 	bl	800b44a <HAL_SDRAM_Init>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	d001      	beq.n	8001788 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8001784:	f000 fa00 	bl	8001b88 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001788:	bf00      	nop
 800178a:	3720      	adds	r7, #32
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}
 8001790:	20012fa8 	.word	0x20012fa8
 8001794:	a0000140 	.word	0xa0000140

08001798 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b090      	sub	sp, #64	@ 0x40
 800179c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800179e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80017a2:	2200      	movs	r2, #0
 80017a4:	601a      	str	r2, [r3, #0]
 80017a6:	605a      	str	r2, [r3, #4]
 80017a8:	609a      	str	r2, [r3, #8]
 80017aa:	60da      	str	r2, [r3, #12]
 80017ac:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80017ae:	4bb0      	ldr	r3, [pc, #704]	@ (8001a70 <MX_GPIO_Init+0x2d8>)
 80017b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017b2:	4aaf      	ldr	r2, [pc, #700]	@ (8001a70 <MX_GPIO_Init+0x2d8>)
 80017b4:	f043 0310 	orr.w	r3, r3, #16
 80017b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ba:	4bad      	ldr	r3, [pc, #692]	@ (8001a70 <MX_GPIO_Init+0x2d8>)
 80017bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017be:	f003 0310 	and.w	r3, r3, #16
 80017c2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80017c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80017c6:	4baa      	ldr	r3, [pc, #680]	@ (8001a70 <MX_GPIO_Init+0x2d8>)
 80017c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ca:	4aa9      	ldr	r2, [pc, #676]	@ (8001a70 <MX_GPIO_Init+0x2d8>)
 80017cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80017d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017d2:	4ba7      	ldr	r3, [pc, #668]	@ (8001a70 <MX_GPIO_Init+0x2d8>)
 80017d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017da:	627b      	str	r3, [r7, #36]	@ 0x24
 80017dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017de:	4ba4      	ldr	r3, [pc, #656]	@ (8001a70 <MX_GPIO_Init+0x2d8>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e2:	4aa3      	ldr	r2, [pc, #652]	@ (8001a70 <MX_GPIO_Init+0x2d8>)
 80017e4:	f043 0302 	orr.w	r3, r3, #2
 80017e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ea:	4ba1      	ldr	r3, [pc, #644]	@ (8001a70 <MX_GPIO_Init+0x2d8>)
 80017ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ee:	f003 0302 	and.w	r3, r3, #2
 80017f2:	623b      	str	r3, [r7, #32]
 80017f4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017f6:	4b9e      	ldr	r3, [pc, #632]	@ (8001a70 <MX_GPIO_Init+0x2d8>)
 80017f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fa:	4a9d      	ldr	r2, [pc, #628]	@ (8001a70 <MX_GPIO_Init+0x2d8>)
 80017fc:	f043 0308 	orr.w	r3, r3, #8
 8001800:	6313      	str	r3, [r2, #48]	@ 0x30
 8001802:	4b9b      	ldr	r3, [pc, #620]	@ (8001a70 <MX_GPIO_Init+0x2d8>)
 8001804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001806:	f003 0308 	and.w	r3, r3, #8
 800180a:	61fb      	str	r3, [r7, #28]
 800180c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800180e:	4b98      	ldr	r3, [pc, #608]	@ (8001a70 <MX_GPIO_Init+0x2d8>)
 8001810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001812:	4a97      	ldr	r2, [pc, #604]	@ (8001a70 <MX_GPIO_Init+0x2d8>)
 8001814:	f043 0304 	orr.w	r3, r3, #4
 8001818:	6313      	str	r3, [r2, #48]	@ 0x30
 800181a:	4b95      	ldr	r3, [pc, #596]	@ (8001a70 <MX_GPIO_Init+0x2d8>)
 800181c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800181e:	f003 0304 	and.w	r3, r3, #4
 8001822:	61bb      	str	r3, [r7, #24]
 8001824:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001826:	4b92      	ldr	r3, [pc, #584]	@ (8001a70 <MX_GPIO_Init+0x2d8>)
 8001828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800182a:	4a91      	ldr	r2, [pc, #580]	@ (8001a70 <MX_GPIO_Init+0x2d8>)
 800182c:	f043 0301 	orr.w	r3, r3, #1
 8001830:	6313      	str	r3, [r2, #48]	@ 0x30
 8001832:	4b8f      	ldr	r3, [pc, #572]	@ (8001a70 <MX_GPIO_Init+0x2d8>)
 8001834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001836:	f003 0301 	and.w	r3, r3, #1
 800183a:	617b      	str	r3, [r7, #20]
 800183c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800183e:	4b8c      	ldr	r3, [pc, #560]	@ (8001a70 <MX_GPIO_Init+0x2d8>)
 8001840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001842:	4a8b      	ldr	r2, [pc, #556]	@ (8001a70 <MX_GPIO_Init+0x2d8>)
 8001844:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001848:	6313      	str	r3, [r2, #48]	@ 0x30
 800184a:	4b89      	ldr	r3, [pc, #548]	@ (8001a70 <MX_GPIO_Init+0x2d8>)
 800184c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800184e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001852:	613b      	str	r3, [r7, #16]
 8001854:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001856:	4b86      	ldr	r3, [pc, #536]	@ (8001a70 <MX_GPIO_Init+0x2d8>)
 8001858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800185a:	4a85      	ldr	r2, [pc, #532]	@ (8001a70 <MX_GPIO_Init+0x2d8>)
 800185c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001860:	6313      	str	r3, [r2, #48]	@ 0x30
 8001862:	4b83      	ldr	r3, [pc, #524]	@ (8001a70 <MX_GPIO_Init+0x2d8>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001866:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800186a:	60fb      	str	r3, [r7, #12]
 800186c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800186e:	4b80      	ldr	r3, [pc, #512]	@ (8001a70 <MX_GPIO_Init+0x2d8>)
 8001870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001872:	4a7f      	ldr	r2, [pc, #508]	@ (8001a70 <MX_GPIO_Init+0x2d8>)
 8001874:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001878:	6313      	str	r3, [r2, #48]	@ 0x30
 800187a:	4b7d      	ldr	r3, [pc, #500]	@ (8001a70 <MX_GPIO_Init+0x2d8>)
 800187c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800187e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001882:	60bb      	str	r3, [r7, #8]
 8001884:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001886:	4b7a      	ldr	r3, [pc, #488]	@ (8001a70 <MX_GPIO_Init+0x2d8>)
 8001888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800188a:	4a79      	ldr	r2, [pc, #484]	@ (8001a70 <MX_GPIO_Init+0x2d8>)
 800188c:	f043 0320 	orr.w	r3, r3, #32
 8001890:	6313      	str	r3, [r2, #48]	@ 0x30
 8001892:	4b77      	ldr	r3, [pc, #476]	@ (8001a70 <MX_GPIO_Init+0x2d8>)
 8001894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001896:	f003 0320 	and.w	r3, r3, #32
 800189a:	607b      	str	r3, [r7, #4]
 800189c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800189e:	4b74      	ldr	r3, [pc, #464]	@ (8001a70 <MX_GPIO_Init+0x2d8>)
 80018a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a2:	4a73      	ldr	r2, [pc, #460]	@ (8001a70 <MX_GPIO_Init+0x2d8>)
 80018a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80018a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018aa:	4b71      	ldr	r3, [pc, #452]	@ (8001a70 <MX_GPIO_Init+0x2d8>)
 80018ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018b2:	603b      	str	r3, [r7, #0]
 80018b4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80018b6:	2201      	movs	r2, #1
 80018b8:	2120      	movs	r1, #32
 80018ba:	486e      	ldr	r0, [pc, #440]	@ (8001a74 <MX_GPIO_Init+0x2dc>)
 80018bc:	f003 fb78 	bl	8004fb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin, GPIO_PIN_RESET);
 80018c0:	2200      	movs	r2, #0
 80018c2:	210c      	movs	r1, #12
 80018c4:	486c      	ldr	r0, [pc, #432]	@ (8001a78 <MX_GPIO_Init+0x2e0>)
 80018c6:	f003 fb73 	bl	8004fb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 80018ca:	2201      	movs	r2, #1
 80018cc:	2108      	movs	r1, #8
 80018ce:	486b      	ldr	r0, [pc, #428]	@ (8001a7c <MX_GPIO_Init+0x2e4>)
 80018d0:	f003 fb6e 	bl	8004fb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 80018d4:	2201      	movs	r2, #1
 80018d6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80018da:	4867      	ldr	r0, [pc, #412]	@ (8001a78 <MX_GPIO_Init+0x2e0>)
 80018dc:	f003 fb68 	bl	8004fb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 80018e0:	2200      	movs	r2, #0
 80018e2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80018e6:	4866      	ldr	r0, [pc, #408]	@ (8001a80 <MX_GPIO_Init+0x2e8>)
 80018e8:	f003 fb62 	bl	8004fb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 80018ec:	2200      	movs	r2, #0
 80018ee:	21c8      	movs	r1, #200	@ 0xc8
 80018f0:	4864      	ldr	r0, [pc, #400]	@ (8001a84 <MX_GPIO_Init+0x2ec>)
 80018f2:	f003 fb5d 	bl	8004fb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 80018f6:	2308      	movs	r3, #8
 80018f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018fa:	2300      	movs	r3, #0
 80018fc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fe:	2300      	movs	r3, #0
 8001900:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001902:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001906:	4619      	mov	r1, r3
 8001908:	485f      	ldr	r0, [pc, #380]	@ (8001a88 <MX_GPIO_Init+0x2f0>)
 800190a:	f003 f98d 	bl	8004c28 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 800190e:	f643 4323 	movw	r3, #15395	@ 0x3c23
 8001912:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001914:	2302      	movs	r3, #2
 8001916:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001918:	2300      	movs	r3, #0
 800191a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800191c:	2303      	movs	r3, #3
 800191e:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001920:	230a      	movs	r3, #10
 8001922:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001924:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001928:	4619      	mov	r1, r3
 800192a:	4858      	ldr	r0, [pc, #352]	@ (8001a8c <MX_GPIO_Init+0x2f4>)
 800192c:	f003 f97c 	bl	8004c28 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8001930:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001934:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001936:	2300      	movs	r3, #0
 8001938:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193a:	2300      	movs	r3, #0
 800193c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 800193e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001942:	4619      	mov	r1, r3
 8001944:	4852      	ldr	r0, [pc, #328]	@ (8001a90 <MX_GPIO_Init+0x2f8>)
 8001946:	f003 f96f 	bl	8004c28 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 800194a:	2340      	movs	r3, #64	@ 0x40
 800194c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800194e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001952:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001954:	2300      	movs	r3, #0
 8001956:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8001958:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800195c:	4619      	mov	r1, r3
 800195e:	4845      	ldr	r0, [pc, #276]	@ (8001a74 <MX_GPIO_Init+0x2dc>)
 8001960:	f003 f962 	bl	8004c28 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001964:	2320      	movs	r3, #32
 8001966:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001968:	2301      	movs	r3, #1
 800196a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196c:	2300      	movs	r3, #0
 800196e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001970:	2300      	movs	r3, #0
 8001972:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001974:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001978:	4619      	mov	r1, r3
 800197a:	483e      	ldr	r0, [pc, #248]	@ (8001a74 <MX_GPIO_Init+0x2dc>)
 800197c:	f003 f954 	bl	8004c28 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin;
 8001980:	f241 030c 	movw	r3, #4108	@ 0x100c
 8001984:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001986:	2301      	movs	r3, #1
 8001988:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198a:	2300      	movs	r3, #0
 800198c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800198e:	2300      	movs	r3, #0
 8001990:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001992:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001996:	4619      	mov	r1, r3
 8001998:	4837      	ldr	r0, [pc, #220]	@ (8001a78 <MX_GPIO_Init+0x2e0>)
 800199a:	f003 f945 	bl	8004c28 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 800199e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019a4:	2300      	movs	r3, #0
 80019a6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a8:	2300      	movs	r3, #0
 80019aa:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 80019ac:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019b0:	4619      	mov	r1, r3
 80019b2:	4838      	ldr	r0, [pc, #224]	@ (8001a94 <MX_GPIO_Init+0x2fc>)
 80019b4:	f003 f938 	bl	8004c28 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 80019b8:	2308      	movs	r3, #8
 80019ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019bc:	2301      	movs	r3, #1
 80019be:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c0:	2300      	movs	r3, #0
 80019c2:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019c4:	2300      	movs	r3, #0
 80019c6:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 80019c8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019cc:	4619      	mov	r1, r3
 80019ce:	482b      	ldr	r0, [pc, #172]	@ (8001a7c <MX_GPIO_Init+0x2e4>)
 80019d0:	f003 f92a 	bl	8004c28 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80019d4:	2310      	movs	r3, #16
 80019d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019d8:	2300      	movs	r3, #0
 80019da:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019dc:	2300      	movs	r3, #0
 80019de:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80019e0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019e4:	4619      	mov	r1, r3
 80019e6:	4823      	ldr	r0, [pc, #140]	@ (8001a74 <MX_GPIO_Init+0x2dc>)
 80019e8:	f003 f91e 	bl	8004c28 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 80019ec:	f248 0304 	movw	r3, #32772	@ 0x8004
 80019f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019f2:	2300      	movs	r3, #0
 80019f4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f6:	2300      	movs	r3, #0
 80019f8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80019fa:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019fe:	4619      	mov	r1, r3
 8001a00:	481f      	ldr	r0, [pc, #124]	@ (8001a80 <MX_GPIO_Init+0x2e8>)
 8001a02:	f003 f911 	bl	8004c28 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_PWR_EN_Pin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 8001a06:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a10:	2300      	movs	r3, #0
 8001a12:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a14:	2300      	movs	r3, #0
 8001a16:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8001a18:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	4818      	ldr	r0, [pc, #96]	@ (8001a80 <MX_GPIO_Init+0x2e8>)
 8001a20:	f003 f902 	bl	8004c28 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8001a24:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a28:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001a2a:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001a2e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a30:	2300      	movs	r3, #0
 8001a32:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8001a34:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a38:	4619      	mov	r1, r3
 8001a3a:	480f      	ldr	r0, [pc, #60]	@ (8001a78 <MX_GPIO_Init+0x2e0>)
 8001a3c:	f003 f8f4 	bl	8004c28 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8001a40:	2310      	movs	r3, #16
 8001a42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a44:	2302      	movs	r3, #2
 8001a46:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a4c:	2303      	movs	r3, #3
 8001a4e:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001a50:	230a      	movs	r3, #10
 8001a52:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8001a54:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a58:	4619      	mov	r1, r3
 8001a5a:	4809      	ldr	r0, [pc, #36]	@ (8001a80 <MX_GPIO_Init+0x2e8>)
 8001a5c:	f003 f8e4 	bl	8004c28 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8001a60:	23c8      	movs	r3, #200	@ 0xc8
 8001a62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a64:	2301      	movs	r3, #1
 8001a66:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8001a6c:	e014      	b.n	8001a98 <MX_GPIO_Init+0x300>
 8001a6e:	bf00      	nop
 8001a70:	40023800 	.word	0x40023800
 8001a74:	40020c00 	.word	0x40020c00
 8001a78:	40022000 	.word	0x40022000
 8001a7c:	40022800 	.word	0x40022800
 8001a80:	40021c00 	.word	0x40021c00
 8001a84:	40021800 	.word	0x40021800
 8001a88:	40021000 	.word	0x40021000
 8001a8c:	40020400 	.word	0x40020400
 8001a90:	40022400 	.word	0x40022400
 8001a94:	40020800 	.word	0x40020800
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a9c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	4819      	ldr	r0, [pc, #100]	@ (8001b08 <MX_GPIO_Init+0x370>)
 8001aa4:	f003 f8c0 	bl	8004c28 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8001aa8:	2305      	movs	r3, #5
 8001aaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aac:	2302      	movs	r3, #2
 8001aae:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ab4:	2303      	movs	r3, #3
 8001ab6:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001ab8:	230a      	movs	r3, #10
 8001aba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001abc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	4812      	ldr	r0, [pc, #72]	@ (8001b0c <MX_GPIO_Init+0x374>)
 8001ac4:	f003 f8b0 	bl	8004c28 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RXER_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 8001ac8:	2304      	movs	r3, #4
 8001aca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001acc:	2300      	movs	r3, #0
 8001ace:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 8001ad4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ad8:	4619      	mov	r1, r3
 8001ada:	480b      	ldr	r0, [pc, #44]	@ (8001b08 <MX_GPIO_Init+0x370>)
 8001adc:	f003 f8a4 	bl	8004c28 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8001ae0:	2328      	movs	r3, #40	@ 0x28
 8001ae2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aec:	2303      	movs	r3, #3
 8001aee:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001af0:	230a      	movs	r3, #10
 8001af2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001af4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001af8:	4619      	mov	r1, r3
 8001afa:	4805      	ldr	r0, [pc, #20]	@ (8001b10 <MX_GPIO_Init+0x378>)
 8001afc:	f003 f894 	bl	8004c28 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001b00:	bf00      	nop
 8001b02:	3740      	adds	r7, #64	@ 0x40
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	40021800 	.word	0x40021800
 8001b0c:	40020800 	.word	0x40020800
 8001b10:	40020000 	.word	0x40020000

08001b14 <HAL_SAI_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b082      	sub	sp, #8
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI2_Block_B)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a08      	ldr	r2, [pc, #32]	@ (8001b44 <HAL_SAI_RxCpltCallback+0x30>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d109      	bne.n	8001b3a <HAL_SAI_RxCpltCallback+0x26>
  {
    // Invalidate D-Cache for the Receive Buffer so the CPU sees new DMA data
    SCB_InvalidateDCache_by_Addr((uint32_t *)RxBuffer, AUDIO_BUFFER_SIZE * sizeof(int16_t));
 8001b26:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b2a:	4807      	ldr	r0, [pc, #28]	@ (8001b48 <HAL_SAI_RxCpltCallback+0x34>)
 8001b2c:	f7fe fd7e 	bl	800062c <SCB_InvalidateDCache_by_Addr>

    RxCallbackCount++;
 8001b30:	4b06      	ldr	r3, [pc, #24]	@ (8001b4c <HAL_SAI_RxCpltCallback+0x38>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	3301      	adds	r3, #1
 8001b36:	4a05      	ldr	r2, [pc, #20]	@ (8001b4c <HAL_SAI_RxCpltCallback+0x38>)
 8001b38:	6013      	str	r3, [r2, #0]
  }
}
 8001b3a:	bf00      	nop
 8001b3c:	3708      	adds	r7, #8
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	40015c24 	.word	0x40015c24
 8001b48:	20010000 	.word	0x20010000
 8001b4c:	20012fe0 	.word	0x20012fe0

08001b50 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 8001b58:	f012 facc 	bl	80140f4 <MX_USB_HOST_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001b5c:	2001      	movs	r0, #1
 8001b5e:	f00f ffc3 	bl	8011ae8 <osDelay>
 8001b62:	e7fb      	b.n	8001b5c <StartDefaultTask+0xc>

08001b64 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a04      	ldr	r2, [pc, #16]	@ (8001b84 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d101      	bne.n	8001b7a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001b76:	f001 fa6f 	bl	8003058 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001b7a:	bf00      	nop
 8001b7c:	3708      	adds	r7, #8
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	40001000 	.word	0x40001000

08001b88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001b8c:	b672      	cpsid	i
}
 8001b8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b90:	bf00      	nop
 8001b92:	e7fd      	b.n	8001b90 <Error_Handler+0x8>

08001b94 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b082      	sub	sp, #8
 8001b98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001b9a:	4b11      	ldr	r3, [pc, #68]	@ (8001be0 <HAL_MspInit+0x4c>)
 8001b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b9e:	4a10      	ldr	r2, [pc, #64]	@ (8001be0 <HAL_MspInit+0x4c>)
 8001ba0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ba4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ba6:	4b0e      	ldr	r3, [pc, #56]	@ (8001be0 <HAL_MspInit+0x4c>)
 8001ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001baa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bae:	607b      	str	r3, [r7, #4]
 8001bb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bb2:	4b0b      	ldr	r3, [pc, #44]	@ (8001be0 <HAL_MspInit+0x4c>)
 8001bb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bb6:	4a0a      	ldr	r2, [pc, #40]	@ (8001be0 <HAL_MspInit+0x4c>)
 8001bb8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bbc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bbe:	4b08      	ldr	r3, [pc, #32]	@ (8001be0 <HAL_MspInit+0x4c>)
 8001bc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bc2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bc6:	603b      	str	r3, [r7, #0]
 8001bc8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001bca:	2200      	movs	r2, #0
 8001bcc:	210f      	movs	r1, #15
 8001bce:	f06f 0001 	mvn.w	r0, #1
 8001bd2:	f001 fdd5 	bl	8003780 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bd6:	bf00      	nop
 8001bd8:	3708      	adds	r7, #8
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	40023800 	.word	0x40023800

08001be4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b08a      	sub	sp, #40	@ 0x28
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bec:	f107 0314 	add.w	r3, r7, #20
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	601a      	str	r2, [r3, #0]
 8001bf4:	605a      	str	r2, [r3, #4]
 8001bf6:	609a      	str	r2, [r3, #8]
 8001bf8:	60da      	str	r2, [r3, #12]
 8001bfa:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC3)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a21      	ldr	r2, [pc, #132]	@ (8001c88 <HAL_ADC_MspInit+0xa4>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d13c      	bne.n	8001c80 <HAL_ADC_MspInit+0x9c>
  {
    /* USER CODE BEGIN ADC3_MspInit 0 */

    /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8001c06:	4b21      	ldr	r3, [pc, #132]	@ (8001c8c <HAL_ADC_MspInit+0xa8>)
 8001c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c0a:	4a20      	ldr	r2, [pc, #128]	@ (8001c8c <HAL_ADC_MspInit+0xa8>)
 8001c0c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c10:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c12:	4b1e      	ldr	r3, [pc, #120]	@ (8001c8c <HAL_ADC_MspInit+0xa8>)
 8001c14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c1a:	613b      	str	r3, [r7, #16]
 8001c1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001c1e:	4b1b      	ldr	r3, [pc, #108]	@ (8001c8c <HAL_ADC_MspInit+0xa8>)
 8001c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c22:	4a1a      	ldr	r2, [pc, #104]	@ (8001c8c <HAL_ADC_MspInit+0xa8>)
 8001c24:	f043 0320 	orr.w	r3, r3, #32
 8001c28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c2a:	4b18      	ldr	r3, [pc, #96]	@ (8001c8c <HAL_ADC_MspInit+0xa8>)
 8001c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c2e:	f003 0320 	and.w	r3, r3, #32
 8001c32:	60fb      	str	r3, [r7, #12]
 8001c34:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c36:	4b15      	ldr	r3, [pc, #84]	@ (8001c8c <HAL_ADC_MspInit+0xa8>)
 8001c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c3a:	4a14      	ldr	r2, [pc, #80]	@ (8001c8c <HAL_ADC_MspInit+0xa8>)
 8001c3c:	f043 0301 	orr.w	r3, r3, #1
 8001c40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c42:	4b12      	ldr	r3, [pc, #72]	@ (8001c8c <HAL_ADC_MspInit+0xa8>)
 8001c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c46:	f003 0301 	and.w	r3, r3, #1
 8001c4a:	60bb      	str	r3, [r7, #8]
 8001c4c:	68bb      	ldr	r3, [r7, #8]
    PF10     ------> ADC3_IN8
    PF9     ------> ADC3_IN7
    PF8     ------> ADC3_IN6
    PA0/WKUP     ------> ADC3_IN0
    */
    GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 8001c4e:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 8001c52:	617b      	str	r3, [r7, #20]
                          |ARDUINO_A3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c54:	2303      	movs	r3, #3
 8001c56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001c5c:	f107 0314 	add.w	r3, r7, #20
 8001c60:	4619      	mov	r1, r3
 8001c62:	480b      	ldr	r0, [pc, #44]	@ (8001c90 <HAL_ADC_MspInit+0xac>)
 8001c64:	f002 ffe0 	bl	8004c28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c6c:	2303      	movs	r3, #3
 8001c6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c70:	2300      	movs	r3, #0
 8001c72:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 8001c74:	f107 0314 	add.w	r3, r7, #20
 8001c78:	4619      	mov	r1, r3
 8001c7a:	4806      	ldr	r0, [pc, #24]	@ (8001c94 <HAL_ADC_MspInit+0xb0>)
 8001c7c:	f002 ffd4 	bl	8004c28 <HAL_GPIO_Init>

    /* USER CODE END ADC3_MspInit 1 */

  }

}
 8001c80:	bf00      	nop
 8001c82:	3728      	adds	r7, #40	@ 0x28
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}
 8001c88:	40012200 	.word	0x40012200
 8001c8c:	40023800 	.word	0x40023800
 8001c90:	40021400 	.word	0x40021400
 8001c94:	40020000 	.word	0x40020000

08001c98 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b085      	sub	sp, #20
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a0a      	ldr	r2, [pc, #40]	@ (8001cd0 <HAL_CRC_MspInit+0x38>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d10b      	bne.n	8001cc2 <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001caa:	4b0a      	ldr	r3, [pc, #40]	@ (8001cd4 <HAL_CRC_MspInit+0x3c>)
 8001cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cae:	4a09      	ldr	r2, [pc, #36]	@ (8001cd4 <HAL_CRC_MspInit+0x3c>)
 8001cb0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001cb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cb6:	4b07      	ldr	r3, [pc, #28]	@ (8001cd4 <HAL_CRC_MspInit+0x3c>)
 8001cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001cbe:	60fb      	str	r3, [r7, #12]
 8001cc0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8001cc2:	bf00      	nop
 8001cc4:	3714      	adds	r7, #20
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	40023000 	.word	0x40023000
 8001cd4:	40023800 	.word	0x40023800

08001cd8 <HAL_DCMI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdcmi: DCMI handle pointer
  * @retval None
  */
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b08e      	sub	sp, #56	@ 0x38
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	601a      	str	r2, [r3, #0]
 8001ce8:	605a      	str	r2, [r3, #4]
 8001cea:	609a      	str	r2, [r3, #8]
 8001cec:	60da      	str	r2, [r3, #12]
 8001cee:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a50      	ldr	r2, [pc, #320]	@ (8001e38 <HAL_DCMI_MspInit+0x160>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	f040 809a 	bne.w	8001e30 <HAL_DCMI_MspInit+0x158>
  {
    /* USER CODE BEGIN DCMI_MspInit 0 */

    /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8001cfc:	4b4f      	ldr	r3, [pc, #316]	@ (8001e3c <HAL_DCMI_MspInit+0x164>)
 8001cfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d00:	4a4e      	ldr	r2, [pc, #312]	@ (8001e3c <HAL_DCMI_MspInit+0x164>)
 8001d02:	f043 0301 	orr.w	r3, r3, #1
 8001d06:	6353      	str	r3, [r2, #52]	@ 0x34
 8001d08:	4b4c      	ldr	r3, [pc, #304]	@ (8001e3c <HAL_DCMI_MspInit+0x164>)
 8001d0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d0c:	f003 0301 	and.w	r3, r3, #1
 8001d10:	623b      	str	r3, [r7, #32]
 8001d12:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d14:	4b49      	ldr	r3, [pc, #292]	@ (8001e3c <HAL_DCMI_MspInit+0x164>)
 8001d16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d18:	4a48      	ldr	r2, [pc, #288]	@ (8001e3c <HAL_DCMI_MspInit+0x164>)
 8001d1a:	f043 0310 	orr.w	r3, r3, #16
 8001d1e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d20:	4b46      	ldr	r3, [pc, #280]	@ (8001e3c <HAL_DCMI_MspInit+0x164>)
 8001d22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d24:	f003 0310 	and.w	r3, r3, #16
 8001d28:	61fb      	str	r3, [r7, #28]
 8001d2a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d2c:	4b43      	ldr	r3, [pc, #268]	@ (8001e3c <HAL_DCMI_MspInit+0x164>)
 8001d2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d30:	4a42      	ldr	r2, [pc, #264]	@ (8001e3c <HAL_DCMI_MspInit+0x164>)
 8001d32:	f043 0308 	orr.w	r3, r3, #8
 8001d36:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d38:	4b40      	ldr	r3, [pc, #256]	@ (8001e3c <HAL_DCMI_MspInit+0x164>)
 8001d3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d3c:	f003 0308 	and.w	r3, r3, #8
 8001d40:	61bb      	str	r3, [r7, #24]
 8001d42:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001d44:	4b3d      	ldr	r3, [pc, #244]	@ (8001e3c <HAL_DCMI_MspInit+0x164>)
 8001d46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d48:	4a3c      	ldr	r2, [pc, #240]	@ (8001e3c <HAL_DCMI_MspInit+0x164>)
 8001d4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001d4e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d50:	4b3a      	ldr	r3, [pc, #232]	@ (8001e3c <HAL_DCMI_MspInit+0x164>)
 8001d52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d58:	617b      	str	r3, [r7, #20]
 8001d5a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d5c:	4b37      	ldr	r3, [pc, #220]	@ (8001e3c <HAL_DCMI_MspInit+0x164>)
 8001d5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d60:	4a36      	ldr	r2, [pc, #216]	@ (8001e3c <HAL_DCMI_MspInit+0x164>)
 8001d62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d66:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d68:	4b34      	ldr	r3, [pc, #208]	@ (8001e3c <HAL_DCMI_MspInit+0x164>)
 8001d6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d70:	613b      	str	r3, [r7, #16]
 8001d72:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d74:	4b31      	ldr	r3, [pc, #196]	@ (8001e3c <HAL_DCMI_MspInit+0x164>)
 8001d76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d78:	4a30      	ldr	r2, [pc, #192]	@ (8001e3c <HAL_DCMI_MspInit+0x164>)
 8001d7a:	f043 0301 	orr.w	r3, r3, #1
 8001d7e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d80:	4b2e      	ldr	r3, [pc, #184]	@ (8001e3c <HAL_DCMI_MspInit+0x164>)
 8001d82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d84:	f003 0301 	and.w	r3, r3, #1
 8001d88:	60fb      	str	r3, [r7, #12]
 8001d8a:	68fb      	ldr	r3, [r7, #12]
    PH9     ------> DCMI_D0
    PH11     ------> DCMI_D2
    PA6     ------> DCMI_PIXCLK
    PH10     ------> DCMI_D1
    */
    GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 8001d8c:	2360      	movs	r3, #96	@ 0x60
 8001d8e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d90:	2302      	movs	r3, #2
 8001d92:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d94:	2300      	movs	r3, #0
 8001d96:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001d9c:	230d      	movs	r3, #13
 8001d9e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001da0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001da4:	4619      	mov	r1, r3
 8001da6:	4826      	ldr	r0, [pc, #152]	@ (8001e40 <HAL_DCMI_MspInit+0x168>)
 8001da8:	f002 ff3e 	bl	8004c28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8001dac:	2308      	movs	r3, #8
 8001dae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db0:	2302      	movs	r3, #2
 8001db2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db4:	2300      	movs	r3, #0
 8001db6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001db8:	2300      	movs	r3, #0
 8001dba:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001dbc:	230d      	movs	r3, #13
 8001dbe:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8001dc0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	481f      	ldr	r0, [pc, #124]	@ (8001e44 <HAL_DCMI_MspInit+0x16c>)
 8001dc8:	f002 ff2e 	bl	8004c28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 8001dcc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001dd0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd2:	2302      	movs	r3, #2
 8001dd4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001dde:	230d      	movs	r3, #13
 8001de0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8001de2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001de6:	4619      	mov	r1, r3
 8001de8:	4817      	ldr	r0, [pc, #92]	@ (8001e48 <HAL_DCMI_MspInit+0x170>)
 8001dea:	f002 ff1d 	bl	8004c28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 8001dee:	f44f 43bc 	mov.w	r3, #24064	@ 0x5e00
 8001df2:	627b      	str	r3, [r7, #36]	@ 0x24
                          |DCMI_D1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001df4:	2302      	movs	r3, #2
 8001df6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001e00:	230d      	movs	r3, #13
 8001e02:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001e04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e08:	4619      	mov	r1, r3
 8001e0a:	4810      	ldr	r0, [pc, #64]	@ (8001e4c <HAL_DCMI_MspInit+0x174>)
 8001e0c:	f002 ff0c 	bl	8004c28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 8001e10:	2350      	movs	r3, #80	@ 0x50
 8001e12:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e14:	2302      	movs	r3, #2
 8001e16:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001e20:	230d      	movs	r3, #13
 8001e22:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e24:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e28:	4619      	mov	r1, r3
 8001e2a:	4809      	ldr	r0, [pc, #36]	@ (8001e50 <HAL_DCMI_MspInit+0x178>)
 8001e2c:	f002 fefc 	bl	8004c28 <HAL_GPIO_Init>

    /* USER CODE END DCMI_MspInit 1 */

  }

}
 8001e30:	bf00      	nop
 8001e32:	3738      	adds	r7, #56	@ 0x38
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	50050000 	.word	0x50050000
 8001e3c:	40023800 	.word	0x40023800
 8001e40:	40021000 	.word	0x40021000
 8001e44:	40020c00 	.word	0x40020c00
 8001e48:	40021800 	.word	0x40021800
 8001e4c:	40021c00 	.word	0x40021c00
 8001e50:	40020000 	.word	0x40020000

08001e54 <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b084      	sub	sp, #16
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a0d      	ldr	r2, [pc, #52]	@ (8001e98 <HAL_DMA2D_MspInit+0x44>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d113      	bne.n	8001e8e <HAL_DMA2D_MspInit+0x3a>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8001e66:	4b0d      	ldr	r3, [pc, #52]	@ (8001e9c <HAL_DMA2D_MspInit+0x48>)
 8001e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e6a:	4a0c      	ldr	r2, [pc, #48]	@ (8001e9c <HAL_DMA2D_MspInit+0x48>)
 8001e6c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001e70:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e72:	4b0a      	ldr	r3, [pc, #40]	@ (8001e9c <HAL_DMA2D_MspInit+0x48>)
 8001e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e76:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001e7a:	60fb      	str	r3, [r7, #12]
 8001e7c:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8001e7e:	2200      	movs	r2, #0
 8001e80:	2105      	movs	r1, #5
 8001e82:	205a      	movs	r0, #90	@ 0x5a
 8001e84:	f001 fc7c 	bl	8003780 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8001e88:	205a      	movs	r0, #90	@ 0x5a
 8001e8a:	f001 fc95 	bl	80037b8 <HAL_NVIC_EnableIRQ>

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 8001e8e:	bf00      	nop
 8001e90:	3710      	adds	r7, #16
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	4002b000 	.word	0x4002b000
 8001e9c:	40023800 	.word	0x40023800

08001ea0 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b08e      	sub	sp, #56	@ 0x38
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001eac:	2200      	movs	r2, #0
 8001eae:	601a      	str	r2, [r3, #0]
 8001eb0:	605a      	str	r2, [r3, #4]
 8001eb2:	609a      	str	r2, [r3, #8]
 8001eb4:	60da      	str	r2, [r3, #12]
 8001eb6:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a3f      	ldr	r2, [pc, #252]	@ (8001fbc <HAL_ETH_MspInit+0x11c>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d178      	bne.n	8001fb4 <HAL_ETH_MspInit+0x114>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001ec2:	4b3f      	ldr	r3, [pc, #252]	@ (8001fc0 <HAL_ETH_MspInit+0x120>)
 8001ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ec6:	4a3e      	ldr	r2, [pc, #248]	@ (8001fc0 <HAL_ETH_MspInit+0x120>)
 8001ec8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001ecc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ece:	4b3c      	ldr	r3, [pc, #240]	@ (8001fc0 <HAL_ETH_MspInit+0x120>)
 8001ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ed6:	623b      	str	r3, [r7, #32]
 8001ed8:	6a3b      	ldr	r3, [r7, #32]
 8001eda:	4b39      	ldr	r3, [pc, #228]	@ (8001fc0 <HAL_ETH_MspInit+0x120>)
 8001edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ede:	4a38      	ldr	r2, [pc, #224]	@ (8001fc0 <HAL_ETH_MspInit+0x120>)
 8001ee0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001ee4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ee6:	4b36      	ldr	r3, [pc, #216]	@ (8001fc0 <HAL_ETH_MspInit+0x120>)
 8001ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eea:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001eee:	61fb      	str	r3, [r7, #28]
 8001ef0:	69fb      	ldr	r3, [r7, #28]
 8001ef2:	4b33      	ldr	r3, [pc, #204]	@ (8001fc0 <HAL_ETH_MspInit+0x120>)
 8001ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ef6:	4a32      	ldr	r2, [pc, #200]	@ (8001fc0 <HAL_ETH_MspInit+0x120>)
 8001ef8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001efc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001efe:	4b30      	ldr	r3, [pc, #192]	@ (8001fc0 <HAL_ETH_MspInit+0x120>)
 8001f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f02:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001f06:	61bb      	str	r3, [r7, #24]
 8001f08:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001f0a:	4b2d      	ldr	r3, [pc, #180]	@ (8001fc0 <HAL_ETH_MspInit+0x120>)
 8001f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f0e:	4a2c      	ldr	r2, [pc, #176]	@ (8001fc0 <HAL_ETH_MspInit+0x120>)
 8001f10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001f14:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f16:	4b2a      	ldr	r3, [pc, #168]	@ (8001fc0 <HAL_ETH_MspInit+0x120>)
 8001f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f1e:	617b      	str	r3, [r7, #20]
 8001f20:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f22:	4b27      	ldr	r3, [pc, #156]	@ (8001fc0 <HAL_ETH_MspInit+0x120>)
 8001f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f26:	4a26      	ldr	r2, [pc, #152]	@ (8001fc0 <HAL_ETH_MspInit+0x120>)
 8001f28:	f043 0304 	orr.w	r3, r3, #4
 8001f2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f2e:	4b24      	ldr	r3, [pc, #144]	@ (8001fc0 <HAL_ETH_MspInit+0x120>)
 8001f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f32:	f003 0304 	and.w	r3, r3, #4
 8001f36:	613b      	str	r3, [r7, #16]
 8001f38:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f3a:	4b21      	ldr	r3, [pc, #132]	@ (8001fc0 <HAL_ETH_MspInit+0x120>)
 8001f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f3e:	4a20      	ldr	r2, [pc, #128]	@ (8001fc0 <HAL_ETH_MspInit+0x120>)
 8001f40:	f043 0301 	orr.w	r3, r3, #1
 8001f44:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f46:	4b1e      	ldr	r3, [pc, #120]	@ (8001fc0 <HAL_ETH_MspInit+0x120>)
 8001f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f4a:	f003 0301 	and.w	r3, r3, #1
 8001f4e:	60fb      	str	r3, [r7, #12]
 8001f50:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ETH_RXD0
    PA2     ------> ETH_MDIO
    PC5     ------> ETH_RXD1
    PA7     ------> ETH_CRS_DV
    */
    GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8001f52:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 8001f56:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f58:	2302      	movs	r3, #2
 8001f5a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f60:	2302      	movs	r3, #2
 8001f62:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001f64:	230b      	movs	r3, #11
 8001f66:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001f68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	4815      	ldr	r0, [pc, #84]	@ (8001fc4 <HAL_ETH_MspInit+0x124>)
 8001f70:	f002 fe5a 	bl	8004c28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001f74:	2332      	movs	r3, #50	@ 0x32
 8001f76:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f78:	2302      	movs	r3, #2
 8001f7a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f80:	2302      	movs	r3, #2
 8001f82:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001f84:	230b      	movs	r3, #11
 8001f86:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f88:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	480e      	ldr	r0, [pc, #56]	@ (8001fc8 <HAL_ETH_MspInit+0x128>)
 8001f90:	f002 fe4a 	bl	8004c28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001f94:	2386      	movs	r3, #134	@ 0x86
 8001f96:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f98:	2302      	movs	r3, #2
 8001f9a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fa0:	2302      	movs	r3, #2
 8001fa2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001fa4:	230b      	movs	r3, #11
 8001fa6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fa8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fac:	4619      	mov	r1, r3
 8001fae:	4807      	ldr	r0, [pc, #28]	@ (8001fcc <HAL_ETH_MspInit+0x12c>)
 8001fb0:	f002 fe3a 	bl	8004c28 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8001fb4:	bf00      	nop
 8001fb6:	3738      	adds	r7, #56	@ 0x38
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	40028000 	.word	0x40028000
 8001fc0:	40023800 	.word	0x40023800
 8001fc4:	40021800 	.word	0x40021800
 8001fc8:	40020800 	.word	0x40020800
 8001fcc:	40020000 	.word	0x40020000

08001fd0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b0ac      	sub	sp, #176	@ 0xb0
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fd8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001fdc:	2200      	movs	r2, #0
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	605a      	str	r2, [r3, #4]
 8001fe2:	609a      	str	r2, [r3, #8]
 8001fe4:	60da      	str	r2, [r3, #12]
 8001fe6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001fe8:	f107 0318 	add.w	r3, r7, #24
 8001fec:	2284      	movs	r2, #132	@ 0x84
 8001fee:	2100      	movs	r1, #0
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f012 fc23 	bl	801483c <memset>
  if(hi2c->Instance==I2C1)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a44      	ldr	r2, [pc, #272]	@ (800210c <HAL_I2C_MspInit+0x13c>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d13d      	bne.n	800207c <HAL_I2C_MspInit+0xac>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002000:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002004:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002006:	2300      	movs	r3, #0
 8002008:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800200a:	f107 0318 	add.w	r3, r7, #24
 800200e:	4618      	mov	r0, r3
 8002010:	f006 fb1c 	bl	800864c <HAL_RCCEx_PeriphCLKConfig>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	d001      	beq.n	800201e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800201a:	f7ff fdb5 	bl	8001b88 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800201e:	4b3c      	ldr	r3, [pc, #240]	@ (8002110 <HAL_I2C_MspInit+0x140>)
 8002020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002022:	4a3b      	ldr	r2, [pc, #236]	@ (8002110 <HAL_I2C_MspInit+0x140>)
 8002024:	f043 0302 	orr.w	r3, r3, #2
 8002028:	6313      	str	r3, [r2, #48]	@ 0x30
 800202a:	4b39      	ldr	r3, [pc, #228]	@ (8002110 <HAL_I2C_MspInit+0x140>)
 800202c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800202e:	f003 0302 	and.w	r3, r3, #2
 8002032:	617b      	str	r3, [r7, #20]
 8002034:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 8002036:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800203a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800203e:	2312      	movs	r3, #18
 8002040:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002044:	2301      	movs	r3, #1
 8002046:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800204a:	2300      	movs	r3, #0
 800204c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002050:	2304      	movs	r3, #4
 8002052:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002056:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800205a:	4619      	mov	r1, r3
 800205c:	482d      	ldr	r0, [pc, #180]	@ (8002114 <HAL_I2C_MspInit+0x144>)
 800205e:	f002 fde3 	bl	8004c28 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002062:	4b2b      	ldr	r3, [pc, #172]	@ (8002110 <HAL_I2C_MspInit+0x140>)
 8002064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002066:	4a2a      	ldr	r2, [pc, #168]	@ (8002110 <HAL_I2C_MspInit+0x140>)
 8002068:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800206c:	6413      	str	r3, [r2, #64]	@ 0x40
 800206e:	4b28      	ldr	r3, [pc, #160]	@ (8002110 <HAL_I2C_MspInit+0x140>)
 8002070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002072:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002076:	613b      	str	r3, [r7, #16]
 8002078:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 800207a:	e042      	b.n	8002102 <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C3)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a25      	ldr	r2, [pc, #148]	@ (8002118 <HAL_I2C_MspInit+0x148>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d13d      	bne.n	8002102 <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8002086:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800208a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 800208c:	2300      	movs	r3, #0
 800208e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002092:	f107 0318 	add.w	r3, r7, #24
 8002096:	4618      	mov	r0, r3
 8002098:	f006 fad8 	bl	800864c <HAL_RCCEx_PeriphCLKConfig>
 800209c:	4603      	mov	r3, r0
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d001      	beq.n	80020a6 <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 80020a2:	f7ff fd71 	bl	8001b88 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80020a6:	4b1a      	ldr	r3, [pc, #104]	@ (8002110 <HAL_I2C_MspInit+0x140>)
 80020a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020aa:	4a19      	ldr	r2, [pc, #100]	@ (8002110 <HAL_I2C_MspInit+0x140>)
 80020ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80020b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020b2:	4b17      	ldr	r3, [pc, #92]	@ (8002110 <HAL_I2C_MspInit+0x140>)
 80020b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020ba:	60fb      	str	r3, [r7, #12]
 80020bc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 80020be:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80020c2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020c6:	2312      	movs	r3, #18
 80020c8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020cc:	2301      	movs	r3, #1
 80020ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020d2:	2303      	movs	r3, #3
 80020d4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80020d8:	2304      	movs	r3, #4
 80020da:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80020de:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80020e2:	4619      	mov	r1, r3
 80020e4:	480d      	ldr	r0, [pc, #52]	@ (800211c <HAL_I2C_MspInit+0x14c>)
 80020e6:	f002 fd9f 	bl	8004c28 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80020ea:	4b09      	ldr	r3, [pc, #36]	@ (8002110 <HAL_I2C_MspInit+0x140>)
 80020ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ee:	4a08      	ldr	r2, [pc, #32]	@ (8002110 <HAL_I2C_MspInit+0x140>)
 80020f0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80020f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80020f6:	4b06      	ldr	r3, [pc, #24]	@ (8002110 <HAL_I2C_MspInit+0x140>)
 80020f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020fa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80020fe:	60bb      	str	r3, [r7, #8]
 8002100:	68bb      	ldr	r3, [r7, #8]
}
 8002102:	bf00      	nop
 8002104:	37b0      	adds	r7, #176	@ 0xb0
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	40005400 	.word	0x40005400
 8002110:	40023800 	.word	0x40023800
 8002114:	40020400 	.word	0x40020400
 8002118:	40005c00 	.word	0x40005c00
 800211c:	40021c00 	.word	0x40021c00

08002120 <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b08e      	sub	sp, #56	@ 0x38
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002128:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800212c:	2200      	movs	r2, #0
 800212e:	601a      	str	r2, [r3, #0]
 8002130:	605a      	str	r2, [r3, #4]
 8002132:	609a      	str	r2, [r3, #8]
 8002134:	60da      	str	r2, [r3, #12]
 8002136:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a55      	ldr	r2, [pc, #340]	@ (8002294 <HAL_LTDC_MspInit+0x174>)
 800213e:	4293      	cmp	r3, r2
 8002140:	f040 80a3 	bne.w	800228a <HAL_LTDC_MspInit+0x16a>
  {
    /* USER CODE BEGIN LTDC_MspInit 0 */

    /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8002144:	4b54      	ldr	r3, [pc, #336]	@ (8002298 <HAL_LTDC_MspInit+0x178>)
 8002146:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002148:	4a53      	ldr	r2, [pc, #332]	@ (8002298 <HAL_LTDC_MspInit+0x178>)
 800214a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800214e:	6453      	str	r3, [r2, #68]	@ 0x44
 8002150:	4b51      	ldr	r3, [pc, #324]	@ (8002298 <HAL_LTDC_MspInit+0x178>)
 8002152:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002154:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002158:	623b      	str	r3, [r7, #32]
 800215a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800215c:	4b4e      	ldr	r3, [pc, #312]	@ (8002298 <HAL_LTDC_MspInit+0x178>)
 800215e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002160:	4a4d      	ldr	r2, [pc, #308]	@ (8002298 <HAL_LTDC_MspInit+0x178>)
 8002162:	f043 0310 	orr.w	r3, r3, #16
 8002166:	6313      	str	r3, [r2, #48]	@ 0x30
 8002168:	4b4b      	ldr	r3, [pc, #300]	@ (8002298 <HAL_LTDC_MspInit+0x178>)
 800216a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800216c:	f003 0310 	and.w	r3, r3, #16
 8002170:	61fb      	str	r3, [r7, #28]
 8002172:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8002174:	4b48      	ldr	r3, [pc, #288]	@ (8002298 <HAL_LTDC_MspInit+0x178>)
 8002176:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002178:	4a47      	ldr	r2, [pc, #284]	@ (8002298 <HAL_LTDC_MspInit+0x178>)
 800217a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800217e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002180:	4b45      	ldr	r3, [pc, #276]	@ (8002298 <HAL_LTDC_MspInit+0x178>)
 8002182:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002184:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002188:	61bb      	str	r3, [r7, #24]
 800218a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 800218c:	4b42      	ldr	r3, [pc, #264]	@ (8002298 <HAL_LTDC_MspInit+0x178>)
 800218e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002190:	4a41      	ldr	r2, [pc, #260]	@ (8002298 <HAL_LTDC_MspInit+0x178>)
 8002192:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002196:	6313      	str	r3, [r2, #48]	@ 0x30
 8002198:	4b3f      	ldr	r3, [pc, #252]	@ (8002298 <HAL_LTDC_MspInit+0x178>)
 800219a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800219c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021a0:	617b      	str	r3, [r7, #20]
 80021a2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80021a4:	4b3c      	ldr	r3, [pc, #240]	@ (8002298 <HAL_LTDC_MspInit+0x178>)
 80021a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a8:	4a3b      	ldr	r2, [pc, #236]	@ (8002298 <HAL_LTDC_MspInit+0x178>)
 80021aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80021ae:	6313      	str	r3, [r2, #48]	@ 0x30
 80021b0:	4b39      	ldr	r3, [pc, #228]	@ (8002298 <HAL_LTDC_MspInit+0x178>)
 80021b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021b8:	613b      	str	r3, [r7, #16]
 80021ba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80021bc:	4b36      	ldr	r3, [pc, #216]	@ (8002298 <HAL_LTDC_MspInit+0x178>)
 80021be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021c0:	4a35      	ldr	r2, [pc, #212]	@ (8002298 <HAL_LTDC_MspInit+0x178>)
 80021c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021c6:	6313      	str	r3, [r2, #48]	@ 0x30
 80021c8:	4b33      	ldr	r3, [pc, #204]	@ (8002298 <HAL_LTDC_MspInit+0x178>)
 80021ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021d0:	60fb      	str	r3, [r7, #12]
 80021d2:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 80021d4:	2310      	movs	r3, #16
 80021d6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d8:	2302      	movs	r3, #2
 80021da:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021dc:	2300      	movs	r3, #0
 80021de:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021e0:	2300      	movs	r3, #0
 80021e2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80021e4:	230e      	movs	r3, #14
 80021e6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 80021e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021ec:	4619      	mov	r1, r3
 80021ee:	482b      	ldr	r0, [pc, #172]	@ (800229c <HAL_LTDC_MspInit+0x17c>)
 80021f0:	f002 fd1a 	bl	8004c28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 80021f4:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 80021f8:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021fa:	2302      	movs	r3, #2
 80021fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fe:	2300      	movs	r3, #0
 8002200:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002202:	2300      	movs	r3, #0
 8002204:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002206:	230e      	movs	r3, #14
 8002208:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 800220a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800220e:	4619      	mov	r1, r3
 8002210:	4823      	ldr	r0, [pc, #140]	@ (80022a0 <HAL_LTDC_MspInit+0x180>)
 8002212:	f002 fd09 	bl	8004c28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 8002216:	23f7      	movs	r3, #247	@ 0xf7
 8002218:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800221a:	2302      	movs	r3, #2
 800221c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221e:	2300      	movs	r3, #0
 8002220:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002222:	2300      	movs	r3, #0
 8002224:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002226:	230e      	movs	r3, #14
 8002228:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 800222a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800222e:	4619      	mov	r1, r3
 8002230:	481c      	ldr	r0, [pc, #112]	@ (80022a4 <HAL_LTDC_MspInit+0x184>)
 8002232:	f002 fcf9 	bl	8004c28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 8002236:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800223a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800223c:	2302      	movs	r3, #2
 800223e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002240:	2300      	movs	r3, #0
 8002242:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002244:	2300      	movs	r3, #0
 8002246:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002248:	2309      	movs	r3, #9
 800224a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 800224c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002250:	4619      	mov	r1, r3
 8002252:	4815      	ldr	r0, [pc, #84]	@ (80022a8 <HAL_LTDC_MspInit+0x188>)
 8002254:	f002 fce8 	bl	8004c28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8002258:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 800225c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800225e:	2302      	movs	r3, #2
 8002260:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002262:	2300      	movs	r3, #0
 8002264:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002266:	2300      	movs	r3, #0
 8002268:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800226a:	230e      	movs	r3, #14
 800226c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800226e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002272:	4619      	mov	r1, r3
 8002274:	480d      	ldr	r0, [pc, #52]	@ (80022ac <HAL_LTDC_MspInit+0x18c>)
 8002276:	f002 fcd7 	bl	8004c28 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 800227a:	2200      	movs	r2, #0
 800227c:	2105      	movs	r1, #5
 800227e:	2058      	movs	r0, #88	@ 0x58
 8002280:	f001 fa7e 	bl	8003780 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8002284:	2058      	movs	r0, #88	@ 0x58
 8002286:	f001 fa97 	bl	80037b8 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 800228a:	bf00      	nop
 800228c:	3738      	adds	r7, #56	@ 0x38
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	40016800 	.word	0x40016800
 8002298:	40023800 	.word	0x40023800
 800229c:	40021000 	.word	0x40021000
 80022a0:	40022400 	.word	0x40022400
 80022a4:	40022800 	.word	0x40022800
 80022a8:	40021800 	.word	0x40021800
 80022ac:	40022000 	.word	0x40022000

080022b0 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b08c      	sub	sp, #48	@ 0x30
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022b8:	f107 031c 	add.w	r3, r7, #28
 80022bc:	2200      	movs	r2, #0
 80022be:	601a      	str	r2, [r3, #0]
 80022c0:	605a      	str	r2, [r3, #4]
 80022c2:	609a      	str	r2, [r3, #8]
 80022c4:	60da      	str	r2, [r3, #12]
 80022c6:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a3b      	ldr	r2, [pc, #236]	@ (80023bc <HAL_QSPI_MspInit+0x10c>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d170      	bne.n	80023b4 <HAL_QSPI_MspInit+0x104>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80022d2:	4b3b      	ldr	r3, [pc, #236]	@ (80023c0 <HAL_QSPI_MspInit+0x110>)
 80022d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022d6:	4a3a      	ldr	r2, [pc, #232]	@ (80023c0 <HAL_QSPI_MspInit+0x110>)
 80022d8:	f043 0302 	orr.w	r3, r3, #2
 80022dc:	6393      	str	r3, [r2, #56]	@ 0x38
 80022de:	4b38      	ldr	r3, [pc, #224]	@ (80023c0 <HAL_QSPI_MspInit+0x110>)
 80022e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022e2:	f003 0302 	and.w	r3, r3, #2
 80022e6:	61bb      	str	r3, [r7, #24]
 80022e8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80022ea:	4b35      	ldr	r3, [pc, #212]	@ (80023c0 <HAL_QSPI_MspInit+0x110>)
 80022ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ee:	4a34      	ldr	r2, [pc, #208]	@ (80023c0 <HAL_QSPI_MspInit+0x110>)
 80022f0:	f043 0310 	orr.w	r3, r3, #16
 80022f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80022f6:	4b32      	ldr	r3, [pc, #200]	@ (80023c0 <HAL_QSPI_MspInit+0x110>)
 80022f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022fa:	f003 0310 	and.w	r3, r3, #16
 80022fe:	617b      	str	r3, [r7, #20]
 8002300:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002302:	4b2f      	ldr	r3, [pc, #188]	@ (80023c0 <HAL_QSPI_MspInit+0x110>)
 8002304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002306:	4a2e      	ldr	r2, [pc, #184]	@ (80023c0 <HAL_QSPI_MspInit+0x110>)
 8002308:	f043 0302 	orr.w	r3, r3, #2
 800230c:	6313      	str	r3, [r2, #48]	@ 0x30
 800230e:	4b2c      	ldr	r3, [pc, #176]	@ (80023c0 <HAL_QSPI_MspInit+0x110>)
 8002310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002312:	f003 0302 	and.w	r3, r3, #2
 8002316:	613b      	str	r3, [r7, #16]
 8002318:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800231a:	4b29      	ldr	r3, [pc, #164]	@ (80023c0 <HAL_QSPI_MspInit+0x110>)
 800231c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800231e:	4a28      	ldr	r2, [pc, #160]	@ (80023c0 <HAL_QSPI_MspInit+0x110>)
 8002320:	f043 0308 	orr.w	r3, r3, #8
 8002324:	6313      	str	r3, [r2, #48]	@ 0x30
 8002326:	4b26      	ldr	r3, [pc, #152]	@ (80023c0 <HAL_QSPI_MspInit+0x110>)
 8002328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800232a:	f003 0308 	and.w	r3, r3, #8
 800232e:	60fb      	str	r3, [r7, #12]
 8002330:	68fb      	ldr	r3, [r7, #12]
    PB2     ------> QUADSPI_CLK
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PD11     ------> QUADSPI_BK1_IO0
    */
    GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8002332:	2304      	movs	r3, #4
 8002334:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002336:	2302      	movs	r3, #2
 8002338:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800233a:	2300      	movs	r3, #0
 800233c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800233e:	2303      	movs	r3, #3
 8002340:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002342:	2309      	movs	r3, #9
 8002344:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 8002346:	f107 031c 	add.w	r3, r7, #28
 800234a:	4619      	mov	r1, r3
 800234c:	481d      	ldr	r0, [pc, #116]	@ (80023c4 <HAL_QSPI_MspInit+0x114>)
 800234e:	f002 fc6b 	bl	8004c28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 8002352:	2340      	movs	r3, #64	@ 0x40
 8002354:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002356:	2302      	movs	r3, #2
 8002358:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800235a:	2300      	movs	r3, #0
 800235c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800235e:	2303      	movs	r3, #3
 8002360:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002362:	230a      	movs	r3, #10
 8002364:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 8002366:	f107 031c 	add.w	r3, r7, #28
 800236a:	4619      	mov	r1, r3
 800236c:	4816      	ldr	r0, [pc, #88]	@ (80023c8 <HAL_QSPI_MspInit+0x118>)
 800236e:	f002 fc5b 	bl	8004c28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002372:	2304      	movs	r3, #4
 8002374:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002376:	2302      	movs	r3, #2
 8002378:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237a:	2300      	movs	r3, #0
 800237c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800237e:	2303      	movs	r3, #3
 8002380:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002382:	2309      	movs	r3, #9
 8002384:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002386:	f107 031c 	add.w	r3, r7, #28
 800238a:	4619      	mov	r1, r3
 800238c:	480e      	ldr	r0, [pc, #56]	@ (80023c8 <HAL_QSPI_MspInit+0x118>)
 800238e:	f002 fc4b 	bl	8004c28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8002392:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8002396:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002398:	2302      	movs	r3, #2
 800239a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800239c:	2300      	movs	r3, #0
 800239e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023a0:	2303      	movs	r3, #3
 80023a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80023a4:	2309      	movs	r3, #9
 80023a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023a8:	f107 031c 	add.w	r3, r7, #28
 80023ac:	4619      	mov	r1, r3
 80023ae:	4807      	ldr	r0, [pc, #28]	@ (80023cc <HAL_QSPI_MspInit+0x11c>)
 80023b0:	f002 fc3a 	bl	8004c28 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 80023b4:	bf00      	nop
 80023b6:	3730      	adds	r7, #48	@ 0x30
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	a0001000 	.word	0xa0001000
 80023c0:	40023800 	.word	0x40023800
 80023c4:	40021000 	.word	0x40021000
 80023c8:	40020400 	.word	0x40020400
 80023cc:	40020c00 	.word	0x40020c00

080023d0 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b0a4      	sub	sp, #144	@ 0x90
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80023d8:	f107 030c 	add.w	r3, r7, #12
 80023dc:	2284      	movs	r2, #132	@ 0x84
 80023de:	2100      	movs	r1, #0
 80023e0:	4618      	mov	r0, r3
 80023e2:	f012 fa2b 	bl	801483c <memset>
  if(hrtc->Instance==RTC)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a0e      	ldr	r2, [pc, #56]	@ (8002424 <HAL_RTC_MspInit+0x54>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d114      	bne.n	800241a <HAL_RTC_MspInit+0x4a>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80023f0:	2320      	movs	r3, #32
 80023f2:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80023f4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80023f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80023fa:	f107 030c 	add.w	r3, r7, #12
 80023fe:	4618      	mov	r0, r3
 8002400:	f006 f924 	bl	800864c <HAL_RCCEx_PeriphCLKConfig>
 8002404:	4603      	mov	r3, r0
 8002406:	2b00      	cmp	r3, #0
 8002408:	d001      	beq.n	800240e <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 800240a:	f7ff fbbd 	bl	8001b88 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800240e:	4b06      	ldr	r3, [pc, #24]	@ (8002428 <HAL_RTC_MspInit+0x58>)
 8002410:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002412:	4a05      	ldr	r2, [pc, #20]	@ (8002428 <HAL_RTC_MspInit+0x58>)
 8002414:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002418:	6713      	str	r3, [r2, #112]	@ 0x70

    /* USER CODE END RTC_MspInit 1 */

  }

}
 800241a:	bf00      	nop
 800241c:	3790      	adds	r7, #144	@ 0x90
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	40002800 	.word	0x40002800
 8002428:	40023800 	.word	0x40023800

0800242c <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b08a      	sub	sp, #40	@ 0x28
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002434:	f107 0314 	add.w	r3, r7, #20
 8002438:	2200      	movs	r2, #0
 800243a:	601a      	str	r2, [r3, #0]
 800243c:	605a      	str	r2, [r3, #4]
 800243e:	609a      	str	r2, [r3, #8]
 8002440:	60da      	str	r2, [r3, #12]
 8002442:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a25      	ldr	r2, [pc, #148]	@ (80024e0 <HAL_SD_MspInit+0xb4>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d144      	bne.n	80024d8 <HAL_SD_MspInit+0xac>
  {
    /* USER CODE BEGIN SDMMC1_MspInit 0 */

    /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 800244e:	4b25      	ldr	r3, [pc, #148]	@ (80024e4 <HAL_SD_MspInit+0xb8>)
 8002450:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002452:	4a24      	ldr	r2, [pc, #144]	@ (80024e4 <HAL_SD_MspInit+0xb8>)
 8002454:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002458:	6453      	str	r3, [r2, #68]	@ 0x44
 800245a:	4b22      	ldr	r3, [pc, #136]	@ (80024e4 <HAL_SD_MspInit+0xb8>)
 800245c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800245e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002462:	613b      	str	r3, [r7, #16]
 8002464:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002466:	4b1f      	ldr	r3, [pc, #124]	@ (80024e4 <HAL_SD_MspInit+0xb8>)
 8002468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800246a:	4a1e      	ldr	r2, [pc, #120]	@ (80024e4 <HAL_SD_MspInit+0xb8>)
 800246c:	f043 0304 	orr.w	r3, r3, #4
 8002470:	6313      	str	r3, [r2, #48]	@ 0x30
 8002472:	4b1c      	ldr	r3, [pc, #112]	@ (80024e4 <HAL_SD_MspInit+0xb8>)
 8002474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002476:	f003 0304 	and.w	r3, r3, #4
 800247a:	60fb      	str	r3, [r7, #12]
 800247c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800247e:	4b19      	ldr	r3, [pc, #100]	@ (80024e4 <HAL_SD_MspInit+0xb8>)
 8002480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002482:	4a18      	ldr	r2, [pc, #96]	@ (80024e4 <HAL_SD_MspInit+0xb8>)
 8002484:	f043 0308 	orr.w	r3, r3, #8
 8002488:	6313      	str	r3, [r2, #48]	@ 0x30
 800248a:	4b16      	ldr	r3, [pc, #88]	@ (80024e4 <HAL_SD_MspInit+0xb8>)
 800248c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800248e:	f003 0308 	and.w	r3, r3, #8
 8002492:	60bb      	str	r3, [r7, #8]
 8002494:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PD2     ------> SDMMC1_CMD
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 8002496:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 800249a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800249c:	2302      	movs	r3, #2
 800249e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a0:	2300      	movs	r3, #0
 80024a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024a4:	2303      	movs	r3, #3
 80024a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80024a8:	230c      	movs	r3, #12
 80024aa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024ac:	f107 0314 	add.w	r3, r7, #20
 80024b0:	4619      	mov	r1, r3
 80024b2:	480d      	ldr	r0, [pc, #52]	@ (80024e8 <HAL_SD_MspInit+0xbc>)
 80024b4:	f002 fbb8 	bl	8004c28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 80024b8:	2304      	movs	r3, #4
 80024ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024bc:	2302      	movs	r3, #2
 80024be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c0:	2300      	movs	r3, #0
 80024c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024c4:	2303      	movs	r3, #3
 80024c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80024c8:	230c      	movs	r3, #12
 80024ca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 80024cc:	f107 0314 	add.w	r3, r7, #20
 80024d0:	4619      	mov	r1, r3
 80024d2:	4806      	ldr	r0, [pc, #24]	@ (80024ec <HAL_SD_MspInit+0xc0>)
 80024d4:	f002 fba8 	bl	8004c28 <HAL_GPIO_Init>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 80024d8:	bf00      	nop
 80024da:	3728      	adds	r7, #40	@ 0x28
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}
 80024e0:	40012c00 	.word	0x40012c00
 80024e4:	40023800 	.word	0x40023800
 80024e8:	40020800 	.word	0x40020800
 80024ec:	40020c00 	.word	0x40020c00

080024f0 <HAL_SPDIFRX_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspdifrx: SPDIFRX handle pointer
  * @retval None
  */
void HAL_SPDIFRX_MspInit(SPDIFRX_HandleTypeDef* hspdifrx)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b0aa      	sub	sp, #168	@ 0xa8
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024f8:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80024fc:	2200      	movs	r2, #0
 80024fe:	601a      	str	r2, [r3, #0]
 8002500:	605a      	str	r2, [r3, #4]
 8002502:	609a      	str	r2, [r3, #8]
 8002504:	60da      	str	r2, [r3, #12]
 8002506:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002508:	f107 0310 	add.w	r3, r7, #16
 800250c:	2284      	movs	r2, #132	@ 0x84
 800250e:	2100      	movs	r1, #0
 8002510:	4618      	mov	r0, r3
 8002512:	f012 f993 	bl	801483c <memset>
  if(hspdifrx->Instance==SPDIFRX)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f1b3 2f40 	cmp.w	r3, #1073758208	@ 0x40004000
 800251e:	d143      	bne.n	80025a8 <HAL_SPDIFRX_MspInit+0xb8>

    /* USER CODE END SPDIFRX_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPDIFRX;
 8002520:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002524:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 100;
 8002526:	2364      	movs	r3, #100	@ 0x64
 8002528:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 800252a:	2302      	movs	r3, #2
 800252c:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800252e:	2302      	movs	r3, #2
 8002530:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 8002532:	2302      	movs	r3, #2
 8002534:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2SDivQ = 1;
 8002536:	2301      	movs	r3, #1
 8002538:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800253a:	f107 0310 	add.w	r3, r7, #16
 800253e:	4618      	mov	r0, r3
 8002540:	f006 f884 	bl	800864c <HAL_RCCEx_PeriphCLKConfig>
 8002544:	4603      	mov	r3, r0
 8002546:	2b00      	cmp	r3, #0
 8002548:	d001      	beq.n	800254e <HAL_SPDIFRX_MspInit+0x5e>
    {
      Error_Handler();
 800254a:	f7ff fb1d 	bl	8001b88 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPDIFRX_CLK_ENABLE();
 800254e:	4b18      	ldr	r3, [pc, #96]	@ (80025b0 <HAL_SPDIFRX_MspInit+0xc0>)
 8002550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002552:	4a17      	ldr	r2, [pc, #92]	@ (80025b0 <HAL_SPDIFRX_MspInit+0xc0>)
 8002554:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002558:	6413      	str	r3, [r2, #64]	@ 0x40
 800255a:	4b15      	ldr	r3, [pc, #84]	@ (80025b0 <HAL_SPDIFRX_MspInit+0xc0>)
 800255c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800255e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002562:	60fb      	str	r3, [r7, #12]
 8002564:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002566:	4b12      	ldr	r3, [pc, #72]	@ (80025b0 <HAL_SPDIFRX_MspInit+0xc0>)
 8002568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800256a:	4a11      	ldr	r2, [pc, #68]	@ (80025b0 <HAL_SPDIFRX_MspInit+0xc0>)
 800256c:	f043 0308 	orr.w	r3, r3, #8
 8002570:	6313      	str	r3, [r2, #48]	@ 0x30
 8002572:	4b0f      	ldr	r3, [pc, #60]	@ (80025b0 <HAL_SPDIFRX_MspInit+0xc0>)
 8002574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002576:	f003 0308 	and.w	r3, r3, #8
 800257a:	60bb      	str	r3, [r7, #8]
 800257c:	68bb      	ldr	r3, [r7, #8]
    /**SPDIFRX GPIO Configuration
    PD7     ------> SPDIFRX_IN0
    */
    GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 800257e:	2380      	movs	r3, #128	@ 0x80
 8002580:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002584:	2302      	movs	r3, #2
 8002586:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800258a:	2300      	movs	r3, #0
 800258c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002590:	2300      	movs	r3, #0
 8002592:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 8002596:	2308      	movs	r3, #8
 8002598:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 800259c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80025a0:	4619      	mov	r1, r3
 80025a2:	4804      	ldr	r0, [pc, #16]	@ (80025b4 <HAL_SPDIFRX_MspInit+0xc4>)
 80025a4:	f002 fb40 	bl	8004c28 <HAL_GPIO_Init>

    /* USER CODE END SPDIFRX_MspInit 1 */

  }

}
 80025a8:	bf00      	nop
 80025aa:	37a8      	adds	r7, #168	@ 0xa8
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	40023800 	.word	0x40023800
 80025b4:	40020c00 	.word	0x40020c00

080025b8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b08a      	sub	sp, #40	@ 0x28
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025c0:	f107 0314 	add.w	r3, r7, #20
 80025c4:	2200      	movs	r2, #0
 80025c6:	601a      	str	r2, [r3, #0]
 80025c8:	605a      	str	r2, [r3, #4]
 80025ca:	609a      	str	r2, [r3, #8]
 80025cc:	60da      	str	r2, [r3, #12]
 80025ce:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a25      	ldr	r2, [pc, #148]	@ (800266c <HAL_SPI_MspInit+0xb4>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d144      	bne.n	8002664 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80025da:	4b25      	ldr	r3, [pc, #148]	@ (8002670 <HAL_SPI_MspInit+0xb8>)
 80025dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025de:	4a24      	ldr	r2, [pc, #144]	@ (8002670 <HAL_SPI_MspInit+0xb8>)
 80025e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80025e6:	4b22      	ldr	r3, [pc, #136]	@ (8002670 <HAL_SPI_MspInit+0xb8>)
 80025e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025ee:	613b      	str	r3, [r7, #16]
 80025f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 80025f2:	4b1f      	ldr	r3, [pc, #124]	@ (8002670 <HAL_SPI_MspInit+0xb8>)
 80025f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f6:	4a1e      	ldr	r2, [pc, #120]	@ (8002670 <HAL_SPI_MspInit+0xb8>)
 80025f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80025fe:	4b1c      	ldr	r3, [pc, #112]	@ (8002670 <HAL_SPI_MspInit+0xb8>)
 8002600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002602:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002606:	60fb      	str	r3, [r7, #12]
 8002608:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800260a:	4b19      	ldr	r3, [pc, #100]	@ (8002670 <HAL_SPI_MspInit+0xb8>)
 800260c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800260e:	4a18      	ldr	r2, [pc, #96]	@ (8002670 <HAL_SPI_MspInit+0xb8>)
 8002610:	f043 0302 	orr.w	r3, r3, #2
 8002614:	6313      	str	r3, [r2, #48]	@ 0x30
 8002616:	4b16      	ldr	r3, [pc, #88]	@ (8002670 <HAL_SPI_MspInit+0xb8>)
 8002618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800261a:	f003 0302 	and.w	r3, r3, #2
 800261e:	60bb      	str	r3, [r7, #8]
 8002620:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PI1     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 8002622:	2302      	movs	r3, #2
 8002624:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002626:	2302      	movs	r3, #2
 8002628:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800262a:	2300      	movs	r3, #0
 800262c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800262e:	2300      	movs	r3, #0
 8002630:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002632:	2305      	movs	r3, #5
 8002634:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 8002636:	f107 0314 	add.w	r3, r7, #20
 800263a:	4619      	mov	r1, r3
 800263c:	480d      	ldr	r0, [pc, #52]	@ (8002674 <HAL_SPI_MspInit+0xbc>)
 800263e:	f002 faf3 	bl	8004c28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8002642:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002646:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002648:	2302      	movs	r3, #2
 800264a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800264c:	2300      	movs	r3, #0
 800264e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002650:	2300      	movs	r3, #0
 8002652:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002654:	2305      	movs	r3, #5
 8002656:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002658:	f107 0314 	add.w	r3, r7, #20
 800265c:	4619      	mov	r1, r3
 800265e:	4806      	ldr	r0, [pc, #24]	@ (8002678 <HAL_SPI_MspInit+0xc0>)
 8002660:	f002 fae2 	bl	8004c28 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8002664:	bf00      	nop
 8002666:	3728      	adds	r7, #40	@ 0x28
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}
 800266c:	40003800 	.word	0x40003800
 8002670:	40023800 	.word	0x40023800
 8002674:	40022000 	.word	0x40022000
 8002678:	40020400 	.word	0x40020400

0800267c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800267c:	b480      	push	{r7}
 800267e:	b089      	sub	sp, #36	@ 0x24
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a2e      	ldr	r2, [pc, #184]	@ (8002744 <HAL_TIM_Base_MspInit+0xc8>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d10c      	bne.n	80026a8 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800268e:	4b2e      	ldr	r3, [pc, #184]	@ (8002748 <HAL_TIM_Base_MspInit+0xcc>)
 8002690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002692:	4a2d      	ldr	r2, [pc, #180]	@ (8002748 <HAL_TIM_Base_MspInit+0xcc>)
 8002694:	f043 0301 	orr.w	r3, r3, #1
 8002698:	6453      	str	r3, [r2, #68]	@ 0x44
 800269a:	4b2b      	ldr	r3, [pc, #172]	@ (8002748 <HAL_TIM_Base_MspInit+0xcc>)
 800269c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800269e:	f003 0301 	and.w	r3, r3, #1
 80026a2:	61fb      	str	r3, [r7, #28]
 80026a4:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 80026a6:	e046      	b.n	8002736 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM2)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026b0:	d10c      	bne.n	80026cc <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80026b2:	4b25      	ldr	r3, [pc, #148]	@ (8002748 <HAL_TIM_Base_MspInit+0xcc>)
 80026b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b6:	4a24      	ldr	r2, [pc, #144]	@ (8002748 <HAL_TIM_Base_MspInit+0xcc>)
 80026b8:	f043 0301 	orr.w	r3, r3, #1
 80026bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80026be:	4b22      	ldr	r3, [pc, #136]	@ (8002748 <HAL_TIM_Base_MspInit+0xcc>)
 80026c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026c2:	f003 0301 	and.w	r3, r3, #1
 80026c6:	61bb      	str	r3, [r7, #24]
 80026c8:	69bb      	ldr	r3, [r7, #24]
}
 80026ca:	e034      	b.n	8002736 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM3)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a1e      	ldr	r2, [pc, #120]	@ (800274c <HAL_TIM_Base_MspInit+0xd0>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d10c      	bne.n	80026f0 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80026d6:	4b1c      	ldr	r3, [pc, #112]	@ (8002748 <HAL_TIM_Base_MspInit+0xcc>)
 80026d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026da:	4a1b      	ldr	r2, [pc, #108]	@ (8002748 <HAL_TIM_Base_MspInit+0xcc>)
 80026dc:	f043 0302 	orr.w	r3, r3, #2
 80026e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80026e2:	4b19      	ldr	r3, [pc, #100]	@ (8002748 <HAL_TIM_Base_MspInit+0xcc>)
 80026e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e6:	f003 0302 	and.w	r3, r3, #2
 80026ea:	617b      	str	r3, [r7, #20]
 80026ec:	697b      	ldr	r3, [r7, #20]
}
 80026ee:	e022      	b.n	8002736 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM5)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a16      	ldr	r2, [pc, #88]	@ (8002750 <HAL_TIM_Base_MspInit+0xd4>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d10c      	bne.n	8002714 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80026fa:	4b13      	ldr	r3, [pc, #76]	@ (8002748 <HAL_TIM_Base_MspInit+0xcc>)
 80026fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026fe:	4a12      	ldr	r2, [pc, #72]	@ (8002748 <HAL_TIM_Base_MspInit+0xcc>)
 8002700:	f043 0308 	orr.w	r3, r3, #8
 8002704:	6413      	str	r3, [r2, #64]	@ 0x40
 8002706:	4b10      	ldr	r3, [pc, #64]	@ (8002748 <HAL_TIM_Base_MspInit+0xcc>)
 8002708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800270a:	f003 0308 	and.w	r3, r3, #8
 800270e:	613b      	str	r3, [r7, #16]
 8002710:	693b      	ldr	r3, [r7, #16]
}
 8002712:	e010      	b.n	8002736 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM8)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a0e      	ldr	r2, [pc, #56]	@ (8002754 <HAL_TIM_Base_MspInit+0xd8>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d10b      	bne.n	8002736 <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800271e:	4b0a      	ldr	r3, [pc, #40]	@ (8002748 <HAL_TIM_Base_MspInit+0xcc>)
 8002720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002722:	4a09      	ldr	r2, [pc, #36]	@ (8002748 <HAL_TIM_Base_MspInit+0xcc>)
 8002724:	f043 0302 	orr.w	r3, r3, #2
 8002728:	6453      	str	r3, [r2, #68]	@ 0x44
 800272a:	4b07      	ldr	r3, [pc, #28]	@ (8002748 <HAL_TIM_Base_MspInit+0xcc>)
 800272c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800272e:	f003 0302 	and.w	r3, r3, #2
 8002732:	60fb      	str	r3, [r7, #12]
 8002734:	68fb      	ldr	r3, [r7, #12]
}
 8002736:	bf00      	nop
 8002738:	3724      	adds	r7, #36	@ 0x24
 800273a:	46bd      	mov	sp, r7
 800273c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002740:	4770      	bx	lr
 8002742:	bf00      	nop
 8002744:	40010000 	.word	0x40010000
 8002748:	40023800 	.word	0x40023800
 800274c:	40000400 	.word	0x40000400
 8002750:	40000c00 	.word	0x40000c00
 8002754:	40010400 	.word	0x40010400

08002758 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002758:	b480      	push	{r7}
 800275a:	b085      	sub	sp, #20
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM12)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a0a      	ldr	r2, [pc, #40]	@ (8002790 <HAL_TIM_PWM_MspInit+0x38>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d10b      	bne.n	8002782 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM12_MspInit 0 */

    /* USER CODE END TIM12_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 800276a:	4b0a      	ldr	r3, [pc, #40]	@ (8002794 <HAL_TIM_PWM_MspInit+0x3c>)
 800276c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800276e:	4a09      	ldr	r2, [pc, #36]	@ (8002794 <HAL_TIM_PWM_MspInit+0x3c>)
 8002770:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002774:	6413      	str	r3, [r2, #64]	@ 0x40
 8002776:	4b07      	ldr	r3, [pc, #28]	@ (8002794 <HAL_TIM_PWM_MspInit+0x3c>)
 8002778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800277a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800277e:	60fb      	str	r3, [r7, #12]
 8002780:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM12_MspInit 1 */

  }

}
 8002782:	bf00      	nop
 8002784:	3714      	adds	r7, #20
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr
 800278e:	bf00      	nop
 8002790:	40001800 	.word	0x40001800
 8002794:	40023800 	.word	0x40023800

08002798 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b08c      	sub	sp, #48	@ 0x30
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027a0:	f107 031c 	add.w	r3, r7, #28
 80027a4:	2200      	movs	r2, #0
 80027a6:	601a      	str	r2, [r3, #0]
 80027a8:	605a      	str	r2, [r3, #4]
 80027aa:	609a      	str	r2, [r3, #8]
 80027ac:	60da      	str	r2, [r3, #12]
 80027ae:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a56      	ldr	r2, [pc, #344]	@ (8002910 <HAL_TIM_MspPostInit+0x178>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d11d      	bne.n	80027f6 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027ba:	4b56      	ldr	r3, [pc, #344]	@ (8002914 <HAL_TIM_MspPostInit+0x17c>)
 80027bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027be:	4a55      	ldr	r2, [pc, #340]	@ (8002914 <HAL_TIM_MspPostInit+0x17c>)
 80027c0:	f043 0301 	orr.w	r3, r3, #1
 80027c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80027c6:	4b53      	ldr	r3, [pc, #332]	@ (8002914 <HAL_TIM_MspPostInit+0x17c>)
 80027c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ca:	f003 0301 	and.w	r3, r3, #1
 80027ce:	61bb      	str	r3, [r7, #24]
 80027d0:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 80027d2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027d8:	2302      	movs	r3, #2
 80027da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027dc:	2300      	movs	r3, #0
 80027de:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027e0:	2300      	movs	r3, #0
 80027e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80027e4:	2301      	movs	r3, #1
 80027e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 80027e8:	f107 031c 	add.w	r3, r7, #28
 80027ec:	4619      	mov	r1, r3
 80027ee:	484a      	ldr	r0, [pc, #296]	@ (8002918 <HAL_TIM_MspPostInit+0x180>)
 80027f0:	f002 fa1a 	bl	8004c28 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM12_MspPostInit 1 */

    /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 80027f4:	e087      	b.n	8002906 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM2)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027fe:	d11d      	bne.n	800283c <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002800:	4b44      	ldr	r3, [pc, #272]	@ (8002914 <HAL_TIM_MspPostInit+0x17c>)
 8002802:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002804:	4a43      	ldr	r2, [pc, #268]	@ (8002914 <HAL_TIM_MspPostInit+0x17c>)
 8002806:	f043 0301 	orr.w	r3, r3, #1
 800280a:	6313      	str	r3, [r2, #48]	@ 0x30
 800280c:	4b41      	ldr	r3, [pc, #260]	@ (8002914 <HAL_TIM_MspPostInit+0x17c>)
 800280e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002810:	f003 0301 	and.w	r3, r3, #1
 8002814:	617b      	str	r3, [r7, #20]
 8002816:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 8002818:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800281c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800281e:	2302      	movs	r3, #2
 8002820:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002822:	2300      	movs	r3, #0
 8002824:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002826:	2300      	movs	r3, #0
 8002828:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800282a:	2301      	movs	r3, #1
 800282c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 800282e:	f107 031c 	add.w	r3, r7, #28
 8002832:	4619      	mov	r1, r3
 8002834:	4838      	ldr	r0, [pc, #224]	@ (8002918 <HAL_TIM_MspPostInit+0x180>)
 8002836:	f002 f9f7 	bl	8004c28 <HAL_GPIO_Init>
}
 800283a:	e064      	b.n	8002906 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM3)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a36      	ldr	r2, [pc, #216]	@ (800291c <HAL_TIM_MspPostInit+0x184>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d11c      	bne.n	8002880 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002846:	4b33      	ldr	r3, [pc, #204]	@ (8002914 <HAL_TIM_MspPostInit+0x17c>)
 8002848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800284a:	4a32      	ldr	r2, [pc, #200]	@ (8002914 <HAL_TIM_MspPostInit+0x17c>)
 800284c:	f043 0302 	orr.w	r3, r3, #2
 8002850:	6313      	str	r3, [r2, #48]	@ 0x30
 8002852:	4b30      	ldr	r3, [pc, #192]	@ (8002914 <HAL_TIM_MspPostInit+0x17c>)
 8002854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002856:	f003 0302 	and.w	r3, r3, #2
 800285a:	613b      	str	r3, [r7, #16]
 800285c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 800285e:	2310      	movs	r3, #16
 8002860:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002862:	2302      	movs	r3, #2
 8002864:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002866:	2300      	movs	r3, #0
 8002868:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800286a:	2300      	movs	r3, #0
 800286c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800286e:	2302      	movs	r3, #2
 8002870:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 8002872:	f107 031c 	add.w	r3, r7, #28
 8002876:	4619      	mov	r1, r3
 8002878:	4829      	ldr	r0, [pc, #164]	@ (8002920 <HAL_TIM_MspPostInit+0x188>)
 800287a:	f002 f9d5 	bl	8004c28 <HAL_GPIO_Init>
}
 800287e:	e042      	b.n	8002906 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM5)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a27      	ldr	r2, [pc, #156]	@ (8002924 <HAL_TIM_MspPostInit+0x18c>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d11c      	bne.n	80028c4 <HAL_TIM_MspPostInit+0x12c>
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800288a:	4b22      	ldr	r3, [pc, #136]	@ (8002914 <HAL_TIM_MspPostInit+0x17c>)
 800288c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800288e:	4a21      	ldr	r2, [pc, #132]	@ (8002914 <HAL_TIM_MspPostInit+0x17c>)
 8002890:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002894:	6313      	str	r3, [r2, #48]	@ 0x30
 8002896:	4b1f      	ldr	r3, [pc, #124]	@ (8002914 <HAL_TIM_MspPostInit+0x17c>)
 8002898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800289e:	60fb      	str	r3, [r7, #12]
 80028a0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 80028a2:	2301      	movs	r3, #1
 80028a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028a6:	2302      	movs	r3, #2
 80028a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028aa:	2300      	movs	r3, #0
 80028ac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ae:	2300      	movs	r3, #0
 80028b0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80028b2:	2302      	movs	r3, #2
 80028b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 80028b6:	f107 031c 	add.w	r3, r7, #28
 80028ba:	4619      	mov	r1, r3
 80028bc:	481a      	ldr	r0, [pc, #104]	@ (8002928 <HAL_TIM_MspPostInit+0x190>)
 80028be:	f002 f9b3 	bl	8004c28 <HAL_GPIO_Init>
}
 80028c2:	e020      	b.n	8002906 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM12)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a18      	ldr	r2, [pc, #96]	@ (800292c <HAL_TIM_MspPostInit+0x194>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d11b      	bne.n	8002906 <HAL_TIM_MspPostInit+0x16e>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80028ce:	4b11      	ldr	r3, [pc, #68]	@ (8002914 <HAL_TIM_MspPostInit+0x17c>)
 80028d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028d2:	4a10      	ldr	r2, [pc, #64]	@ (8002914 <HAL_TIM_MspPostInit+0x17c>)
 80028d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80028d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80028da:	4b0e      	ldr	r3, [pc, #56]	@ (8002914 <HAL_TIM_MspPostInit+0x17c>)
 80028dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028e2:	60bb      	str	r3, [r7, #8]
 80028e4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 80028e6:	2340      	movs	r3, #64	@ 0x40
 80028e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ea:	2302      	movs	r3, #2
 80028ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ee:	2300      	movs	r3, #0
 80028f0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028f2:	2300      	movs	r3, #0
 80028f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80028f6:	2309      	movs	r3, #9
 80028f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 80028fa:	f107 031c 	add.w	r3, r7, #28
 80028fe:	4619      	mov	r1, r3
 8002900:	480b      	ldr	r0, [pc, #44]	@ (8002930 <HAL_TIM_MspPostInit+0x198>)
 8002902:	f002 f991 	bl	8004c28 <HAL_GPIO_Init>
}
 8002906:	bf00      	nop
 8002908:	3730      	adds	r7, #48	@ 0x30
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	40010000 	.word	0x40010000
 8002914:	40023800 	.word	0x40023800
 8002918:	40020000 	.word	0x40020000
 800291c:	40000400 	.word	0x40000400
 8002920:	40020400 	.word	0x40020400
 8002924:	40000c00 	.word	0x40000c00
 8002928:	40022000 	.word	0x40022000
 800292c:	40001800 	.word	0x40001800
 8002930:	40021c00 	.word	0x40021c00

08002934 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b0ae      	sub	sp, #184	@ 0xb8
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800293c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002940:	2200      	movs	r2, #0
 8002942:	601a      	str	r2, [r3, #0]
 8002944:	605a      	str	r2, [r3, #4]
 8002946:	609a      	str	r2, [r3, #8]
 8002948:	60da      	str	r2, [r3, #12]
 800294a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800294c:	f107 0320 	add.w	r3, r7, #32
 8002950:	2284      	movs	r2, #132	@ 0x84
 8002952:	2100      	movs	r1, #0
 8002954:	4618      	mov	r0, r3
 8002956:	f011 ff71 	bl	801483c <memset>
  if(huart->Instance==USART1)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a53      	ldr	r2, [pc, #332]	@ (8002aac <HAL_UART_MspInit+0x178>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d15d      	bne.n	8002a20 <HAL_UART_MspInit+0xec>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002964:	2340      	movs	r3, #64	@ 0x40
 8002966:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002968:	2300      	movs	r3, #0
 800296a:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800296c:	f107 0320 	add.w	r3, r7, #32
 8002970:	4618      	mov	r0, r3
 8002972:	f005 fe6b 	bl	800864c <HAL_RCCEx_PeriphCLKConfig>
 8002976:	4603      	mov	r3, r0
 8002978:	2b00      	cmp	r3, #0
 800297a:	d001      	beq.n	8002980 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800297c:	f7ff f904 	bl	8001b88 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002980:	4b4b      	ldr	r3, [pc, #300]	@ (8002ab0 <HAL_UART_MspInit+0x17c>)
 8002982:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002984:	4a4a      	ldr	r2, [pc, #296]	@ (8002ab0 <HAL_UART_MspInit+0x17c>)
 8002986:	f043 0310 	orr.w	r3, r3, #16
 800298a:	6453      	str	r3, [r2, #68]	@ 0x44
 800298c:	4b48      	ldr	r3, [pc, #288]	@ (8002ab0 <HAL_UART_MspInit+0x17c>)
 800298e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002990:	f003 0310 	and.w	r3, r3, #16
 8002994:	61fb      	str	r3, [r7, #28]
 8002996:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002998:	4b45      	ldr	r3, [pc, #276]	@ (8002ab0 <HAL_UART_MspInit+0x17c>)
 800299a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800299c:	4a44      	ldr	r2, [pc, #272]	@ (8002ab0 <HAL_UART_MspInit+0x17c>)
 800299e:	f043 0302 	orr.w	r3, r3, #2
 80029a2:	6313      	str	r3, [r2, #48]	@ 0x30
 80029a4:	4b42      	ldr	r3, [pc, #264]	@ (8002ab0 <HAL_UART_MspInit+0x17c>)
 80029a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029a8:	f003 0302 	and.w	r3, r3, #2
 80029ac:	61bb      	str	r3, [r7, #24]
 80029ae:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029b0:	4b3f      	ldr	r3, [pc, #252]	@ (8002ab0 <HAL_UART_MspInit+0x17c>)
 80029b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029b4:	4a3e      	ldr	r2, [pc, #248]	@ (8002ab0 <HAL_UART_MspInit+0x17c>)
 80029b6:	f043 0301 	orr.w	r3, r3, #1
 80029ba:	6313      	str	r3, [r2, #48]	@ 0x30
 80029bc:	4b3c      	ldr	r3, [pc, #240]	@ (8002ab0 <HAL_UART_MspInit+0x17c>)
 80029be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029c0:	f003 0301 	and.w	r3, r3, #1
 80029c4:	617b      	str	r3, [r7, #20]
 80029c6:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 80029c8:	2380      	movs	r3, #128	@ 0x80
 80029ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ce:	2302      	movs	r3, #2
 80029d0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029d4:	2300      	movs	r3, #0
 80029d6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029da:	2300      	movs	r3, #0
 80029dc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80029e0:	2307      	movs	r3, #7
 80029e2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 80029e6:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80029ea:	4619      	mov	r1, r3
 80029ec:	4831      	ldr	r0, [pc, #196]	@ (8002ab4 <HAL_UART_MspInit+0x180>)
 80029ee:	f002 f91b 	bl	8004c28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 80029f2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80029f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029fa:	2302      	movs	r3, #2
 80029fc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a00:	2300      	movs	r3, #0
 8002a02:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a06:	2300      	movs	r3, #0
 8002a08:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002a0c:	2307      	movs	r3, #7
 8002a0e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8002a12:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002a16:	4619      	mov	r1, r3
 8002a18:	4827      	ldr	r0, [pc, #156]	@ (8002ab8 <HAL_UART_MspInit+0x184>)
 8002a1a:	f002 f905 	bl	8004c28 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8002a1e:	e040      	b.n	8002aa2 <HAL_UART_MspInit+0x16e>
  else if(huart->Instance==USART6)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a25      	ldr	r2, [pc, #148]	@ (8002abc <HAL_UART_MspInit+0x188>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d13b      	bne.n	8002aa2 <HAL_UART_MspInit+0x16e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8002a2a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002a2e:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8002a30:	2300      	movs	r3, #0
 8002a32:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002a34:	f107 0320 	add.w	r3, r7, #32
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f005 fe07 	bl	800864c <HAL_RCCEx_PeriphCLKConfig>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d001      	beq.n	8002a48 <HAL_UART_MspInit+0x114>
      Error_Handler();
 8002a44:	f7ff f8a0 	bl	8001b88 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002a48:	4b19      	ldr	r3, [pc, #100]	@ (8002ab0 <HAL_UART_MspInit+0x17c>)
 8002a4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a4c:	4a18      	ldr	r2, [pc, #96]	@ (8002ab0 <HAL_UART_MspInit+0x17c>)
 8002a4e:	f043 0320 	orr.w	r3, r3, #32
 8002a52:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a54:	4b16      	ldr	r3, [pc, #88]	@ (8002ab0 <HAL_UART_MspInit+0x17c>)
 8002a56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a58:	f003 0320 	and.w	r3, r3, #32
 8002a5c:	613b      	str	r3, [r7, #16]
 8002a5e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a60:	4b13      	ldr	r3, [pc, #76]	@ (8002ab0 <HAL_UART_MspInit+0x17c>)
 8002a62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a64:	4a12      	ldr	r2, [pc, #72]	@ (8002ab0 <HAL_UART_MspInit+0x17c>)
 8002a66:	f043 0304 	orr.w	r3, r3, #4
 8002a6a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a6c:	4b10      	ldr	r3, [pc, #64]	@ (8002ab0 <HAL_UART_MspInit+0x17c>)
 8002a6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a70:	f003 0304 	and.w	r3, r3, #4
 8002a74:	60fb      	str	r3, [r7, #12]
 8002a76:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8002a78:	23c0      	movs	r3, #192	@ 0xc0
 8002a7a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a7e:	2302      	movs	r3, #2
 8002a80:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a84:	2300      	movs	r3, #0
 8002a86:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002a90:	2308      	movs	r3, #8
 8002a92:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a96:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002a9a:	4619      	mov	r1, r3
 8002a9c:	4808      	ldr	r0, [pc, #32]	@ (8002ac0 <HAL_UART_MspInit+0x18c>)
 8002a9e:	f002 f8c3 	bl	8004c28 <HAL_GPIO_Init>
}
 8002aa2:	bf00      	nop
 8002aa4:	37b8      	adds	r7, #184	@ 0xb8
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	40011000 	.word	0x40011000
 8002ab0:	40023800 	.word	0x40023800
 8002ab4:	40020400 	.word	0x40020400
 8002ab8:	40020000 	.word	0x40020000
 8002abc:	40011400 	.word	0x40011400
 8002ac0:	40020800 	.word	0x40020800

08002ac4 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b086      	sub	sp, #24
 8002ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8002aca:	1d3b      	adds	r3, r7, #4
 8002acc:	2200      	movs	r2, #0
 8002ace:	601a      	str	r2, [r3, #0]
 8002ad0:	605a      	str	r2, [r3, #4]
 8002ad2:	609a      	str	r2, [r3, #8]
 8002ad4:	60da      	str	r2, [r3, #12]
 8002ad6:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8002ad8:	4b3a      	ldr	r3, [pc, #232]	@ (8002bc4 <HAL_FMC_MspInit+0x100>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d16d      	bne.n	8002bbc <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 8002ae0:	4b38      	ldr	r3, [pc, #224]	@ (8002bc4 <HAL_FMC_MspInit+0x100>)
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8002ae6:	4b38      	ldr	r3, [pc, #224]	@ (8002bc8 <HAL_FMC_MspInit+0x104>)
 8002ae8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002aea:	4a37      	ldr	r2, [pc, #220]	@ (8002bc8 <HAL_FMC_MspInit+0x104>)
 8002aec:	f043 0301 	orr.w	r3, r3, #1
 8002af0:	6393      	str	r3, [r2, #56]	@ 0x38
 8002af2:	4b35      	ldr	r3, [pc, #212]	@ (8002bc8 <HAL_FMC_MspInit+0x104>)
 8002af4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002af6:	f003 0301 	and.w	r3, r3, #1
 8002afa:	603b      	str	r3, [r7, #0]
 8002afc:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8002afe:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8002b02:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b04:	2302      	movs	r3, #2
 8002b06:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b0c:	2303      	movs	r3, #3
 8002b0e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002b10:	230c      	movs	r3, #12
 8002b12:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002b14:	1d3b      	adds	r3, r7, #4
 8002b16:	4619      	mov	r1, r3
 8002b18:	482c      	ldr	r0, [pc, #176]	@ (8002bcc <HAL_FMC_MspInit+0x108>)
 8002b1a:	f002 f885 	bl	8004c28 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 8002b1e:	f248 1333 	movw	r3, #33075	@ 0x8133
 8002b22:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b24:	2302      	movs	r3, #2
 8002b26:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b2c:	2303      	movs	r3, #3
 8002b2e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002b30:	230c      	movs	r3, #12
 8002b32:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002b34:	1d3b      	adds	r3, r7, #4
 8002b36:	4619      	mov	r1, r3
 8002b38:	4825      	ldr	r0, [pc, #148]	@ (8002bd0 <HAL_FMC_MspInit+0x10c>)
 8002b3a:	f002 f875 	bl	8004c28 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8002b3e:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8002b42:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b44:	2302      	movs	r3, #2
 8002b46:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b4c:	2303      	movs	r3, #3
 8002b4e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002b50:	230c      	movs	r3, #12
 8002b52:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b54:	1d3b      	adds	r3, r7, #4
 8002b56:	4619      	mov	r1, r3
 8002b58:	481e      	ldr	r0, [pc, #120]	@ (8002bd4 <HAL_FMC_MspInit+0x110>)
 8002b5a:	f002 f865 	bl	8004c28 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8002b5e:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8002b62:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b64:	2302      	movs	r3, #2
 8002b66:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b6c:	2303      	movs	r3, #3
 8002b6e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002b70:	230c      	movs	r3, #12
 8002b72:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002b74:	1d3b      	adds	r3, r7, #4
 8002b76:	4619      	mov	r1, r3
 8002b78:	4817      	ldr	r0, [pc, #92]	@ (8002bd8 <HAL_FMC_MspInit+0x114>)
 8002b7a:	f002 f855 	bl	8004c28 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8002b7e:	2328      	movs	r3, #40	@ 0x28
 8002b80:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b82:	2302      	movs	r3, #2
 8002b84:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b86:	2300      	movs	r3, #0
 8002b88:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b8a:	2303      	movs	r3, #3
 8002b8c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002b8e:	230c      	movs	r3, #12
 8002b90:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002b92:	1d3b      	adds	r3, r7, #4
 8002b94:	4619      	mov	r1, r3
 8002b96:	4811      	ldr	r0, [pc, #68]	@ (8002bdc <HAL_FMC_MspInit+0x118>)
 8002b98:	f002 f846 	bl	8004c28 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8002b9c:	2308      	movs	r3, #8
 8002b9e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ba0:	2302      	movs	r3, #2
 8002ba2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ba8:	2303      	movs	r3, #3
 8002baa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002bac:	230c      	movs	r3, #12
 8002bae:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8002bb0:	1d3b      	adds	r3, r7, #4
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	480a      	ldr	r0, [pc, #40]	@ (8002be0 <HAL_FMC_MspInit+0x11c>)
 8002bb6:	f002 f837 	bl	8004c28 <HAL_GPIO_Init>
 8002bba:	e000      	b.n	8002bbe <HAL_FMC_MspInit+0xfa>
    return;
 8002bbc:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8002bbe:	3718      	adds	r7, #24
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	20012fec 	.word	0x20012fec
 8002bc8:	40023800 	.word	0x40023800
 8002bcc:	40021000 	.word	0x40021000
 8002bd0:	40021800 	.word	0x40021800
 8002bd4:	40020c00 	.word	0x40020c00
 8002bd8:	40021400 	.word	0x40021400
 8002bdc:	40021c00 	.word	0x40021c00
 8002be0:	40020800 	.word	0x40020800

08002be4 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b082      	sub	sp, #8
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8002bec:	f7ff ff6a 	bl	8002ac4 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8002bf0:	bf00      	nop
 8002bf2:	3708      	adds	r7, #8
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}

08002bf8 <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef hdma_sai2_b;

static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b08a      	sub	sp, #40	@ 0x28
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a62      	ldr	r2, [pc, #392]	@ (8002d90 <HAL_SAI_MspInit+0x198>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d15c      	bne.n	8002cc4 <HAL_SAI_MspInit+0xcc>
    {
    /* Peripheral clock enable */
    if (SAI2_client == 0)
 8002c0a:	4b62      	ldr	r3, [pc, #392]	@ (8002d94 <HAL_SAI_MspInit+0x19c>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d10b      	bne.n	8002c2a <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8002c12:	4b61      	ldr	r3, [pc, #388]	@ (8002d98 <HAL_SAI_MspInit+0x1a0>)
 8002c14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c16:	4a60      	ldr	r2, [pc, #384]	@ (8002d98 <HAL_SAI_MspInit+0x1a0>)
 8002c18:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002c1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c1e:	4b5e      	ldr	r3, [pc, #376]	@ (8002d98 <HAL_SAI_MspInit+0x1a0>)
 8002c20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c22:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002c26:	613b      	str	r3, [r7, #16]
 8002c28:	693b      	ldr	r3, [r7, #16]
    }
    SAI2_client ++;
 8002c2a:	4b5a      	ldr	r3, [pc, #360]	@ (8002d94 <HAL_SAI_MspInit+0x19c>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	3301      	adds	r3, #1
 8002c30:	4a58      	ldr	r2, [pc, #352]	@ (8002d94 <HAL_SAI_MspInit+0x19c>)
 8002c32:	6013      	str	r3, [r2, #0]
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8002c34:	23f0      	movs	r3, #240	@ 0xf0
 8002c36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c38:	2302      	movs	r3, #2
 8002c3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c40:	2300      	movs	r3, #0
 8002c42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8002c44:	230a      	movs	r3, #10
 8002c46:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002c48:	f107 0314 	add.w	r3, r7, #20
 8002c4c:	4619      	mov	r1, r3
 8002c4e:	4853      	ldr	r0, [pc, #332]	@ (8002d9c <HAL_SAI_MspInit+0x1a4>)
 8002c50:	f001 ffea 	bl	8004c28 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA2_Stream4;
 8002c54:	4b52      	ldr	r3, [pc, #328]	@ (8002da0 <HAL_SAI_MspInit+0x1a8>)
 8002c56:	4a53      	ldr	r2, [pc, #332]	@ (8002da4 <HAL_SAI_MspInit+0x1ac>)
 8002c58:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Channel = DMA_CHANNEL_3;
 8002c5a:	4b51      	ldr	r3, [pc, #324]	@ (8002da0 <HAL_SAI_MspInit+0x1a8>)
 8002c5c:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002c60:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002c62:	4b4f      	ldr	r3, [pc, #316]	@ (8002da0 <HAL_SAI_MspInit+0x1a8>)
 8002c64:	2240      	movs	r2, #64	@ 0x40
 8002c66:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c68:	4b4d      	ldr	r3, [pc, #308]	@ (8002da0 <HAL_SAI_MspInit+0x1a8>)
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 8002c6e:	4b4c      	ldr	r3, [pc, #304]	@ (8002da0 <HAL_SAI_MspInit+0x1a8>)
 8002c70:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002c74:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002c76:	4b4a      	ldr	r3, [pc, #296]	@ (8002da0 <HAL_SAI_MspInit+0x1a8>)
 8002c78:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002c7c:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002c7e:	4b48      	ldr	r3, [pc, #288]	@ (8002da0 <HAL_SAI_MspInit+0x1a8>)
 8002c80:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c84:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8002c86:	4b46      	ldr	r3, [pc, #280]	@ (8002da0 <HAL_SAI_MspInit+0x1a8>)
 8002c88:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002c8c:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_HIGH;
 8002c8e:	4b44      	ldr	r3, [pc, #272]	@ (8002da0 <HAL_SAI_MspInit+0x1a8>)
 8002c90:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002c94:	621a      	str	r2, [r3, #32]
    hdma_sai2_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002c96:	4b42      	ldr	r3, [pc, #264]	@ (8002da0 <HAL_SAI_MspInit+0x1a8>)
 8002c98:	2200      	movs	r2, #0
 8002c9a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 8002c9c:	4840      	ldr	r0, [pc, #256]	@ (8002da0 <HAL_SAI_MspInit+0x1a8>)
 8002c9e:	f000 ff05 	bl	8003aac <HAL_DMA_Init>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d001      	beq.n	8002cac <HAL_SAI_MspInit+0xb4>
    {
      Error_Handler();
 8002ca8:	f7fe ff6e 	bl	8001b88 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_a);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	4a3c      	ldr	r2, [pc, #240]	@ (8002da0 <HAL_SAI_MspInit+0x1a8>)
 8002cb0:	671a      	str	r2, [r3, #112]	@ 0x70
 8002cb2:	4a3b      	ldr	r2, [pc, #236]	@ (8002da0 <HAL_SAI_MspInit+0x1a8>)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6393      	str	r3, [r2, #56]	@ 0x38

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_a);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	4a39      	ldr	r2, [pc, #228]	@ (8002da0 <HAL_SAI_MspInit+0x1a8>)
 8002cbc:	66da      	str	r2, [r3, #108]	@ 0x6c
 8002cbe:	4a38      	ldr	r2, [pc, #224]	@ (8002da0 <HAL_SAI_MspInit+0x1a8>)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6393      	str	r3, [r2, #56]	@ 0x38

    }
    if(hsai->Instance==SAI2_Block_B)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a37      	ldr	r2, [pc, #220]	@ (8002da8 <HAL_SAI_MspInit+0x1b0>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d15c      	bne.n	8002d88 <HAL_SAI_MspInit+0x190>
    {
      /* Peripheral clock enable */
      if (SAI2_client == 0)
 8002cce:	4b31      	ldr	r3, [pc, #196]	@ (8002d94 <HAL_SAI_MspInit+0x19c>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d10b      	bne.n	8002cee <HAL_SAI_MspInit+0xf6>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8002cd6:	4b30      	ldr	r3, [pc, #192]	@ (8002d98 <HAL_SAI_MspInit+0x1a0>)
 8002cd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cda:	4a2f      	ldr	r2, [pc, #188]	@ (8002d98 <HAL_SAI_MspInit+0x1a0>)
 8002cdc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002ce0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ce2:	4b2d      	ldr	r3, [pc, #180]	@ (8002d98 <HAL_SAI_MspInit+0x1a0>)
 8002ce4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ce6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002cea:	60fb      	str	r3, [r7, #12]
 8002cec:	68fb      	ldr	r3, [r7, #12]
      }
    SAI2_client ++;
 8002cee:	4b29      	ldr	r3, [pc, #164]	@ (8002d94 <HAL_SAI_MspInit+0x19c>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	3301      	adds	r3, #1
 8002cf4:	4a27      	ldr	r2, [pc, #156]	@ (8002d94 <HAL_SAI_MspInit+0x19c>)
 8002cf6:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8002cf8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002cfc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cfe:	2302      	movs	r3, #2
 8002d00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d02:	2300      	movs	r3, #0
 8002d04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d06:	2300      	movs	r3, #0
 8002d08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8002d0a:	230a      	movs	r3, #10
 8002d0c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8002d0e:	f107 0314 	add.w	r3, r7, #20
 8002d12:	4619      	mov	r1, r3
 8002d14:	4825      	ldr	r0, [pc, #148]	@ (8002dac <HAL_SAI_MspInit+0x1b4>)
 8002d16:	f001 ff87 	bl	8004c28 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA2_Stream6;
 8002d1a:	4b25      	ldr	r3, [pc, #148]	@ (8002db0 <HAL_SAI_MspInit+0x1b8>)
 8002d1c:	4a25      	ldr	r2, [pc, #148]	@ (8002db4 <HAL_SAI_MspInit+0x1bc>)
 8002d1e:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Channel = DMA_CHANNEL_3;
 8002d20:	4b23      	ldr	r3, [pc, #140]	@ (8002db0 <HAL_SAI_MspInit+0x1b8>)
 8002d22:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002d26:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002d28:	4b21      	ldr	r3, [pc, #132]	@ (8002db0 <HAL_SAI_MspInit+0x1b8>)
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d2e:	4b20      	ldr	r3, [pc, #128]	@ (8002db0 <HAL_SAI_MspInit+0x1b8>)
 8002d30:	2200      	movs	r2, #0
 8002d32:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 8002d34:	4b1e      	ldr	r3, [pc, #120]	@ (8002db0 <HAL_SAI_MspInit+0x1b8>)
 8002d36:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d3a:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002d3c:	4b1c      	ldr	r3, [pc, #112]	@ (8002db0 <HAL_SAI_MspInit+0x1b8>)
 8002d3e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002d42:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002d44:	4b1a      	ldr	r3, [pc, #104]	@ (8002db0 <HAL_SAI_MspInit+0x1b8>)
 8002d46:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002d4a:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8002d4c:	4b18      	ldr	r3, [pc, #96]	@ (8002db0 <HAL_SAI_MspInit+0x1b8>)
 8002d4e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002d52:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 8002d54:	4b16      	ldr	r3, [pc, #88]	@ (8002db0 <HAL_SAI_MspInit+0x1b8>)
 8002d56:	2200      	movs	r2, #0
 8002d58:	621a      	str	r2, [r3, #32]
    hdma_sai2_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002d5a:	4b15      	ldr	r3, [pc, #84]	@ (8002db0 <HAL_SAI_MspInit+0x1b8>)
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 8002d60:	4813      	ldr	r0, [pc, #76]	@ (8002db0 <HAL_SAI_MspInit+0x1b8>)
 8002d62:	f000 fea3 	bl	8003aac <HAL_DMA_Init>
 8002d66:	4603      	mov	r3, r0
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d001      	beq.n	8002d70 <HAL_SAI_MspInit+0x178>
    {
      Error_Handler();
 8002d6c:	f7fe ff0c 	bl	8001b88 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_b);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	4a0f      	ldr	r2, [pc, #60]	@ (8002db0 <HAL_SAI_MspInit+0x1b8>)
 8002d74:	671a      	str	r2, [r3, #112]	@ 0x70
 8002d76:	4a0e      	ldr	r2, [pc, #56]	@ (8002db0 <HAL_SAI_MspInit+0x1b8>)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_b);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	4a0c      	ldr	r2, [pc, #48]	@ (8002db0 <HAL_SAI_MspInit+0x1b8>)
 8002d80:	66da      	str	r2, [r3, #108]	@ 0x6c
 8002d82:	4a0b      	ldr	r2, [pc, #44]	@ (8002db0 <HAL_SAI_MspInit+0x1b8>)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 8002d88:	bf00      	nop
 8002d8a:	3728      	adds	r7, #40	@ 0x28
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}
 8002d90:	40015c04 	.word	0x40015c04
 8002d94:	20012ff0 	.word	0x20012ff0
 8002d98:	40023800 	.word	0x40023800
 8002d9c:	40022000 	.word	0x40022000
 8002da0:	20012adc 	.word	0x20012adc
 8002da4:	40026470 	.word	0x40026470
 8002da8:	40015c24 	.word	0x40015c24
 8002dac:	40021800 	.word	0x40021800
 8002db0:	20012b3c 	.word	0x20012b3c
 8002db4:	400264a0 	.word	0x400264a0

08002db8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b08e      	sub	sp, #56	@ 0x38
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002dc8:	4b33      	ldr	r3, [pc, #204]	@ (8002e98 <HAL_InitTick+0xe0>)
 8002dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dcc:	4a32      	ldr	r2, [pc, #200]	@ (8002e98 <HAL_InitTick+0xe0>)
 8002dce:	f043 0310 	orr.w	r3, r3, #16
 8002dd2:	6413      	str	r3, [r2, #64]	@ 0x40
 8002dd4:	4b30      	ldr	r3, [pc, #192]	@ (8002e98 <HAL_InitTick+0xe0>)
 8002dd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dd8:	f003 0310 	and.w	r3, r3, #16
 8002ddc:	60fb      	str	r3, [r7, #12]
 8002dde:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002de0:	f107 0210 	add.w	r2, r7, #16
 8002de4:	f107 0314 	add.w	r3, r7, #20
 8002de8:	4611      	mov	r1, r2
 8002dea:	4618      	mov	r0, r3
 8002dec:	f005 fbfc 	bl	80085e8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002df0:	6a3b      	ldr	r3, [r7, #32]
 8002df2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002df4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d103      	bne.n	8002e02 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002dfa:	f005 fbcd 	bl	8008598 <HAL_RCC_GetPCLK1Freq>
 8002dfe:	6378      	str	r0, [r7, #52]	@ 0x34
 8002e00:	e004      	b.n	8002e0c <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002e02:	f005 fbc9 	bl	8008598 <HAL_RCC_GetPCLK1Freq>
 8002e06:	4603      	mov	r3, r0
 8002e08:	005b      	lsls	r3, r3, #1
 8002e0a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002e0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e0e:	4a23      	ldr	r2, [pc, #140]	@ (8002e9c <HAL_InitTick+0xe4>)
 8002e10:	fba2 2303 	umull	r2, r3, r2, r3
 8002e14:	0c9b      	lsrs	r3, r3, #18
 8002e16:	3b01      	subs	r3, #1
 8002e18:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002e1a:	4b21      	ldr	r3, [pc, #132]	@ (8002ea0 <HAL_InitTick+0xe8>)
 8002e1c:	4a21      	ldr	r2, [pc, #132]	@ (8002ea4 <HAL_InitTick+0xec>)
 8002e1e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002e20:	4b1f      	ldr	r3, [pc, #124]	@ (8002ea0 <HAL_InitTick+0xe8>)
 8002e22:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002e26:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002e28:	4a1d      	ldr	r2, [pc, #116]	@ (8002ea0 <HAL_InitTick+0xe8>)
 8002e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e2c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002e2e:	4b1c      	ldr	r3, [pc, #112]	@ (8002ea0 <HAL_InitTick+0xe8>)
 8002e30:	2200      	movs	r2, #0
 8002e32:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e34:	4b1a      	ldr	r3, [pc, #104]	@ (8002ea0 <HAL_InitTick+0xe8>)
 8002e36:	2200      	movs	r2, #0
 8002e38:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e3a:	4b19      	ldr	r3, [pc, #100]	@ (8002ea0 <HAL_InitTick+0xe8>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002e40:	4817      	ldr	r0, [pc, #92]	@ (8002ea0 <HAL_InitTick+0xe8>)
 8002e42:	f008 fc3e 	bl	800b6c2 <HAL_TIM_Base_Init>
 8002e46:	4603      	mov	r3, r0
 8002e48:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002e4c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d11b      	bne.n	8002e8c <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002e54:	4812      	ldr	r0, [pc, #72]	@ (8002ea0 <HAL_InitTick+0xe8>)
 8002e56:	f008 fc8b 	bl	800b770 <HAL_TIM_Base_Start_IT>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002e60:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d111      	bne.n	8002e8c <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002e68:	2036      	movs	r0, #54	@ 0x36
 8002e6a:	f000 fca5 	bl	80037b8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2b0f      	cmp	r3, #15
 8002e72:	d808      	bhi.n	8002e86 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002e74:	2200      	movs	r2, #0
 8002e76:	6879      	ldr	r1, [r7, #4]
 8002e78:	2036      	movs	r0, #54	@ 0x36
 8002e7a:	f000 fc81 	bl	8003780 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002e7e:	4a0a      	ldr	r2, [pc, #40]	@ (8002ea8 <HAL_InitTick+0xf0>)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6013      	str	r3, [r2, #0]
 8002e84:	e002      	b.n	8002e8c <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002e8c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3738      	adds	r7, #56	@ 0x38
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}
 8002e98:	40023800 	.word	0x40023800
 8002e9c:	431bde83 	.word	0x431bde83
 8002ea0:	20012ff4 	.word	0x20012ff4
 8002ea4:	40001000 	.word	0x40001000
 8002ea8:	20012004 	.word	0x20012004

08002eac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002eac:	b480      	push	{r7}
 8002eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002eb0:	bf00      	nop
 8002eb2:	e7fd      	b.n	8002eb0 <NMI_Handler+0x4>

08002eb4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002eb8:	bf00      	nop
 8002eba:	e7fd      	b.n	8002eb8 <HardFault_Handler+0x4>

08002ebc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ec0:	bf00      	nop
 8002ec2:	e7fd      	b.n	8002ec0 <MemManage_Handler+0x4>

08002ec4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ec8:	bf00      	nop
 8002eca:	e7fd      	b.n	8002ec8 <BusFault_Handler+0x4>

08002ecc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ed0:	bf00      	nop
 8002ed2:	e7fd      	b.n	8002ed0 <UsageFault_Handler+0x4>

08002ed4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ed8:	bf00      	nop
 8002eda:	46bd      	mov	sp, r7
 8002edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee0:	4770      	bx	lr
	...

08002ee4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002ee8:	4802      	ldr	r0, [pc, #8]	@ (8002ef4 <TIM6_DAC_IRQHandler+0x10>)
 8002eea:	f008 fd10 	bl	800b90e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002eee:	bf00      	nop
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	bf00      	nop
 8002ef4:	20012ff4 	.word	0x20012ff4

08002ef8 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 8002efc:	4802      	ldr	r0, [pc, #8]	@ (8002f08 <DMA2_Stream4_IRQHandler+0x10>)
 8002efe:	f000 fee3 	bl	8003cc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8002f02:	bf00      	nop
 8002f04:	bd80      	pop	{r7, pc}
 8002f06:	bf00      	nop
 8002f08:	20012adc 	.word	0x20012adc

08002f0c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002f10:	4802      	ldr	r0, [pc, #8]	@ (8002f1c <OTG_FS_IRQHandler+0x10>)
 8002f12:	f002 fb23 	bl	800555c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002f16:	bf00      	nop
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	2001b594 	.word	0x2001b594

08002f20 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 8002f24:	4802      	ldr	r0, [pc, #8]	@ (8002f30 <DMA2_Stream6_IRQHandler+0x10>)
 8002f26:	f000 fecf 	bl	8003cc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002f2a:	bf00      	nop
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	bf00      	nop
 8002f30:	20012b3c 	.word	0x20012b3c

08002f34 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8002f38:	4802      	ldr	r0, [pc, #8]	@ (8002f44 <LTDC_IRQHandler+0x10>)
 8002f3a:	f004 fb33 	bl	80075a4 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8002f3e:	bf00      	nop
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	bf00      	nop
 8002f44:	200128c0 	.word	0x200128c0

08002f48 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8002f4c:	4802      	ldr	r0, [pc, #8]	@ (8002f58 <DMA2D_IRQHandler+0x10>)
 8002f4e:	f001 f97b 	bl	8004248 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8002f52:	bf00      	nop
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	bf00      	nop
 8002f58:	20012728 	.word	0x20012728

08002f5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b086      	sub	sp, #24
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002f64:	4a14      	ldr	r2, [pc, #80]	@ (8002fb8 <_sbrk+0x5c>)
 8002f66:	4b15      	ldr	r3, [pc, #84]	@ (8002fbc <_sbrk+0x60>)
 8002f68:	1ad3      	subs	r3, r2, r3
 8002f6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f70:	4b13      	ldr	r3, [pc, #76]	@ (8002fc0 <_sbrk+0x64>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d102      	bne.n	8002f7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002f78:	4b11      	ldr	r3, [pc, #68]	@ (8002fc0 <_sbrk+0x64>)
 8002f7a:	4a12      	ldr	r2, [pc, #72]	@ (8002fc4 <_sbrk+0x68>)
 8002f7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002f7e:	4b10      	ldr	r3, [pc, #64]	@ (8002fc0 <_sbrk+0x64>)
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	4413      	add	r3, r2
 8002f86:	693a      	ldr	r2, [r7, #16]
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	d207      	bcs.n	8002f9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002f8c:	f011 fc6e 	bl	801486c <__errno>
 8002f90:	4603      	mov	r3, r0
 8002f92:	220c      	movs	r2, #12
 8002f94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002f96:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002f9a:	e009      	b.n	8002fb0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f9c:	4b08      	ldr	r3, [pc, #32]	@ (8002fc0 <_sbrk+0x64>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002fa2:	4b07      	ldr	r3, [pc, #28]	@ (8002fc0 <_sbrk+0x64>)
 8002fa4:	681a      	ldr	r2, [r3, #0]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	4413      	add	r3, r2
 8002faa:	4a05      	ldr	r2, [pc, #20]	@ (8002fc0 <_sbrk+0x64>)
 8002fac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002fae:	68fb      	ldr	r3, [r7, #12]
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3718      	adds	r7, #24
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	20010000 	.word	0x20010000
 8002fbc:	00000400 	.word	0x00000400
 8002fc0:	20013040 	.word	0x20013040
 8002fc4:	20000000 	.word	0x20000000

08002fc8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002fcc:	4b06      	ldr	r3, [pc, #24]	@ (8002fe8 <SystemInit+0x20>)
 8002fce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fd2:	4a05      	ldr	r2, [pc, #20]	@ (8002fe8 <SystemInit+0x20>)
 8002fd4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002fd8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002fdc:	bf00      	nop
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr
 8002fe6:	bf00      	nop
 8002fe8:	e000ed00 	.word	0xe000ed00

08002fec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002fec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003024 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002ff0:	f7ff ffea 	bl	8002fc8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002ff4:	480c      	ldr	r0, [pc, #48]	@ (8003028 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002ff6:	490d      	ldr	r1, [pc, #52]	@ (800302c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002ff8:	4a0d      	ldr	r2, [pc, #52]	@ (8003030 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002ffa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ffc:	e002      	b.n	8003004 <LoopCopyDataInit>

08002ffe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ffe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003000:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003002:	3304      	adds	r3, #4

08003004 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003004:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003006:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003008:	d3f9      	bcc.n	8002ffe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800300a:	4a0a      	ldr	r2, [pc, #40]	@ (8003034 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800300c:	4c0a      	ldr	r4, [pc, #40]	@ (8003038 <LoopFillZerobss+0x22>)
  movs r3, #0
 800300e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003010:	e001      	b.n	8003016 <LoopFillZerobss>

08003012 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003012:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003014:	3204      	adds	r2, #4

08003016 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003016:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003018:	d3fb      	bcc.n	8003012 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800301a:	f011 fc2d 	bl	8014878 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800301e:	f7fd fb31 	bl	8000684 <main>
  bx  lr    
 8003022:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003024:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003028:	20012000 	.word	0x20012000
  ldr r1, =_edata
 800302c:	20012080 	.word	0x20012080
  ldr r2, =_sidata
 8003030:	08014a4c 	.word	0x08014a4c
  ldr r2, =_sbss
 8003034:	200121c0 	.word	0x200121c0
  ldr r4, =_ebss
 8003038:	2001babc 	.word	0x2001babc

0800303c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800303c:	e7fe      	b.n	800303c <ADC_IRQHandler>

0800303e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800303e:	b580      	push	{r7, lr}
 8003040:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003042:	2003      	movs	r0, #3
 8003044:	f000 fb91 	bl	800376a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003048:	2000      	movs	r0, #0
 800304a:	f7ff feb5 	bl	8002db8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800304e:	f7fe fda1 	bl	8001b94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003052:	2300      	movs	r3, #0
}
 8003054:	4618      	mov	r0, r3
 8003056:	bd80      	pop	{r7, pc}

08003058 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003058:	b480      	push	{r7}
 800305a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800305c:	4b06      	ldr	r3, [pc, #24]	@ (8003078 <HAL_IncTick+0x20>)
 800305e:	781b      	ldrb	r3, [r3, #0]
 8003060:	461a      	mov	r2, r3
 8003062:	4b06      	ldr	r3, [pc, #24]	@ (800307c <HAL_IncTick+0x24>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4413      	add	r3, r2
 8003068:	4a04      	ldr	r2, [pc, #16]	@ (800307c <HAL_IncTick+0x24>)
 800306a:	6013      	str	r3, [r2, #0]
}
 800306c:	bf00      	nop
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
 8003076:	bf00      	nop
 8003078:	20012008 	.word	0x20012008
 800307c:	20013044 	.word	0x20013044

08003080 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003080:	b480      	push	{r7}
 8003082:	af00      	add	r7, sp, #0
  return uwTick;
 8003084:	4b03      	ldr	r3, [pc, #12]	@ (8003094 <HAL_GetTick+0x14>)
 8003086:	681b      	ldr	r3, [r3, #0]
}
 8003088:	4618      	mov	r0, r3
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr
 8003092:	bf00      	nop
 8003094:	20013044 	.word	0x20013044

08003098 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b084      	sub	sp, #16
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80030a0:	f7ff ffee 	bl	8003080 <HAL_GetTick>
 80030a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80030b0:	d005      	beq.n	80030be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80030b2:	4b0a      	ldr	r3, [pc, #40]	@ (80030dc <HAL_Delay+0x44>)
 80030b4:	781b      	ldrb	r3, [r3, #0]
 80030b6:	461a      	mov	r2, r3
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	4413      	add	r3, r2
 80030bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80030be:	bf00      	nop
 80030c0:	f7ff ffde 	bl	8003080 <HAL_GetTick>
 80030c4:	4602      	mov	r2, r0
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	1ad3      	subs	r3, r2, r3
 80030ca:	68fa      	ldr	r2, [r7, #12]
 80030cc:	429a      	cmp	r2, r3
 80030ce:	d8f7      	bhi.n	80030c0 <HAL_Delay+0x28>
  {
  }
}
 80030d0:	bf00      	nop
 80030d2:	bf00      	nop
 80030d4:	3710      	adds	r7, #16
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}
 80030da:	bf00      	nop
 80030dc:	20012008 	.word	0x20012008

080030e0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b084      	sub	sp, #16
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030e8:	2300      	movs	r3, #0
 80030ea:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d101      	bne.n	80030f6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e031      	b.n	800315a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d109      	bne.n	8003112 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80030fe:	6878      	ldr	r0, [r7, #4]
 8003100:	f7fe fd70 	bl	8001be4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2200      	movs	r2, #0
 8003108:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2200      	movs	r2, #0
 800310e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003116:	f003 0310 	and.w	r3, r3, #16
 800311a:	2b00      	cmp	r3, #0
 800311c:	d116      	bne.n	800314c <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003122:	4b10      	ldr	r3, [pc, #64]	@ (8003164 <HAL_ADC_Init+0x84>)
 8003124:	4013      	ands	r3, r2
 8003126:	f043 0202 	orr.w	r2, r3, #2
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800312e:	6878      	ldr	r0, [r7, #4]
 8003130:	f000 f974 	bl	800341c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2200      	movs	r2, #0
 8003138:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800313e:	f023 0303 	bic.w	r3, r3, #3
 8003142:	f043 0201 	orr.w	r2, r3, #1
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	641a      	str	r2, [r3, #64]	@ 0x40
 800314a:	e001      	b.n	8003150 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800314c:	2301      	movs	r3, #1
 800314e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2200      	movs	r2, #0
 8003154:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003158:	7bfb      	ldrb	r3, [r7, #15]
}
 800315a:	4618      	mov	r0, r3
 800315c:	3710      	adds	r7, #16
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop
 8003164:	ffffeefd 	.word	0xffffeefd

08003168 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003168:	b480      	push	{r7}
 800316a:	b085      	sub	sp, #20
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8003172:	2300      	movs	r3, #0
 8003174:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800317c:	2b01      	cmp	r3, #1
 800317e:	d101      	bne.n	8003184 <HAL_ADC_ConfigChannel+0x1c>
 8003180:	2302      	movs	r3, #2
 8003182:	e13a      	b.n	80033fa <HAL_ADC_ConfigChannel+0x292>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2201      	movs	r2, #1
 8003188:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	2b09      	cmp	r3, #9
 8003192:	d93a      	bls.n	800320a <HAL_ADC_ConfigChannel+0xa2>
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800319c:	d035      	beq.n	800320a <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	68d9      	ldr	r1, [r3, #12]
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	b29b      	uxth	r3, r3
 80031aa:	461a      	mov	r2, r3
 80031ac:	4613      	mov	r3, r2
 80031ae:	005b      	lsls	r3, r3, #1
 80031b0:	4413      	add	r3, r2
 80031b2:	3b1e      	subs	r3, #30
 80031b4:	2207      	movs	r2, #7
 80031b6:	fa02 f303 	lsl.w	r3, r2, r3
 80031ba:	43da      	mvns	r2, r3
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	400a      	ands	r2, r1
 80031c2:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a8f      	ldr	r2, [pc, #572]	@ (8003408 <HAL_ADC_ConfigChannel+0x2a0>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d10a      	bne.n	80031e4 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	68d9      	ldr	r1, [r3, #12]
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	061a      	lsls	r2, r3, #24
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	430a      	orrs	r2, r1
 80031e0:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80031e2:	e039      	b.n	8003258 <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	68d9      	ldr	r1, [r3, #12]
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	689a      	ldr	r2, [r3, #8]
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	b29b      	uxth	r3, r3
 80031f4:	4618      	mov	r0, r3
 80031f6:	4603      	mov	r3, r0
 80031f8:	005b      	lsls	r3, r3, #1
 80031fa:	4403      	add	r3, r0
 80031fc:	3b1e      	subs	r3, #30
 80031fe:	409a      	lsls	r2, r3
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	430a      	orrs	r2, r1
 8003206:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003208:	e026      	b.n	8003258 <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	6919      	ldr	r1, [r3, #16]
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	b29b      	uxth	r3, r3
 8003216:	461a      	mov	r2, r3
 8003218:	4613      	mov	r3, r2
 800321a:	005b      	lsls	r3, r3, #1
 800321c:	4413      	add	r3, r2
 800321e:	f003 031f 	and.w	r3, r3, #31
 8003222:	2207      	movs	r2, #7
 8003224:	fa02 f303 	lsl.w	r3, r2, r3
 8003228:	43da      	mvns	r2, r3
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	400a      	ands	r2, r1
 8003230:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	6919      	ldr	r1, [r3, #16]
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	689a      	ldr	r2, [r3, #8]
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	b29b      	uxth	r3, r3
 8003242:	4618      	mov	r0, r3
 8003244:	4603      	mov	r3, r0
 8003246:	005b      	lsls	r3, r3, #1
 8003248:	4403      	add	r3, r0
 800324a:	f003 031f 	and.w	r3, r3, #31
 800324e:	409a      	lsls	r2, r3
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	430a      	orrs	r2, r1
 8003256:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	2b06      	cmp	r3, #6
 800325e:	d824      	bhi.n	80032aa <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	685a      	ldr	r2, [r3, #4]
 800326a:	4613      	mov	r3, r2
 800326c:	009b      	lsls	r3, r3, #2
 800326e:	4413      	add	r3, r2
 8003270:	3b05      	subs	r3, #5
 8003272:	221f      	movs	r2, #31
 8003274:	fa02 f303 	lsl.w	r3, r2, r3
 8003278:	43da      	mvns	r2, r3
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	400a      	ands	r2, r1
 8003280:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	b29b      	uxth	r3, r3
 800328e:	4618      	mov	r0, r3
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	685a      	ldr	r2, [r3, #4]
 8003294:	4613      	mov	r3, r2
 8003296:	009b      	lsls	r3, r3, #2
 8003298:	4413      	add	r3, r2
 800329a:	3b05      	subs	r3, #5
 800329c:	fa00 f203 	lsl.w	r2, r0, r3
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	430a      	orrs	r2, r1
 80032a6:	635a      	str	r2, [r3, #52]	@ 0x34
 80032a8:	e04c      	b.n	8003344 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	2b0c      	cmp	r3, #12
 80032b0:	d824      	bhi.n	80032fc <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	685a      	ldr	r2, [r3, #4]
 80032bc:	4613      	mov	r3, r2
 80032be:	009b      	lsls	r3, r3, #2
 80032c0:	4413      	add	r3, r2
 80032c2:	3b23      	subs	r3, #35	@ 0x23
 80032c4:	221f      	movs	r2, #31
 80032c6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ca:	43da      	mvns	r2, r3
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	400a      	ands	r2, r1
 80032d2:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	b29b      	uxth	r3, r3
 80032e0:	4618      	mov	r0, r3
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	685a      	ldr	r2, [r3, #4]
 80032e6:	4613      	mov	r3, r2
 80032e8:	009b      	lsls	r3, r3, #2
 80032ea:	4413      	add	r3, r2
 80032ec:	3b23      	subs	r3, #35	@ 0x23
 80032ee:	fa00 f203 	lsl.w	r2, r0, r3
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	430a      	orrs	r2, r1
 80032f8:	631a      	str	r2, [r3, #48]	@ 0x30
 80032fa:	e023      	b.n	8003344 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	685a      	ldr	r2, [r3, #4]
 8003306:	4613      	mov	r3, r2
 8003308:	009b      	lsls	r3, r3, #2
 800330a:	4413      	add	r3, r2
 800330c:	3b41      	subs	r3, #65	@ 0x41
 800330e:	221f      	movs	r2, #31
 8003310:	fa02 f303 	lsl.w	r3, r2, r3
 8003314:	43da      	mvns	r2, r3
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	400a      	ands	r2, r1
 800331c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	b29b      	uxth	r3, r3
 800332a:	4618      	mov	r0, r3
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	685a      	ldr	r2, [r3, #4]
 8003330:	4613      	mov	r3, r2
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	4413      	add	r3, r2
 8003336:	3b41      	subs	r3, #65	@ 0x41
 8003338:	fa00 f203 	lsl.w	r2, r0, r3
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	430a      	orrs	r2, r1
 8003342:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4a30      	ldr	r2, [pc, #192]	@ (800340c <HAL_ADC_ConfigChannel+0x2a4>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d10a      	bne.n	8003364 <HAL_ADC_ConfigChannel+0x1fc>
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003356:	d105      	bne.n	8003364 <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8003358:	4b2d      	ldr	r3, [pc, #180]	@ (8003410 <HAL_ADC_ConfigChannel+0x2a8>)
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	4a2c      	ldr	r2, [pc, #176]	@ (8003410 <HAL_ADC_ConfigChannel+0x2a8>)
 800335e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003362:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a28      	ldr	r2, [pc, #160]	@ (800340c <HAL_ADC_ConfigChannel+0x2a4>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d10f      	bne.n	800338e <HAL_ADC_ConfigChannel+0x226>
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	2b12      	cmp	r3, #18
 8003374:	d10b      	bne.n	800338e <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8003376:	4b26      	ldr	r3, [pc, #152]	@ (8003410 <HAL_ADC_ConfigChannel+0x2a8>)
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	4a25      	ldr	r2, [pc, #148]	@ (8003410 <HAL_ADC_ConfigChannel+0x2a8>)
 800337c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003380:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003382:	4b23      	ldr	r3, [pc, #140]	@ (8003410 <HAL_ADC_ConfigChannel+0x2a8>)
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	4a22      	ldr	r2, [pc, #136]	@ (8003410 <HAL_ADC_ConfigChannel+0x2a8>)
 8003388:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800338c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a1e      	ldr	r2, [pc, #120]	@ (800340c <HAL_ADC_ConfigChannel+0x2a4>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d12b      	bne.n	80033f0 <HAL_ADC_ConfigChannel+0x288>
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a1a      	ldr	r2, [pc, #104]	@ (8003408 <HAL_ADC_ConfigChannel+0x2a0>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d003      	beq.n	80033aa <HAL_ADC_ConfigChannel+0x242>
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	2b11      	cmp	r3, #17
 80033a8:	d122      	bne.n	80033f0 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 80033aa:	4b19      	ldr	r3, [pc, #100]	@ (8003410 <HAL_ADC_ConfigChannel+0x2a8>)
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	4a18      	ldr	r2, [pc, #96]	@ (8003410 <HAL_ADC_ConfigChannel+0x2a8>)
 80033b0:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80033b4:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80033b6:	4b16      	ldr	r3, [pc, #88]	@ (8003410 <HAL_ADC_ConfigChannel+0x2a8>)
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	4a15      	ldr	r2, [pc, #84]	@ (8003410 <HAL_ADC_ConfigChannel+0x2a8>)
 80033bc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80033c0:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4a10      	ldr	r2, [pc, #64]	@ (8003408 <HAL_ADC_ConfigChannel+0x2a0>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d111      	bne.n	80033f0 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80033cc:	4b11      	ldr	r3, [pc, #68]	@ (8003414 <HAL_ADC_ConfigChannel+0x2ac>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a11      	ldr	r2, [pc, #68]	@ (8003418 <HAL_ADC_ConfigChannel+0x2b0>)
 80033d2:	fba2 2303 	umull	r2, r3, r2, r3
 80033d6:	0c9a      	lsrs	r2, r3, #18
 80033d8:	4613      	mov	r3, r2
 80033da:	009b      	lsls	r3, r3, #2
 80033dc:	4413      	add	r3, r2
 80033de:	005b      	lsls	r3, r3, #1
 80033e0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80033e2:	e002      	b.n	80033ea <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	3b01      	subs	r3, #1
 80033e8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d1f9      	bne.n	80033e4 <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2200      	movs	r2, #0
 80033f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 80033f8:	2300      	movs	r3, #0
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3714      	adds	r7, #20
 80033fe:	46bd      	mov	sp, r7
 8003400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003404:	4770      	bx	lr
 8003406:	bf00      	nop
 8003408:	10000012 	.word	0x10000012
 800340c:	40012000 	.word	0x40012000
 8003410:	40012300 	.word	0x40012300
 8003414:	20012000 	.word	0x20012000
 8003418:	431bde83 	.word	0x431bde83

0800341c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8003424:	4b78      	ldr	r3, [pc, #480]	@ (8003608 <ADC_Init+0x1ec>)
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	4a77      	ldr	r2, [pc, #476]	@ (8003608 <ADC_Init+0x1ec>)
 800342a:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800342e:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003430:	4b75      	ldr	r3, [pc, #468]	@ (8003608 <ADC_Init+0x1ec>)
 8003432:	685a      	ldr	r2, [r3, #4]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	4973      	ldr	r1, [pc, #460]	@ (8003608 <ADC_Init+0x1ec>)
 800343a:	4313      	orrs	r3, r2
 800343c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	685a      	ldr	r2, [r3, #4]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800344c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	6859      	ldr	r1, [r3, #4]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	691b      	ldr	r3, [r3, #16]
 8003458:	021a      	lsls	r2, r3, #8
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	430a      	orrs	r2, r1
 8003460:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	685a      	ldr	r2, [r3, #4]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003470:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	6859      	ldr	r1, [r3, #4]
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	689a      	ldr	r2, [r3, #8]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	430a      	orrs	r2, r1
 8003482:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	689a      	ldr	r2, [r3, #8]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003492:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	6899      	ldr	r1, [r3, #8]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	68da      	ldr	r2, [r3, #12]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	430a      	orrs	r2, r1
 80034a4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034aa:	4a58      	ldr	r2, [pc, #352]	@ (800360c <ADC_Init+0x1f0>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d022      	beq.n	80034f6 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	689a      	ldr	r2, [r3, #8]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80034be:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	6899      	ldr	r1, [r3, #8]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	430a      	orrs	r2, r1
 80034d0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	689a      	ldr	r2, [r3, #8]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80034e0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	6899      	ldr	r1, [r3, #8]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	430a      	orrs	r2, r1
 80034f2:	609a      	str	r2, [r3, #8]
 80034f4:	e00f      	b.n	8003516 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	689a      	ldr	r2, [r3, #8]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003504:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	689a      	ldr	r2, [r3, #8]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003514:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	689a      	ldr	r2, [r3, #8]
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f022 0202 	bic.w	r2, r2, #2
 8003524:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	6899      	ldr	r1, [r3, #8]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	699b      	ldr	r3, [r3, #24]
 8003530:	005a      	lsls	r2, r3, #1
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	430a      	orrs	r2, r1
 8003538:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d01b      	beq.n	800357c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	685a      	ldr	r2, [r3, #4]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003552:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	685a      	ldr	r2, [r3, #4]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003562:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	6859      	ldr	r1, [r3, #4]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800356e:	3b01      	subs	r3, #1
 8003570:	035a      	lsls	r2, r3, #13
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	430a      	orrs	r2, r1
 8003578:	605a      	str	r2, [r3, #4]
 800357a:	e007      	b.n	800358c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	685a      	ldr	r2, [r3, #4]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800358a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800359a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	69db      	ldr	r3, [r3, #28]
 80035a6:	3b01      	subs	r3, #1
 80035a8:	051a      	lsls	r2, r3, #20
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	430a      	orrs	r2, r1
 80035b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	689a      	ldr	r2, [r3, #8]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80035c0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	6899      	ldr	r1, [r3, #8]
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80035ce:	025a      	lsls	r2, r3, #9
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	430a      	orrs	r2, r1
 80035d6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	689a      	ldr	r2, [r3, #8]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035e6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	6899      	ldr	r1, [r3, #8]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	695b      	ldr	r3, [r3, #20]
 80035f2:	029a      	lsls	r2, r3, #10
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	430a      	orrs	r2, r1
 80035fa:	609a      	str	r2, [r3, #8]
}
 80035fc:	bf00      	nop
 80035fe:	370c      	adds	r7, #12
 8003600:	46bd      	mov	sp, r7
 8003602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003606:	4770      	bx	lr
 8003608:	40012300 	.word	0x40012300
 800360c:	0f000001 	.word	0x0f000001

08003610 <__NVIC_SetPriorityGrouping>:
{
 8003610:	b480      	push	{r7}
 8003612:	b085      	sub	sp, #20
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	f003 0307 	and.w	r3, r3, #7
 800361e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003620:	4b0b      	ldr	r3, [pc, #44]	@ (8003650 <__NVIC_SetPriorityGrouping+0x40>)
 8003622:	68db      	ldr	r3, [r3, #12]
 8003624:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003626:	68ba      	ldr	r2, [r7, #8]
 8003628:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800362c:	4013      	ands	r3, r2
 800362e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003638:	4b06      	ldr	r3, [pc, #24]	@ (8003654 <__NVIC_SetPriorityGrouping+0x44>)
 800363a:	4313      	orrs	r3, r2
 800363c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800363e:	4a04      	ldr	r2, [pc, #16]	@ (8003650 <__NVIC_SetPriorityGrouping+0x40>)
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	60d3      	str	r3, [r2, #12]
}
 8003644:	bf00      	nop
 8003646:	3714      	adds	r7, #20
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr
 8003650:	e000ed00 	.word	0xe000ed00
 8003654:	05fa0000 	.word	0x05fa0000

08003658 <__NVIC_GetPriorityGrouping>:
{
 8003658:	b480      	push	{r7}
 800365a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800365c:	4b04      	ldr	r3, [pc, #16]	@ (8003670 <__NVIC_GetPriorityGrouping+0x18>)
 800365e:	68db      	ldr	r3, [r3, #12]
 8003660:	0a1b      	lsrs	r3, r3, #8
 8003662:	f003 0307 	and.w	r3, r3, #7
}
 8003666:	4618      	mov	r0, r3
 8003668:	46bd      	mov	sp, r7
 800366a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366e:	4770      	bx	lr
 8003670:	e000ed00 	.word	0xe000ed00

08003674 <__NVIC_EnableIRQ>:
{
 8003674:	b480      	push	{r7}
 8003676:	b083      	sub	sp, #12
 8003678:	af00      	add	r7, sp, #0
 800367a:	4603      	mov	r3, r0
 800367c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800367e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003682:	2b00      	cmp	r3, #0
 8003684:	db0b      	blt.n	800369e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003686:	79fb      	ldrb	r3, [r7, #7]
 8003688:	f003 021f 	and.w	r2, r3, #31
 800368c:	4907      	ldr	r1, [pc, #28]	@ (80036ac <__NVIC_EnableIRQ+0x38>)
 800368e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003692:	095b      	lsrs	r3, r3, #5
 8003694:	2001      	movs	r0, #1
 8003696:	fa00 f202 	lsl.w	r2, r0, r2
 800369a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800369e:	bf00      	nop
 80036a0:	370c      	adds	r7, #12
 80036a2:	46bd      	mov	sp, r7
 80036a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a8:	4770      	bx	lr
 80036aa:	bf00      	nop
 80036ac:	e000e100 	.word	0xe000e100

080036b0 <__NVIC_SetPriority>:
{
 80036b0:	b480      	push	{r7}
 80036b2:	b083      	sub	sp, #12
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	4603      	mov	r3, r0
 80036b8:	6039      	str	r1, [r7, #0]
 80036ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	db0a      	blt.n	80036da <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	b2da      	uxtb	r2, r3
 80036c8:	490c      	ldr	r1, [pc, #48]	@ (80036fc <__NVIC_SetPriority+0x4c>)
 80036ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036ce:	0112      	lsls	r2, r2, #4
 80036d0:	b2d2      	uxtb	r2, r2
 80036d2:	440b      	add	r3, r1
 80036d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80036d8:	e00a      	b.n	80036f0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	b2da      	uxtb	r2, r3
 80036de:	4908      	ldr	r1, [pc, #32]	@ (8003700 <__NVIC_SetPriority+0x50>)
 80036e0:	79fb      	ldrb	r3, [r7, #7]
 80036e2:	f003 030f 	and.w	r3, r3, #15
 80036e6:	3b04      	subs	r3, #4
 80036e8:	0112      	lsls	r2, r2, #4
 80036ea:	b2d2      	uxtb	r2, r2
 80036ec:	440b      	add	r3, r1
 80036ee:	761a      	strb	r2, [r3, #24]
}
 80036f0:	bf00      	nop
 80036f2:	370c      	adds	r7, #12
 80036f4:	46bd      	mov	sp, r7
 80036f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fa:	4770      	bx	lr
 80036fc:	e000e100 	.word	0xe000e100
 8003700:	e000ed00 	.word	0xe000ed00

08003704 <NVIC_EncodePriority>:
{
 8003704:	b480      	push	{r7}
 8003706:	b089      	sub	sp, #36	@ 0x24
 8003708:	af00      	add	r7, sp, #0
 800370a:	60f8      	str	r0, [r7, #12]
 800370c:	60b9      	str	r1, [r7, #8]
 800370e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	f003 0307 	and.w	r3, r3, #7
 8003716:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003718:	69fb      	ldr	r3, [r7, #28]
 800371a:	f1c3 0307 	rsb	r3, r3, #7
 800371e:	2b04      	cmp	r3, #4
 8003720:	bf28      	it	cs
 8003722:	2304      	movcs	r3, #4
 8003724:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003726:	69fb      	ldr	r3, [r7, #28]
 8003728:	3304      	adds	r3, #4
 800372a:	2b06      	cmp	r3, #6
 800372c:	d902      	bls.n	8003734 <NVIC_EncodePriority+0x30>
 800372e:	69fb      	ldr	r3, [r7, #28]
 8003730:	3b03      	subs	r3, #3
 8003732:	e000      	b.n	8003736 <NVIC_EncodePriority+0x32>
 8003734:	2300      	movs	r3, #0
 8003736:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003738:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800373c:	69bb      	ldr	r3, [r7, #24]
 800373e:	fa02 f303 	lsl.w	r3, r2, r3
 8003742:	43da      	mvns	r2, r3
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	401a      	ands	r2, r3
 8003748:	697b      	ldr	r3, [r7, #20]
 800374a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800374c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	fa01 f303 	lsl.w	r3, r1, r3
 8003756:	43d9      	mvns	r1, r3
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800375c:	4313      	orrs	r3, r2
}
 800375e:	4618      	mov	r0, r3
 8003760:	3724      	adds	r7, #36	@ 0x24
 8003762:	46bd      	mov	sp, r7
 8003764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003768:	4770      	bx	lr

0800376a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800376a:	b580      	push	{r7, lr}
 800376c:	b082      	sub	sp, #8
 800376e:	af00      	add	r7, sp, #0
 8003770:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003772:	6878      	ldr	r0, [r7, #4]
 8003774:	f7ff ff4c 	bl	8003610 <__NVIC_SetPriorityGrouping>
}
 8003778:	bf00      	nop
 800377a:	3708      	adds	r7, #8
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}

08003780 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003780:	b580      	push	{r7, lr}
 8003782:	b086      	sub	sp, #24
 8003784:	af00      	add	r7, sp, #0
 8003786:	4603      	mov	r3, r0
 8003788:	60b9      	str	r1, [r7, #8]
 800378a:	607a      	str	r2, [r7, #4]
 800378c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800378e:	2300      	movs	r3, #0
 8003790:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003792:	f7ff ff61 	bl	8003658 <__NVIC_GetPriorityGrouping>
 8003796:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003798:	687a      	ldr	r2, [r7, #4]
 800379a:	68b9      	ldr	r1, [r7, #8]
 800379c:	6978      	ldr	r0, [r7, #20]
 800379e:	f7ff ffb1 	bl	8003704 <NVIC_EncodePriority>
 80037a2:	4602      	mov	r2, r0
 80037a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037a8:	4611      	mov	r1, r2
 80037aa:	4618      	mov	r0, r3
 80037ac:	f7ff ff80 	bl	80036b0 <__NVIC_SetPriority>
}
 80037b0:	bf00      	nop
 80037b2:	3718      	adds	r7, #24
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}

080037b8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b082      	sub	sp, #8
 80037bc:	af00      	add	r7, sp, #0
 80037be:	4603      	mov	r3, r0
 80037c0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80037c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037c6:	4618      	mov	r0, r3
 80037c8:	f7ff ff54 	bl	8003674 <__NVIC_EnableIRQ>
}
 80037cc:	bf00      	nop
 80037ce:	3708      	adds	r7, #8
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bd80      	pop	{r7, pc}

080037d4 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b082      	sub	sp, #8
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d101      	bne.n	80037e6 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e054      	b.n	8003890 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	7f5b      	ldrb	r3, [r3, #29]
 80037ea:	b2db      	uxtb	r3, r3
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d105      	bne.n	80037fc <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2200      	movs	r2, #0
 80037f4:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80037f6:	6878      	ldr	r0, [r7, #4]
 80037f8:	f7fe fa4e 	bl	8001c98 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2202      	movs	r2, #2
 8003800:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	791b      	ldrb	r3, [r3, #4]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d10c      	bne.n	8003824 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a22      	ldr	r2, [pc, #136]	@ (8003898 <HAL_CRC_Init+0xc4>)
 8003810:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	689a      	ldr	r2, [r3, #8]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f022 0218 	bic.w	r2, r2, #24
 8003820:	609a      	str	r2, [r3, #8]
 8003822:	e00c      	b.n	800383e <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6899      	ldr	r1, [r3, #8]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	68db      	ldr	r3, [r3, #12]
 800382c:	461a      	mov	r2, r3
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	f000 f834 	bl	800389c <HAL_CRCEx_Polynomial_Set>
 8003834:	4603      	mov	r3, r0
 8003836:	2b00      	cmp	r3, #0
 8003838:	d001      	beq.n	800383e <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	e028      	b.n	8003890 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	795b      	ldrb	r3, [r3, #5]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d105      	bne.n	8003852 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800384e:	611a      	str	r2, [r3, #16]
 8003850:	e004      	b.n	800385c <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	687a      	ldr	r2, [r7, #4]
 8003858:	6912      	ldr	r2, [r2, #16]
 800385a:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	695a      	ldr	r2, [r3, #20]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	430a      	orrs	r2, r1
 8003870:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	689b      	ldr	r3, [r3, #8]
 8003878:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	699a      	ldr	r2, [r3, #24]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	430a      	orrs	r2, r1
 8003886:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2201      	movs	r2, #1
 800388c:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800388e:	2300      	movs	r3, #0
}
 8003890:	4618      	mov	r0, r3
 8003892:	3708      	adds	r7, #8
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}
 8003898:	04c11db7 	.word	0x04c11db7

0800389c <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 800389c:	b480      	push	{r7}
 800389e:	b087      	sub	sp, #28
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	60f8      	str	r0, [r7, #12]
 80038a4:	60b9      	str	r1, [r7, #8]
 80038a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038a8:	2300      	movs	r3, #0
 80038aa:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 80038ac:	231f      	movs	r3, #31
 80038ae:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 80038b0:	68bb      	ldr	r3, [r7, #8]
 80038b2:	f003 0301 	and.w	r3, r3, #1
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d102      	bne.n	80038c0 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	75fb      	strb	r3, [r7, #23]
 80038be:	e063      	b.n	8003988 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 80038c0:	bf00      	nop
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	1e5a      	subs	r2, r3, #1
 80038c6:	613a      	str	r2, [r7, #16]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d009      	beq.n	80038e0 <HAL_CRCEx_Polynomial_Set+0x44>
 80038cc:	693b      	ldr	r3, [r7, #16]
 80038ce:	f003 031f 	and.w	r3, r3, #31
 80038d2:	68ba      	ldr	r2, [r7, #8]
 80038d4:	fa22 f303 	lsr.w	r3, r2, r3
 80038d8:	f003 0301 	and.w	r3, r3, #1
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d0f0      	beq.n	80038c2 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2b18      	cmp	r3, #24
 80038e4:	d846      	bhi.n	8003974 <HAL_CRCEx_Polynomial_Set+0xd8>
 80038e6:	a201      	add	r2, pc, #4	@ (adr r2, 80038ec <HAL_CRCEx_Polynomial_Set+0x50>)
 80038e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038ec:	0800397b 	.word	0x0800397b
 80038f0:	08003975 	.word	0x08003975
 80038f4:	08003975 	.word	0x08003975
 80038f8:	08003975 	.word	0x08003975
 80038fc:	08003975 	.word	0x08003975
 8003900:	08003975 	.word	0x08003975
 8003904:	08003975 	.word	0x08003975
 8003908:	08003975 	.word	0x08003975
 800390c:	08003969 	.word	0x08003969
 8003910:	08003975 	.word	0x08003975
 8003914:	08003975 	.word	0x08003975
 8003918:	08003975 	.word	0x08003975
 800391c:	08003975 	.word	0x08003975
 8003920:	08003975 	.word	0x08003975
 8003924:	08003975 	.word	0x08003975
 8003928:	08003975 	.word	0x08003975
 800392c:	0800395d 	.word	0x0800395d
 8003930:	08003975 	.word	0x08003975
 8003934:	08003975 	.word	0x08003975
 8003938:	08003975 	.word	0x08003975
 800393c:	08003975 	.word	0x08003975
 8003940:	08003975 	.word	0x08003975
 8003944:	08003975 	.word	0x08003975
 8003948:	08003975 	.word	0x08003975
 800394c:	08003951 	.word	0x08003951
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8003950:	693b      	ldr	r3, [r7, #16]
 8003952:	2b06      	cmp	r3, #6
 8003954:	d913      	bls.n	800397e <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800395a:	e010      	b.n	800397e <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	2b07      	cmp	r3, #7
 8003960:	d90f      	bls.n	8003982 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8003966:	e00c      	b.n	8003982 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8003968:	693b      	ldr	r3, [r7, #16]
 800396a:	2b0f      	cmp	r3, #15
 800396c:	d90b      	bls.n	8003986 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8003972:	e008      	b.n	8003986 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8003974:	2301      	movs	r3, #1
 8003976:	75fb      	strb	r3, [r7, #23]
        break;
 8003978:	e006      	b.n	8003988 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800397a:	bf00      	nop
 800397c:	e004      	b.n	8003988 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800397e:	bf00      	nop
 8003980:	e002      	b.n	8003988 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8003982:	bf00      	nop
 8003984:	e000      	b.n	8003988 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8003986:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8003988:	7dfb      	ldrb	r3, [r7, #23]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d10d      	bne.n	80039aa <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	68ba      	ldr	r2, [r7, #8]
 8003994:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	689b      	ldr	r3, [r3, #8]
 800399c:	f023 0118 	bic.w	r1, r3, #24
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	687a      	ldr	r2, [r7, #4]
 80039a6:	430a      	orrs	r2, r1
 80039a8:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 80039aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	371c      	adds	r7, #28
 80039b0:	46bd      	mov	sp, r7
 80039b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b6:	4770      	bx	lr

080039b8 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b082      	sub	sp, #8
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d101      	bne.n	80039ca <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	e069      	b.n	8003a9e <HAL_DCMI_Init+0xe6>
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80039d0:	b2db      	uxtb	r3, r3
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d102      	bne.n	80039dc <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	f7fe f97e 	bl	8001cd8 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2202      	movs	r2, #2
 80039e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

#ifdef DCMI_CR_BSM
  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	699b      	ldr	r3, [r3, #24]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d002      	beq.n	80039f2 <HAL_DCMI_Init+0x3a>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
    is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2200      	movs	r2, #0
 80039f0:	625a      	str	r2, [r3, #36]	@ 0x24
  }
#endif
  /* Configures the HS, VS, DE and PC polarity */
#ifdef DCMI_CR_BSM
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	6819      	ldr	r1, [r3, #0]
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681a      	ldr	r2, [r3, #0]
 80039fc:	4b2a      	ldr	r3, [pc, #168]	@ (8003aa8 <HAL_DCMI_Init+0xf0>)
 80039fe:	400b      	ands	r3, r1
 8003a00:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS | \
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	6819      	ldr	r1, [r3, #0]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	685a      	ldr	r2, [r3, #4]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	695b      	ldr	r3, [r3, #20]
 8003a10:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8003a16:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	691b      	ldr	r3, [r3, #16]
 8003a1c:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8003a22:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	699b      	ldr	r3, [r3, #24]
 8003a28:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8003a2e:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a34:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8003a3a:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a40:	431a      	orrs	r2, r3
                                    hdcmi->Init.LineSelectStart);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8003a46:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	430a      	orrs	r2, r1
 8003a4e:	601a      	str	r2, [r3, #0]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
                                    hdcmi->Init.JPEGMode);
#endif

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	2b10      	cmp	r3, #16
 8003a56:	d112      	bne.n	8003a7e <HAL_DCMI_Init+0xc6>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	7f1b      	ldrb	r3, [r3, #28]
 8003a5c:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	7f5b      	ldrb	r3, [r3, #29]
 8003a62:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8003a64:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	7f9b      	ldrb	r3, [r3, #30]
 8003a6a:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8003a6c:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	7fdb      	ldrb	r3, [r3, #31]
 8003a74:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8003a7a:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8003a7c:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	68da      	ldr	r2, [r3, #12]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f042 021e 	orr.w	r2, r2, #30
 8003a8c:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2200      	movs	r2, #0
 8003a92:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2201      	movs	r2, #1
 8003a98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003a9c:	2300      	movs	r3, #0
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	3708      	adds	r7, #8
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}
 8003aa6:	bf00      	nop
 8003aa8:	ffe0f007 	.word	0xffe0f007

08003aac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b086      	sub	sp, #24
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003ab8:	f7ff fae2 	bl	8003080 <HAL_GetTick>
 8003abc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d101      	bne.n	8003ac8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	e099      	b.n	8003bfc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2202      	movs	r2, #2
 8003acc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	681a      	ldr	r2, [r3, #0]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f022 0201 	bic.w	r2, r2, #1
 8003ae6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ae8:	e00f      	b.n	8003b0a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003aea:	f7ff fac9 	bl	8003080 <HAL_GetTick>
 8003aee:	4602      	mov	r2, r0
 8003af0:	693b      	ldr	r3, [r7, #16]
 8003af2:	1ad3      	subs	r3, r2, r3
 8003af4:	2b05      	cmp	r3, #5
 8003af6:	d908      	bls.n	8003b0a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2220      	movs	r2, #32
 8003afc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2203      	movs	r2, #3
 8003b02:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003b06:	2303      	movs	r3, #3
 8003b08:	e078      	b.n	8003bfc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f003 0301 	and.w	r3, r3, #1
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d1e8      	bne.n	8003aea <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003b20:	697a      	ldr	r2, [r7, #20]
 8003b22:	4b38      	ldr	r3, [pc, #224]	@ (8003c04 <HAL_DMA_Init+0x158>)
 8003b24:	4013      	ands	r3, r2
 8003b26:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	685a      	ldr	r2, [r3, #4]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b36:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	691b      	ldr	r3, [r3, #16]
 8003b3c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b42:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	699b      	ldr	r3, [r3, #24]
 8003b48:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b4e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6a1b      	ldr	r3, [r3, #32]
 8003b54:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b56:	697a      	ldr	r2, [r7, #20]
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b60:	2b04      	cmp	r3, #4
 8003b62:	d107      	bne.n	8003b74 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	697a      	ldr	r2, [r7, #20]
 8003b70:	4313      	orrs	r3, r2
 8003b72:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	697a      	ldr	r2, [r7, #20]
 8003b7a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	695b      	ldr	r3, [r3, #20]
 8003b82:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	f023 0307 	bic.w	r3, r3, #7
 8003b8a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b90:	697a      	ldr	r2, [r7, #20]
 8003b92:	4313      	orrs	r3, r2
 8003b94:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b9a:	2b04      	cmp	r3, #4
 8003b9c:	d117      	bne.n	8003bce <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ba2:	697a      	ldr	r2, [r7, #20]
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d00e      	beq.n	8003bce <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003bb0:	6878      	ldr	r0, [r7, #4]
 8003bb2:	f000 fa83 	bl	80040bc <DMA_CheckFifoParam>
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d008      	beq.n	8003bce <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2240      	movs	r2, #64	@ 0x40
 8003bc0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e016      	b.n	8003bfc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	697a      	ldr	r2, [r7, #20]
 8003bd4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003bd6:	6878      	ldr	r0, [r7, #4]
 8003bd8:	f000 fa3a 	bl	8004050 <DMA_CalcBaseAndBitshift>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003be4:	223f      	movs	r2, #63	@ 0x3f
 8003be6:	409a      	lsls	r2, r3
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2201      	movs	r2, #1
 8003bf6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003bfa:	2300      	movs	r3, #0
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	3718      	adds	r7, #24
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bd80      	pop	{r7, pc}
 8003c04:	f010803f 	.word	0xf010803f

08003c08 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b086      	sub	sp, #24
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	60f8      	str	r0, [r7, #12]
 8003c10:	60b9      	str	r1, [r7, #8]
 8003c12:	607a      	str	r2, [r7, #4]
 8003c14:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c16:	2300      	movs	r3, #0
 8003c18:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c1e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003c26:	2b01      	cmp	r3, #1
 8003c28:	d101      	bne.n	8003c2e <HAL_DMA_Start_IT+0x26>
 8003c2a:	2302      	movs	r3, #2
 8003c2c:	e048      	b.n	8003cc0 <HAL_DMA_Start_IT+0xb8>
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	2201      	movs	r2, #1
 8003c32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c3c:	b2db      	uxtb	r3, r3
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d137      	bne.n	8003cb2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	2202      	movs	r2, #2
 8003c46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	687a      	ldr	r2, [r7, #4]
 8003c54:	68b9      	ldr	r1, [r7, #8]
 8003c56:	68f8      	ldr	r0, [r7, #12]
 8003c58:	f000 f9cc 	bl	8003ff4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c60:	223f      	movs	r2, #63	@ 0x3f
 8003c62:	409a      	lsls	r2, r3
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	681a      	ldr	r2, [r3, #0]
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f042 0216 	orr.w	r2, r2, #22
 8003c76:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	695a      	ldr	r2, [r3, #20]
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003c86:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d007      	beq.n	8003ca0 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	681a      	ldr	r2, [r3, #0]
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f042 0208 	orr.w	r2, r2, #8
 8003c9e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681a      	ldr	r2, [r3, #0]
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f042 0201 	orr.w	r2, r2, #1
 8003cae:	601a      	str	r2, [r3, #0]
 8003cb0:	e005      	b.n	8003cbe <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003cba:	2302      	movs	r3, #2
 8003cbc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003cbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	3718      	adds	r7, #24
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bd80      	pop	{r7, pc}

08003cc8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b086      	sub	sp, #24
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8003cd4:	4b8e      	ldr	r3, [pc, #568]	@ (8003f10 <HAL_DMA_IRQHandler+0x248>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4a8e      	ldr	r2, [pc, #568]	@ (8003f14 <HAL_DMA_IRQHandler+0x24c>)
 8003cda:	fba2 2303 	umull	r2, r3, r2, r3
 8003cde:	0a9b      	lsrs	r3, r3, #10
 8003ce0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ce6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003ce8:	693b      	ldr	r3, [r7, #16]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cf2:	2208      	movs	r2, #8
 8003cf4:	409a      	lsls	r2, r3
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	4013      	ands	r3, r2
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d01a      	beq.n	8003d34 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f003 0304 	and.w	r3, r3, #4
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d013      	beq.n	8003d34 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f022 0204 	bic.w	r2, r2, #4
 8003d1a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d20:	2208      	movs	r2, #8
 8003d22:	409a      	lsls	r2, r3
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d2c:	f043 0201 	orr.w	r2, r3, #1
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d38:	2201      	movs	r2, #1
 8003d3a:	409a      	lsls	r2, r3
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	4013      	ands	r3, r2
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d012      	beq.n	8003d6a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	695b      	ldr	r3, [r3, #20]
 8003d4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d00b      	beq.n	8003d6a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d56:	2201      	movs	r2, #1
 8003d58:	409a      	lsls	r2, r3
 8003d5a:	693b      	ldr	r3, [r7, #16]
 8003d5c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d62:	f043 0202 	orr.w	r2, r3, #2
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d6e:	2204      	movs	r2, #4
 8003d70:	409a      	lsls	r2, r3
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	4013      	ands	r3, r2
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d012      	beq.n	8003da0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f003 0302 	and.w	r3, r3, #2
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d00b      	beq.n	8003da0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d8c:	2204      	movs	r2, #4
 8003d8e:	409a      	lsls	r2, r3
 8003d90:	693b      	ldr	r3, [r7, #16]
 8003d92:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d98:	f043 0204 	orr.w	r2, r3, #4
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003da4:	2210      	movs	r2, #16
 8003da6:	409a      	lsls	r2, r3
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	4013      	ands	r3, r2
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d043      	beq.n	8003e38 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f003 0308 	and.w	r3, r3, #8
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d03c      	beq.n	8003e38 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dc2:	2210      	movs	r2, #16
 8003dc4:	409a      	lsls	r2, r3
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d018      	beq.n	8003e0a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d108      	bne.n	8003df8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d024      	beq.n	8003e38 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	4798      	blx	r3
 8003df6:	e01f      	b.n	8003e38 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d01b      	beq.n	8003e38 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e04:	6878      	ldr	r0, [r7, #4]
 8003e06:	4798      	blx	r3
 8003e08:	e016      	b.n	8003e38 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d107      	bne.n	8003e28 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	681a      	ldr	r2, [r3, #0]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f022 0208 	bic.w	r2, r2, #8
 8003e26:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d003      	beq.n	8003e38 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e34:	6878      	ldr	r0, [r7, #4]
 8003e36:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e3c:	2220      	movs	r2, #32
 8003e3e:	409a      	lsls	r2, r3
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	4013      	ands	r3, r2
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	f000 808f 	beq.w	8003f68 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f003 0310 	and.w	r3, r3, #16
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	f000 8087 	beq.w	8003f68 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e5e:	2220      	movs	r2, #32
 8003e60:	409a      	lsls	r2, r3
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003e6c:	b2db      	uxtb	r3, r3
 8003e6e:	2b05      	cmp	r3, #5
 8003e70:	d136      	bne.n	8003ee0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	681a      	ldr	r2, [r3, #0]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f022 0216 	bic.w	r2, r2, #22
 8003e80:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	695a      	ldr	r2, [r3, #20]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003e90:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d103      	bne.n	8003ea2 <HAL_DMA_IRQHandler+0x1da>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d007      	beq.n	8003eb2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	681a      	ldr	r2, [r3, #0]
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f022 0208 	bic.w	r2, r2, #8
 8003eb0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eb6:	223f      	movs	r2, #63	@ 0x3f
 8003eb8:	409a      	lsls	r2, r3
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d07e      	beq.n	8003fd4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003eda:	6878      	ldr	r0, [r7, #4]
 8003edc:	4798      	blx	r3
        }
        return;
 8003ede:	e079      	b.n	8003fd4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d01d      	beq.n	8003f2a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d10d      	bne.n	8003f18 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d031      	beq.n	8003f68 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f08:	6878      	ldr	r0, [r7, #4]
 8003f0a:	4798      	blx	r3
 8003f0c:	e02c      	b.n	8003f68 <HAL_DMA_IRQHandler+0x2a0>
 8003f0e:	bf00      	nop
 8003f10:	20012000 	.word	0x20012000
 8003f14:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d023      	beq.n	8003f68 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f24:	6878      	ldr	r0, [r7, #4]
 8003f26:	4798      	blx	r3
 8003f28:	e01e      	b.n	8003f68 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d10f      	bne.n	8003f58 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	681a      	ldr	r2, [r3, #0]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f022 0210 	bic.w	r2, r2, #16
 8003f46:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2200      	movs	r2, #0
 8003f54:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d003      	beq.n	8003f68 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f64:	6878      	ldr	r0, [r7, #4]
 8003f66:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d032      	beq.n	8003fd6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f74:	f003 0301 	and.w	r3, r3, #1
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d022      	beq.n	8003fc2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2205      	movs	r2, #5
 8003f80:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f022 0201 	bic.w	r2, r2, #1
 8003f92:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	3301      	adds	r3, #1
 8003f98:	60bb      	str	r3, [r7, #8]
 8003f9a:	697a      	ldr	r2, [r7, #20]
 8003f9c:	429a      	cmp	r2, r3
 8003f9e:	d307      	bcc.n	8003fb0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f003 0301 	and.w	r3, r3, #1
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d1f2      	bne.n	8003f94 <HAL_DMA_IRQHandler+0x2cc>
 8003fae:	e000      	b.n	8003fb2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003fb0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2201      	movs	r2, #1
 8003fb6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d005      	beq.n	8003fd6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	4798      	blx	r3
 8003fd2:	e000      	b.n	8003fd6 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003fd4:	bf00      	nop
    }
  }
}
 8003fd6:	3718      	adds	r7, #24
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bd80      	pop	{r7, pc}

08003fdc <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	b083      	sub	sp, #12
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	370c      	adds	r7, #12
 8003fec:	46bd      	mov	sp, r7
 8003fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff2:	4770      	bx	lr

08003ff4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b085      	sub	sp, #20
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	60f8      	str	r0, [r7, #12]
 8003ffc:	60b9      	str	r1, [r7, #8]
 8003ffe:	607a      	str	r2, [r7, #4]
 8004000:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	681a      	ldr	r2, [r3, #0]
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004010:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	683a      	ldr	r2, [r7, #0]
 8004018:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	689b      	ldr	r3, [r3, #8]
 800401e:	2b40      	cmp	r3, #64	@ 0x40
 8004020:	d108      	bne.n	8004034 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	687a      	ldr	r2, [r7, #4]
 8004028:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	68ba      	ldr	r2, [r7, #8]
 8004030:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004032:	e007      	b.n	8004044 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	68ba      	ldr	r2, [r7, #8]
 800403a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	687a      	ldr	r2, [r7, #4]
 8004042:	60da      	str	r2, [r3, #12]
}
 8004044:	bf00      	nop
 8004046:	3714      	adds	r7, #20
 8004048:	46bd      	mov	sp, r7
 800404a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404e:	4770      	bx	lr

08004050 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004050:	b480      	push	{r7}
 8004052:	b085      	sub	sp, #20
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	b2db      	uxtb	r3, r3
 800405e:	3b10      	subs	r3, #16
 8004060:	4a13      	ldr	r2, [pc, #76]	@ (80040b0 <DMA_CalcBaseAndBitshift+0x60>)
 8004062:	fba2 2303 	umull	r2, r3, r2, r3
 8004066:	091b      	lsrs	r3, r3, #4
 8004068:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800406a:	4a12      	ldr	r2, [pc, #72]	@ (80040b4 <DMA_CalcBaseAndBitshift+0x64>)
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	4413      	add	r3, r2
 8004070:	781b      	ldrb	r3, [r3, #0]
 8004072:	461a      	mov	r2, r3
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2b03      	cmp	r3, #3
 800407c:	d908      	bls.n	8004090 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	461a      	mov	r2, r3
 8004084:	4b0c      	ldr	r3, [pc, #48]	@ (80040b8 <DMA_CalcBaseAndBitshift+0x68>)
 8004086:	4013      	ands	r3, r2
 8004088:	1d1a      	adds	r2, r3, #4
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	659a      	str	r2, [r3, #88]	@ 0x58
 800408e:	e006      	b.n	800409e <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	461a      	mov	r2, r3
 8004096:	4b08      	ldr	r3, [pc, #32]	@ (80040b8 <DMA_CalcBaseAndBitshift+0x68>)
 8004098:	4013      	ands	r3, r2
 800409a:	687a      	ldr	r2, [r7, #4]
 800409c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80040a2:	4618      	mov	r0, r3
 80040a4:	3714      	adds	r7, #20
 80040a6:	46bd      	mov	sp, r7
 80040a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ac:	4770      	bx	lr
 80040ae:	bf00      	nop
 80040b0:	aaaaaaab 	.word	0xaaaaaaab
 80040b4:	08014a20 	.word	0x08014a20
 80040b8:	fffffc00 	.word	0xfffffc00

080040bc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80040bc:	b480      	push	{r7}
 80040be:	b085      	sub	sp, #20
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040c4:	2300      	movs	r3, #0
 80040c6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040cc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	699b      	ldr	r3, [r3, #24]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d11f      	bne.n	8004116 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80040d6:	68bb      	ldr	r3, [r7, #8]
 80040d8:	2b03      	cmp	r3, #3
 80040da:	d856      	bhi.n	800418a <DMA_CheckFifoParam+0xce>
 80040dc:	a201      	add	r2, pc, #4	@ (adr r2, 80040e4 <DMA_CheckFifoParam+0x28>)
 80040de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040e2:	bf00      	nop
 80040e4:	080040f5 	.word	0x080040f5
 80040e8:	08004107 	.word	0x08004107
 80040ec:	080040f5 	.word	0x080040f5
 80040f0:	0800418b 	.word	0x0800418b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040f8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d046      	beq.n	800418e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004100:	2301      	movs	r3, #1
 8004102:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004104:	e043      	b.n	800418e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800410a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800410e:	d140      	bne.n	8004192 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004110:	2301      	movs	r3, #1
 8004112:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004114:	e03d      	b.n	8004192 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	699b      	ldr	r3, [r3, #24]
 800411a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800411e:	d121      	bne.n	8004164 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	2b03      	cmp	r3, #3
 8004124:	d837      	bhi.n	8004196 <DMA_CheckFifoParam+0xda>
 8004126:	a201      	add	r2, pc, #4	@ (adr r2, 800412c <DMA_CheckFifoParam+0x70>)
 8004128:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800412c:	0800413d 	.word	0x0800413d
 8004130:	08004143 	.word	0x08004143
 8004134:	0800413d 	.word	0x0800413d
 8004138:	08004155 	.word	0x08004155
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	73fb      	strb	r3, [r7, #15]
      break;
 8004140:	e030      	b.n	80041a4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004146:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800414a:	2b00      	cmp	r3, #0
 800414c:	d025      	beq.n	800419a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800414e:	2301      	movs	r3, #1
 8004150:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004152:	e022      	b.n	800419a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004158:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800415c:	d11f      	bne.n	800419e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800415e:	2301      	movs	r3, #1
 8004160:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004162:	e01c      	b.n	800419e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004164:	68bb      	ldr	r3, [r7, #8]
 8004166:	2b02      	cmp	r3, #2
 8004168:	d903      	bls.n	8004172 <DMA_CheckFifoParam+0xb6>
 800416a:	68bb      	ldr	r3, [r7, #8]
 800416c:	2b03      	cmp	r3, #3
 800416e:	d003      	beq.n	8004178 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004170:	e018      	b.n	80041a4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	73fb      	strb	r3, [r7, #15]
      break;
 8004176:	e015      	b.n	80041a4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800417c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004180:	2b00      	cmp	r3, #0
 8004182:	d00e      	beq.n	80041a2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004184:	2301      	movs	r3, #1
 8004186:	73fb      	strb	r3, [r7, #15]
      break;
 8004188:	e00b      	b.n	80041a2 <DMA_CheckFifoParam+0xe6>
      break;
 800418a:	bf00      	nop
 800418c:	e00a      	b.n	80041a4 <DMA_CheckFifoParam+0xe8>
      break;
 800418e:	bf00      	nop
 8004190:	e008      	b.n	80041a4 <DMA_CheckFifoParam+0xe8>
      break;
 8004192:	bf00      	nop
 8004194:	e006      	b.n	80041a4 <DMA_CheckFifoParam+0xe8>
      break;
 8004196:	bf00      	nop
 8004198:	e004      	b.n	80041a4 <DMA_CheckFifoParam+0xe8>
      break;
 800419a:	bf00      	nop
 800419c:	e002      	b.n	80041a4 <DMA_CheckFifoParam+0xe8>
      break;   
 800419e:	bf00      	nop
 80041a0:	e000      	b.n	80041a4 <DMA_CheckFifoParam+0xe8>
      break;
 80041a2:	bf00      	nop
    }
  } 
  
  return status; 
 80041a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	3714      	adds	r7, #20
 80041aa:	46bd      	mov	sp, r7
 80041ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b0:	4770      	bx	lr
 80041b2:	bf00      	nop

080041b4 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b082      	sub	sp, #8
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d101      	bne.n	80041c6 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	e039      	b.n	800423a <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d106      	bne.n	80041e0 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2200      	movs	r2, #0
 80041d6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f7fd fe3a 	bl	8001e54 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2202      	movs	r2, #2
 80041e4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	685a      	ldr	r2, [r3, #4]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	430a      	orrs	r2, r1
 80041fc:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004204:	f023 0107 	bic.w	r1, r3, #7
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	689a      	ldr	r2, [r3, #8]
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	430a      	orrs	r2, r1
 8004212:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800421a:	4b0a      	ldr	r3, [pc, #40]	@ (8004244 <HAL_DMA2D_Init+0x90>)
 800421c:	4013      	ands	r3, r2
 800421e:	687a      	ldr	r2, [r7, #4]
 8004220:	68d1      	ldr	r1, [r2, #12]
 8004222:	687a      	ldr	r2, [r7, #4]
 8004224:	6812      	ldr	r2, [r2, #0]
 8004226:	430b      	orrs	r3, r1
 8004228:	6413      	str	r3, [r2, #64]	@ 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2200      	movs	r2, #0
 800422e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2201      	movs	r2, #1
 8004234:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8004238:	2300      	movs	r3, #0
}
 800423a:	4618      	mov	r0, r3
 800423c:	3708      	adds	r7, #8
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}
 8004242:	bf00      	nop
 8004244:	ffffc000 	.word	0xffffc000

08004248 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b084      	sub	sp, #16
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	f003 0301 	and.w	r3, r3, #1
 8004266:	2b00      	cmp	r3, #0
 8004268:	d026      	beq.n	80042b8 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004270:	2b00      	cmp	r3, #0
 8004272:	d021      	beq.n	80042b8 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	681a      	ldr	r2, [r3, #0]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004282:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004288:	f043 0201 	orr.w	r2, r3, #1
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	2201      	movs	r2, #1
 8004296:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2204      	movs	r2, #4
 800429c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2200      	movs	r2, #0
 80042a4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	695b      	ldr	r3, [r3, #20]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d003      	beq.n	80042b8 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	695b      	ldr	r3, [r3, #20]
 80042b4:	6878      	ldr	r0, [r7, #4]
 80042b6:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	f003 0320 	and.w	r3, r3, #32
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d026      	beq.n	8004310 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d021      	beq.n	8004310 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80042da:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	2220      	movs	r2, #32
 80042e2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042e8:	f043 0202 	orr.w	r2, r3, #2
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2204      	movs	r2, #4
 80042f4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2200      	movs	r2, #0
 80042fc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	695b      	ldr	r3, [r3, #20]
 8004304:	2b00      	cmp	r3, #0
 8004306:	d003      	beq.n	8004310 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	695b      	ldr	r3, [r3, #20]
 800430c:	6878      	ldr	r0, [r7, #4]
 800430e:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	f003 0308 	and.w	r3, r3, #8
 8004316:	2b00      	cmp	r3, #0
 8004318:	d026      	beq.n	8004368 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004320:	2b00      	cmp	r3, #0
 8004322:	d021      	beq.n	8004368 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	681a      	ldr	r2, [r3, #0]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004332:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	2208      	movs	r2, #8
 800433a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004340:	f043 0204 	orr.w	r2, r3, #4
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2204      	movs	r2, #4
 800434c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2200      	movs	r2, #0
 8004354:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	695b      	ldr	r3, [r3, #20]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d003      	beq.n	8004368 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	695b      	ldr	r3, [r3, #20]
 8004364:	6878      	ldr	r0, [r7, #4]
 8004366:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	f003 0304 	and.w	r3, r3, #4
 800436e:	2b00      	cmp	r3, #0
 8004370:	d013      	beq.n	800439a <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004378:	2b00      	cmp	r3, #0
 800437a:	d00e      	beq.n	800439a <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	681a      	ldr	r2, [r3, #0]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800438a:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	2204      	movs	r2, #4
 8004392:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	f000 f853 	bl	8004440 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	f003 0302 	and.w	r3, r3, #2
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d024      	beq.n	80043ee <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 80043a4:	68bb      	ldr	r3, [r7, #8]
 80043a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d01f      	beq.n	80043ee <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	681a      	ldr	r2, [r3, #0]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80043bc:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	2202      	movs	r2, #2
 80043c4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2201      	movs	r2, #1
 80043d2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2200      	movs	r2, #0
 80043da:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	691b      	ldr	r3, [r3, #16]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d003      	beq.n	80043ee <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	691b      	ldr	r3, [r3, #16]
 80043ea:	6878      	ldr	r0, [r7, #4]
 80043ec:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	f003 0310 	and.w	r3, r3, #16
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d01f      	beq.n	8004438 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 80043f8:	68bb      	ldr	r3, [r7, #8]
 80043fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d01a      	beq.n	8004438 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	681a      	ldr	r2, [r3, #0]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004410:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	2210      	movs	r2, #16
 8004418:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2201      	movs	r2, #1
 8004426:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2200      	movs	r2, #0
 800442e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8004432:	6878      	ldr	r0, [r7, #4]
 8004434:	f000 f80e 	bl	8004454 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8004438:	bf00      	nop
 800443a:	3710      	adds	r7, #16
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}

08004440 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8004440:	b480      	push	{r7}
 8004442:	b083      	sub	sp, #12
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8004448:	bf00      	nop
 800444a:	370c      	adds	r7, #12
 800444c:	46bd      	mov	sp, r7
 800444e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004452:	4770      	bx	lr

08004454 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8004454:	b480      	push	{r7}
 8004456:	b083      	sub	sp, #12
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 800445c:	bf00      	nop
 800445e:	370c      	adds	r7, #12
 8004460:	46bd      	mov	sp, r7
 8004462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004466:	4770      	bx	lr

08004468 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8004468:	b480      	push	{r7}
 800446a:	b087      	sub	sp, #28
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
 8004470:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004480:	2b01      	cmp	r3, #1
 8004482:	d101      	bne.n	8004488 <HAL_DMA2D_ConfigLayer+0x20>
 8004484:	2302      	movs	r3, #2
 8004486:	e079      	b.n	800457c <HAL_DMA2D_ConfigLayer+0x114>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2201      	movs	r2, #1
 800448c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2202      	movs	r2, #2
 8004494:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	011b      	lsls	r3, r3, #4
 800449c:	3318      	adds	r3, #24
 800449e:	687a      	ldr	r2, [r7, #4]
 80044a0:	4413      	add	r3, r2
 80044a2:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	685a      	ldr	r2, [r3, #4]
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	689b      	ldr	r3, [r3, #8]
 80044ac:	041b      	lsls	r3, r3, #16
 80044ae:	4313      	orrs	r3, r2
 80044b0:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 80044b2:	4b35      	ldr	r3, [pc, #212]	@ (8004588 <HAL_DMA2D_ConfigLayer+0x120>)
 80044b4:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	2b0a      	cmp	r3, #10
 80044bc:	d003      	beq.n	80044c6 <HAL_DMA2D_ConfigLayer+0x5e>
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	2b09      	cmp	r3, #9
 80044c4:	d107      	bne.n	80044d6 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80044c6:	693b      	ldr	r3, [r7, #16]
 80044c8:	68db      	ldr	r3, [r3, #12]
 80044ca:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80044ce:	697a      	ldr	r2, [r7, #20]
 80044d0:	4313      	orrs	r3, r2
 80044d2:	617b      	str	r3, [r7, #20]
 80044d4:	e005      	b.n	80044e2 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	68db      	ldr	r3, [r3, #12]
 80044da:	061b      	lsls	r3, r3, #24
 80044dc:	697a      	ldr	r2, [r7, #20]
 80044de:	4313      	orrs	r3, r2
 80044e0:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d120      	bne.n	800452a <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	43db      	mvns	r3, r3
 80044f2:	ea02 0103 	and.w	r1, r2, r3
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	697a      	ldr	r2, [r7, #20]
 80044fc:	430a      	orrs	r2, r1
 80044fe:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	693a      	ldr	r2, [r7, #16]
 8004506:	6812      	ldr	r2, [r2, #0]
 8004508:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800450a:	693b      	ldr	r3, [r7, #16]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	2b0a      	cmp	r3, #10
 8004510:	d003      	beq.n	800451a <HAL_DMA2D_ConfigLayer+0xb2>
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	2b09      	cmp	r3, #9
 8004518:	d127      	bne.n	800456a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	68da      	ldr	r2, [r3, #12]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8004526:	629a      	str	r2, [r3, #40]	@ 0x28
 8004528:	e01f      	b.n	800456a <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	69da      	ldr	r2, [r3, #28]
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	43db      	mvns	r3, r3
 8004534:	ea02 0103 	and.w	r1, r2, r3
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	697a      	ldr	r2, [r7, #20]
 800453e:	430a      	orrs	r2, r1
 8004540:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	693a      	ldr	r2, [r7, #16]
 8004548:	6812      	ldr	r2, [r2, #0]
 800454a:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800454c:	693b      	ldr	r3, [r7, #16]
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	2b0a      	cmp	r3, #10
 8004552:	d003      	beq.n	800455c <HAL_DMA2D_ConfigLayer+0xf4>
 8004554:	693b      	ldr	r3, [r7, #16]
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	2b09      	cmp	r3, #9
 800455a:	d106      	bne.n	800456a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 800455c:	693b      	ldr	r3, [r7, #16]
 800455e:	68da      	ldr	r2, [r3, #12]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8004568:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2201      	movs	r2, #1
 800456e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2200      	movs	r2, #0
 8004576:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 800457a:	2300      	movs	r3, #0
}
 800457c:	4618      	mov	r0, r3
 800457e:	371c      	adds	r7, #28
 8004580:	46bd      	mov	sp, r7
 8004582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004586:	4770      	bx	lr
 8004588:	ff03000f 	.word	0xff03000f

0800458c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b084      	sub	sp, #16
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d101      	bne.n	800459e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	e086      	b.n	80046ac <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d106      	bne.n	80045b6 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2220      	movs	r2, #32
 80045ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80045b0:	6878      	ldr	r0, [r7, #4]
 80045b2:	f7fd fc75 	bl	8001ea0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045b6:	4b3f      	ldr	r3, [pc, #252]	@ (80046b4 <HAL_ETH_Init+0x128>)
 80045b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045ba:	4a3e      	ldr	r2, [pc, #248]	@ (80046b4 <HAL_ETH_Init+0x128>)
 80045bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80045c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80045c2:	4b3c      	ldr	r3, [pc, #240]	@ (80046b4 <HAL_ETH_Init+0x128>)
 80045c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80045ca:	60bb      	str	r3, [r7, #8]
 80045cc:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80045ce:	4b3a      	ldr	r3, [pc, #232]	@ (80046b8 <HAL_ETH_Init+0x12c>)
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	4a39      	ldr	r2, [pc, #228]	@ (80046b8 <HAL_ETH_Init+0x12c>)
 80045d4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80045d8:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80045da:	4b37      	ldr	r3, [pc, #220]	@ (80046b8 <HAL_ETH_Init+0x12c>)
 80045dc:	685a      	ldr	r2, [r3, #4]
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	689b      	ldr	r3, [r3, #8]
 80045e2:	4935      	ldr	r1, [pc, #212]	@ (80046b8 <HAL_ETH_Init+0x12c>)
 80045e4:	4313      	orrs	r3, r2
 80045e6:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80045e8:	4b33      	ldr	r3, [pc, #204]	@ (80046b8 <HAL_ETH_Init+0x12c>)
 80045ea:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	687a      	ldr	r2, [r7, #4]
 80045f8:	6812      	ldr	r2, [r2, #0]
 80045fa:	f043 0301 	orr.w	r3, r3, #1
 80045fe:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004602:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004604:	f7fe fd3c 	bl	8003080 <HAL_GetTick>
 8004608:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800460a:	e011      	b.n	8004630 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 800460c:	f7fe fd38 	bl	8003080 <HAL_GetTick>
 8004610:	4602      	mov	r2, r0
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	1ad3      	subs	r3, r2, r3
 8004616:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800461a:	d909      	bls.n	8004630 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2204      	movs	r2, #4
 8004620:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	22e0      	movs	r2, #224	@ 0xe0
 8004628:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 800462c:	2301      	movs	r3, #1
 800462e:	e03d      	b.n	80046ac <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f003 0301 	and.w	r3, r3, #1
 800463e:	2b00      	cmp	r3, #0
 8004640:	d1e4      	bne.n	800460c <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	f000 f97a 	bl	800493c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8004648:	6878      	ldr	r0, [r7, #4]
 800464a:	f000 fa25 	bl	8004a98 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800464e:	6878      	ldr	r0, [r7, #4]
 8004650:	f000 fa7b 	bl	8004b4a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	461a      	mov	r2, r3
 800465a:	2100      	movs	r1, #0
 800465c:	6878      	ldr	r0, [r7, #4]
 800465e:	f000 f9e3 	bl	8004a28 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8004670:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681a      	ldr	r2, [r3, #0]
 800467e:	4b0f      	ldr	r3, [pc, #60]	@ (80046bc <HAL_ETH_Init+0x130>)
 8004680:	430b      	orrs	r3, r1
 8004682:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8004696:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2200      	movs	r2, #0
 800469e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2210      	movs	r2, #16
 80046a6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80046aa:	2300      	movs	r3, #0
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	3710      	adds	r7, #16
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}
 80046b4:	40023800 	.word	0x40023800
 80046b8:	40013800 	.word	0x40013800
 80046bc:	00020060 	.word	0x00020060

080046c0 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b084      	sub	sp, #16
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
 80046c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80046d2:	68fa      	ldr	r2, [r7, #12]
 80046d4:	4b53      	ldr	r3, [pc, #332]	@ (8004824 <ETH_SetMACConfig+0x164>)
 80046d6:	4013      	ands	r3, r2
 80046d8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	7b9b      	ldrb	r3, [r3, #14]
 80046de:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80046e0:	683a      	ldr	r2, [r7, #0]
 80046e2:	7c12      	ldrb	r2, [r2, #16]
 80046e4:	2a00      	cmp	r2, #0
 80046e6:	d102      	bne.n	80046ee <ETH_SetMACConfig+0x2e>
 80046e8:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80046ec:	e000      	b.n	80046f0 <ETH_SetMACConfig+0x30>
 80046ee:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80046f0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80046f2:	683a      	ldr	r2, [r7, #0]
 80046f4:	7c52      	ldrb	r2, [r2, #17]
 80046f6:	2a00      	cmp	r2, #0
 80046f8:	d102      	bne.n	8004700 <ETH_SetMACConfig+0x40>
 80046fa:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80046fe:	e000      	b.n	8004702 <ETH_SetMACConfig+0x42>
 8004700:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8004702:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8004708:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	7fdb      	ldrb	r3, [r3, #31]
 800470e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8004710:	431a      	orrs	r2, r3
                        macconf->Speed |
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8004716:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8004718:	683a      	ldr	r2, [r7, #0]
 800471a:	7f92      	ldrb	r2, [r2, #30]
 800471c:	2a00      	cmp	r2, #0
 800471e:	d102      	bne.n	8004726 <ETH_SetMACConfig+0x66>
 8004720:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004724:	e000      	b.n	8004728 <ETH_SetMACConfig+0x68>
 8004726:	2200      	movs	r2, #0
                        macconf->Speed |
 8004728:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	7f1b      	ldrb	r3, [r3, #28]
 800472e:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8004730:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8004736:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	791b      	ldrb	r3, [r3, #4]
 800473c:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 800473e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8004740:	683a      	ldr	r2, [r7, #0]
 8004742:	f892 2020 	ldrb.w	r2, [r2, #32]
 8004746:	2a00      	cmp	r2, #0
 8004748:	d102      	bne.n	8004750 <ETH_SetMACConfig+0x90>
 800474a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800474e:	e000      	b.n	8004752 <ETH_SetMACConfig+0x92>
 8004750:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8004752:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	7bdb      	ldrb	r3, [r3, #15]
 8004758:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800475a:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8004760:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004768:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800476a:	4313      	orrs	r3, r2
 800476c:	68fa      	ldr	r2, [r7, #12]
 800476e:	4313      	orrs	r3, r2
 8004770:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	68fa      	ldr	r2, [r7, #12]
 8004778:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004782:	2001      	movs	r0, #1
 8004784:	f7fe fc88 	bl	8003098 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	68fa      	ldr	r2, [r7, #12]
 800478e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	699b      	ldr	r3, [r3, #24]
 8004796:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8004798:	68fa      	ldr	r2, [r7, #12]
 800479a:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800479e:	4013      	ands	r3, r2
 80047a0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047a6:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80047a8:	683a      	ldr	r2, [r7, #0]
 80047aa:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 80047ae:	2a00      	cmp	r2, #0
 80047b0:	d101      	bne.n	80047b6 <ETH_SetMACConfig+0xf6>
 80047b2:	2280      	movs	r2, #128	@ 0x80
 80047b4:	e000      	b.n	80047b8 <ETH_SetMACConfig+0xf8>
 80047b6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80047b8:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80047be:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80047c0:	683a      	ldr	r2, [r7, #0]
 80047c2:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 80047c6:	2a01      	cmp	r2, #1
 80047c8:	d101      	bne.n	80047ce <ETH_SetMACConfig+0x10e>
 80047ca:	2208      	movs	r2, #8
 80047cc:	e000      	b.n	80047d0 <ETH_SetMACConfig+0x110>
 80047ce:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80047d0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80047d2:	683a      	ldr	r2, [r7, #0]
 80047d4:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 80047d8:	2a01      	cmp	r2, #1
 80047da:	d101      	bne.n	80047e0 <ETH_SetMACConfig+0x120>
 80047dc:	2204      	movs	r2, #4
 80047de:	e000      	b.n	80047e2 <ETH_SetMACConfig+0x122>
 80047e0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80047e2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80047e4:	683a      	ldr	r2, [r7, #0]
 80047e6:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 80047ea:	2a01      	cmp	r2, #1
 80047ec:	d101      	bne.n	80047f2 <ETH_SetMACConfig+0x132>
 80047ee:	2202      	movs	r2, #2
 80047f0:	e000      	b.n	80047f4 <ETH_SetMACConfig+0x134>
 80047f2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80047f4:	4313      	orrs	r3, r2
 80047f6:	68fa      	ldr	r2, [r7, #12]
 80047f8:	4313      	orrs	r3, r2
 80047fa:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	68fa      	ldr	r2, [r7, #12]
 8004802:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	699b      	ldr	r3, [r3, #24]
 800480a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800480c:	2001      	movs	r0, #1
 800480e:	f7fe fc43 	bl	8003098 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	68fa      	ldr	r2, [r7, #12]
 8004818:	619a      	str	r2, [r3, #24]
}
 800481a:	bf00      	nop
 800481c:	3710      	adds	r7, #16
 800481e:	46bd      	mov	sp, r7
 8004820:	bd80      	pop	{r7, pc}
 8004822:	bf00      	nop
 8004824:	fd20810f 	.word	0xfd20810f

08004828 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b084      	sub	sp, #16
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
 8004830:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800483a:	699b      	ldr	r3, [r3, #24]
 800483c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800483e:	68fa      	ldr	r2, [r7, #12]
 8004840:	4b3d      	ldr	r3, [pc, #244]	@ (8004938 <ETH_SetDMAConfig+0x110>)
 8004842:	4013      	ands	r3, r2
 8004844:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	7b1b      	ldrb	r3, [r3, #12]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d102      	bne.n	8004854 <ETH_SetDMAConfig+0x2c>
 800484e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8004852:	e000      	b.n	8004856 <ETH_SetDMAConfig+0x2e>
 8004854:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	7b5b      	ldrb	r3, [r3, #13]
 800485a:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800485c:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800485e:	683a      	ldr	r2, [r7, #0]
 8004860:	7f52      	ldrb	r2, [r2, #29]
 8004862:	2a00      	cmp	r2, #0
 8004864:	d102      	bne.n	800486c <ETH_SetDMAConfig+0x44>
 8004866:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800486a:	e000      	b.n	800486e <ETH_SetDMAConfig+0x46>
 800486c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800486e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	7b9b      	ldrb	r3, [r3, #14]
 8004874:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8004876:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 800487c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	7f1b      	ldrb	r3, [r3, #28]
 8004882:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8004884:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	7f9b      	ldrb	r3, [r3, #30]
 800488a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800488c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8004892:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800489a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800489c:	4313      	orrs	r3, r2
 800489e:	68fa      	ldr	r2, [r7, #12]
 80048a0:	4313      	orrs	r3, r2
 80048a2:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80048ac:	461a      	mov	r2, r3
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80048ba:	699b      	ldr	r3, [r3, #24]
 80048bc:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80048be:	2001      	movs	r0, #1
 80048c0:	f7fe fbea 	bl	8003098 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80048cc:	461a      	mov	r2, r3
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	791b      	ldrb	r3, [r3, #4]
 80048d6:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80048dc:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80048e2:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80048e8:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80048f0:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80048f2:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048f8:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80048fa:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8004900:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8004902:	687a      	ldr	r2, [r7, #4]
 8004904:	6812      	ldr	r2, [r2, #0]
 8004906:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800490a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800490e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800491c:	2001      	movs	r0, #1
 800491e:	f7fe fbbb 	bl	8003098 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800492a:	461a      	mov	r2, r3
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	6013      	str	r3, [r2, #0]
}
 8004930:	bf00      	nop
 8004932:	3710      	adds	r7, #16
 8004934:	46bd      	mov	sp, r7
 8004936:	bd80      	pop	{r7, pc}
 8004938:	f8de3f23 	.word	0xf8de3f23

0800493c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b0a6      	sub	sp, #152	@ 0x98
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8004944:	2301      	movs	r3, #1
 8004946:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800494a:	2301      	movs	r3, #1
 800494c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8004950:	2300      	movs	r3, #0
 8004952:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8004954:	2300      	movs	r3, #0
 8004956:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800495a:	2301      	movs	r3, #1
 800495c:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8004960:	2300      	movs	r3, #0
 8004962:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8004966:	2301      	movs	r3, #1
 8004968:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 800496c:	2301      	movs	r3, #1
 800496e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8004972:	2300      	movs	r3, #0
 8004974:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8004978:	2300      	movs	r3, #0
 800497a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800497e:	2300      	movs	r3, #0
 8004980:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8004982:	2300      	movs	r3, #0
 8004984:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8004988:	2300      	movs	r3, #0
 800498a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 800498c:	2300      	movs	r3, #0
 800498e:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8004992:	2300      	movs	r3, #0
 8004994:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8004998:	2300      	movs	r3, #0
 800499a:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 800499e:	2300      	movs	r3, #0
 80049a0:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80049a4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80049a8:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80049aa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80049ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80049b0:	2300      	movs	r3, #0
 80049b2:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80049b6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80049ba:	4619      	mov	r1, r3
 80049bc:	6878      	ldr	r0, [r7, #4]
 80049be:	f7ff fe7f 	bl	80046c0 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80049c2:	2301      	movs	r3, #1
 80049c4:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80049c6:	2301      	movs	r3, #1
 80049c8:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80049ca:	2301      	movs	r3, #1
 80049cc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80049d0:	2301      	movs	r3, #1
 80049d2:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80049d4:	2300      	movs	r3, #0
 80049d6:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80049d8:	2300      	movs	r3, #0
 80049da:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80049de:	2300      	movs	r3, #0
 80049e0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80049e4:	2300      	movs	r3, #0
 80049e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80049e8:	2301      	movs	r3, #1
 80049ea:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80049ee:	2301      	movs	r3, #1
 80049f0:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80049f2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80049f6:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80049f8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80049fc:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80049fe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004a02:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8004a04:	2301      	movs	r3, #1
 8004a06:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8004a0e:	2300      	movs	r3, #0
 8004a10:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8004a12:	f107 0308 	add.w	r3, r7, #8
 8004a16:	4619      	mov	r1, r3
 8004a18:	6878      	ldr	r0, [r7, #4]
 8004a1a:	f7ff ff05 	bl	8004828 <ETH_SetDMAConfig>
}
 8004a1e:	bf00      	nop
 8004a20:	3798      	adds	r7, #152	@ 0x98
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bd80      	pop	{r7, pc}
	...

08004a28 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b087      	sub	sp, #28
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	60f8      	str	r0, [r7, #12]
 8004a30:	60b9      	str	r1, [r7, #8]
 8004a32:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	3305      	adds	r3, #5
 8004a38:	781b      	ldrb	r3, [r3, #0]
 8004a3a:	021b      	lsls	r3, r3, #8
 8004a3c:	687a      	ldr	r2, [r7, #4]
 8004a3e:	3204      	adds	r2, #4
 8004a40:	7812      	ldrb	r2, [r2, #0]
 8004a42:	4313      	orrs	r3, r2
 8004a44:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8004a46:	68ba      	ldr	r2, [r7, #8]
 8004a48:	4b11      	ldr	r3, [pc, #68]	@ (8004a90 <ETH_MACAddressConfig+0x68>)
 8004a4a:	4413      	add	r3, r2
 8004a4c:	461a      	mov	r2, r3
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	3303      	adds	r3, #3
 8004a56:	781b      	ldrb	r3, [r3, #0]
 8004a58:	061a      	lsls	r2, r3, #24
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	3302      	adds	r3, #2
 8004a5e:	781b      	ldrb	r3, [r3, #0]
 8004a60:	041b      	lsls	r3, r3, #16
 8004a62:	431a      	orrs	r2, r3
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	3301      	adds	r3, #1
 8004a68:	781b      	ldrb	r3, [r3, #0]
 8004a6a:	021b      	lsls	r3, r3, #8
 8004a6c:	4313      	orrs	r3, r2
 8004a6e:	687a      	ldr	r2, [r7, #4]
 8004a70:	7812      	ldrb	r2, [r2, #0]
 8004a72:	4313      	orrs	r3, r2
 8004a74:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8004a76:	68ba      	ldr	r2, [r7, #8]
 8004a78:	4b06      	ldr	r3, [pc, #24]	@ (8004a94 <ETH_MACAddressConfig+0x6c>)
 8004a7a:	4413      	add	r3, r2
 8004a7c:	461a      	mov	r2, r3
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	6013      	str	r3, [r2, #0]
}
 8004a82:	bf00      	nop
 8004a84:	371c      	adds	r7, #28
 8004a86:	46bd      	mov	sp, r7
 8004a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8c:	4770      	bx	lr
 8004a8e:	bf00      	nop
 8004a90:	40028040 	.word	0x40028040
 8004a94:	40028044 	.word	0x40028044

08004a98 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b085      	sub	sp, #20
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	60fb      	str	r3, [r7, #12]
 8004aa4:	e03e      	b.n	8004b24 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	68d9      	ldr	r1, [r3, #12]
 8004aaa:	68fa      	ldr	r2, [r7, #12]
 8004aac:	4613      	mov	r3, r2
 8004aae:	009b      	lsls	r3, r3, #2
 8004ab0:	4413      	add	r3, r2
 8004ab2:	00db      	lsls	r3, r3, #3
 8004ab4:	440b      	add	r3, r1
 8004ab6:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	2200      	movs	r2, #0
 8004abc:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8004ac4:	68bb      	ldr	r3, [r7, #8]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8004aca:	68bb      	ldr	r3, [r7, #8]
 8004acc:	2200      	movs	r2, #0
 8004ace:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8004ad0:	68b9      	ldr	r1, [r7, #8]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	68fa      	ldr	r2, [r7, #12]
 8004ad6:	3206      	adds	r2, #6
 8004ad8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	2b02      	cmp	r3, #2
 8004aec:	d80c      	bhi.n	8004b08 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	68d9      	ldr	r1, [r3, #12]
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	1c5a      	adds	r2, r3, #1
 8004af6:	4613      	mov	r3, r2
 8004af8:	009b      	lsls	r3, r3, #2
 8004afa:	4413      	add	r3, r2
 8004afc:	00db      	lsls	r3, r3, #3
 8004afe:	440b      	add	r3, r1
 8004b00:	461a      	mov	r2, r3
 8004b02:	68bb      	ldr	r3, [r7, #8]
 8004b04:	60da      	str	r2, [r3, #12]
 8004b06:	e004      	b.n	8004b12 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	68db      	ldr	r3, [r3, #12]
 8004b0c:	461a      	mov	r2, r3
 8004b0e:	68bb      	ldr	r3, [r7, #8]
 8004b10:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8004b12:	68bb      	ldr	r3, [r7, #8]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8004b1a:	68bb      	ldr	r3, [r7, #8]
 8004b1c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	3301      	adds	r3, #1
 8004b22:	60fb      	str	r3, [r7, #12]
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	2b03      	cmp	r3, #3
 8004b28:	d9bd      	bls.n	8004aa6 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	68da      	ldr	r2, [r3, #12]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004b3c:	611a      	str	r2, [r3, #16]
}
 8004b3e:	bf00      	nop
 8004b40:	3714      	adds	r7, #20
 8004b42:	46bd      	mov	sp, r7
 8004b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b48:	4770      	bx	lr

08004b4a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8004b4a:	b480      	push	{r7}
 8004b4c:	b085      	sub	sp, #20
 8004b4e:	af00      	add	r7, sp, #0
 8004b50:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004b52:	2300      	movs	r3, #0
 8004b54:	60fb      	str	r3, [r7, #12]
 8004b56:	e048      	b.n	8004bea <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6919      	ldr	r1, [r3, #16]
 8004b5c:	68fa      	ldr	r2, [r7, #12]
 8004b5e:	4613      	mov	r3, r2
 8004b60:	009b      	lsls	r3, r3, #2
 8004b62:	4413      	add	r3, r2
 8004b64:	00db      	lsls	r3, r3, #3
 8004b66:	440b      	add	r3, r1
 8004b68:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8004b6a:	68bb      	ldr	r3, [r7, #8]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	2200      	movs	r2, #0
 8004b74:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8004b76:	68bb      	ldr	r3, [r7, #8]
 8004b78:	2200      	movs	r2, #0
 8004b7a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	2200      	movs	r2, #0
 8004b86:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8004b88:	68bb      	ldr	r3, [r7, #8]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8004b8e:	68bb      	ldr	r3, [r7, #8]
 8004b90:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004b94:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	695b      	ldr	r3, [r3, #20]
 8004b9a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8004ba2:	68bb      	ldr	r3, [r7, #8]
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004baa:	68bb      	ldr	r3, [r7, #8]
 8004bac:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8004bae:	68b9      	ldr	r1, [r7, #8]
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	68fa      	ldr	r2, [r7, #12]
 8004bb4:	3212      	adds	r2, #18
 8004bb6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	2b02      	cmp	r3, #2
 8004bbe:	d80c      	bhi.n	8004bda <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6919      	ldr	r1, [r3, #16]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	1c5a      	adds	r2, r3, #1
 8004bc8:	4613      	mov	r3, r2
 8004bca:	009b      	lsls	r3, r3, #2
 8004bcc:	4413      	add	r3, r2
 8004bce:	00db      	lsls	r3, r3, #3
 8004bd0:	440b      	add	r3, r1
 8004bd2:	461a      	mov	r2, r3
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	60da      	str	r2, [r3, #12]
 8004bd8:	e004      	b.n	8004be4 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	691b      	ldr	r3, [r3, #16]
 8004bde:	461a      	mov	r2, r3
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	3301      	adds	r3, #1
 8004be8:	60fb      	str	r3, [r7, #12]
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	2b03      	cmp	r3, #3
 8004bee:	d9b3      	bls.n	8004b58 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2200      	movs	r2, #0
 8004c06:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	691a      	ldr	r2, [r3, #16]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004c1a:	60da      	str	r2, [r3, #12]
}
 8004c1c:	bf00      	nop
 8004c1e:	3714      	adds	r7, #20
 8004c20:	46bd      	mov	sp, r7
 8004c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c26:	4770      	bx	lr

08004c28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b089      	sub	sp, #36	@ 0x24
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
 8004c30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004c32:	2300      	movs	r3, #0
 8004c34:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004c36:	2300      	movs	r3, #0
 8004c38:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8004c42:	2300      	movs	r3, #0
 8004c44:	61fb      	str	r3, [r7, #28]
 8004c46:	e175      	b.n	8004f34 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004c48:	2201      	movs	r2, #1
 8004c4a:	69fb      	ldr	r3, [r7, #28]
 8004c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c50:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	697a      	ldr	r2, [r7, #20]
 8004c58:	4013      	ands	r3, r2
 8004c5a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8004c5c:	693a      	ldr	r2, [r7, #16]
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	429a      	cmp	r2, r3
 8004c62:	f040 8164 	bne.w	8004f2e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	f003 0303 	and.w	r3, r3, #3
 8004c6e:	2b01      	cmp	r3, #1
 8004c70:	d005      	beq.n	8004c7e <HAL_GPIO_Init+0x56>
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	f003 0303 	and.w	r3, r3, #3
 8004c7a:	2b02      	cmp	r3, #2
 8004c7c:	d130      	bne.n	8004ce0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	689b      	ldr	r3, [r3, #8]
 8004c82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004c84:	69fb      	ldr	r3, [r7, #28]
 8004c86:	005b      	lsls	r3, r3, #1
 8004c88:	2203      	movs	r2, #3
 8004c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c8e:	43db      	mvns	r3, r3
 8004c90:	69ba      	ldr	r2, [r7, #24]
 8004c92:	4013      	ands	r3, r2
 8004c94:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	68da      	ldr	r2, [r3, #12]
 8004c9a:	69fb      	ldr	r3, [r7, #28]
 8004c9c:	005b      	lsls	r3, r3, #1
 8004c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004ca2:	69ba      	ldr	r2, [r7, #24]
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	69ba      	ldr	r2, [r7, #24]
 8004cac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004cb4:	2201      	movs	r2, #1
 8004cb6:	69fb      	ldr	r3, [r7, #28]
 8004cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cbc:	43db      	mvns	r3, r3
 8004cbe:	69ba      	ldr	r2, [r7, #24]
 8004cc0:	4013      	ands	r3, r2
 8004cc2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	091b      	lsrs	r3, r3, #4
 8004cca:	f003 0201 	and.w	r2, r3, #1
 8004cce:	69fb      	ldr	r3, [r7, #28]
 8004cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8004cd4:	69ba      	ldr	r2, [r7, #24]
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	69ba      	ldr	r2, [r7, #24]
 8004cde:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	f003 0303 	and.w	r3, r3, #3
 8004ce8:	2b03      	cmp	r3, #3
 8004cea:	d017      	beq.n	8004d1c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	68db      	ldr	r3, [r3, #12]
 8004cf0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004cf2:	69fb      	ldr	r3, [r7, #28]
 8004cf4:	005b      	lsls	r3, r3, #1
 8004cf6:	2203      	movs	r2, #3
 8004cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cfc:	43db      	mvns	r3, r3
 8004cfe:	69ba      	ldr	r2, [r7, #24]
 8004d00:	4013      	ands	r3, r2
 8004d02:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	689a      	ldr	r2, [r3, #8]
 8004d08:	69fb      	ldr	r3, [r7, #28]
 8004d0a:	005b      	lsls	r3, r3, #1
 8004d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d10:	69ba      	ldr	r2, [r7, #24]
 8004d12:	4313      	orrs	r3, r2
 8004d14:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	69ba      	ldr	r2, [r7, #24]
 8004d1a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	f003 0303 	and.w	r3, r3, #3
 8004d24:	2b02      	cmp	r3, #2
 8004d26:	d123      	bne.n	8004d70 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004d28:	69fb      	ldr	r3, [r7, #28]
 8004d2a:	08da      	lsrs	r2, r3, #3
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	3208      	adds	r2, #8
 8004d30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004d36:	69fb      	ldr	r3, [r7, #28]
 8004d38:	f003 0307 	and.w	r3, r3, #7
 8004d3c:	009b      	lsls	r3, r3, #2
 8004d3e:	220f      	movs	r2, #15
 8004d40:	fa02 f303 	lsl.w	r3, r2, r3
 8004d44:	43db      	mvns	r3, r3
 8004d46:	69ba      	ldr	r2, [r7, #24]
 8004d48:	4013      	ands	r3, r2
 8004d4a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	691a      	ldr	r2, [r3, #16]
 8004d50:	69fb      	ldr	r3, [r7, #28]
 8004d52:	f003 0307 	and.w	r3, r3, #7
 8004d56:	009b      	lsls	r3, r3, #2
 8004d58:	fa02 f303 	lsl.w	r3, r2, r3
 8004d5c:	69ba      	ldr	r2, [r7, #24]
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8004d62:	69fb      	ldr	r3, [r7, #28]
 8004d64:	08da      	lsrs	r2, r3, #3
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	3208      	adds	r2, #8
 8004d6a:	69b9      	ldr	r1, [r7, #24]
 8004d6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004d76:	69fb      	ldr	r3, [r7, #28]
 8004d78:	005b      	lsls	r3, r3, #1
 8004d7a:	2203      	movs	r2, #3
 8004d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d80:	43db      	mvns	r3, r3
 8004d82:	69ba      	ldr	r2, [r7, #24]
 8004d84:	4013      	ands	r3, r2
 8004d86:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	f003 0203 	and.w	r2, r3, #3
 8004d90:	69fb      	ldr	r3, [r7, #28]
 8004d92:	005b      	lsls	r3, r3, #1
 8004d94:	fa02 f303 	lsl.w	r3, r2, r3
 8004d98:	69ba      	ldr	r2, [r7, #24]
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	69ba      	ldr	r2, [r7, #24]
 8004da2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	f000 80be 	beq.w	8004f2e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004db2:	4b66      	ldr	r3, [pc, #408]	@ (8004f4c <HAL_GPIO_Init+0x324>)
 8004db4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004db6:	4a65      	ldr	r2, [pc, #404]	@ (8004f4c <HAL_GPIO_Init+0x324>)
 8004db8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004dbc:	6453      	str	r3, [r2, #68]	@ 0x44
 8004dbe:	4b63      	ldr	r3, [pc, #396]	@ (8004f4c <HAL_GPIO_Init+0x324>)
 8004dc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dc2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004dc6:	60fb      	str	r3, [r7, #12]
 8004dc8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004dca:	4a61      	ldr	r2, [pc, #388]	@ (8004f50 <HAL_GPIO_Init+0x328>)
 8004dcc:	69fb      	ldr	r3, [r7, #28]
 8004dce:	089b      	lsrs	r3, r3, #2
 8004dd0:	3302      	adds	r3, #2
 8004dd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004dd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004dd8:	69fb      	ldr	r3, [r7, #28]
 8004dda:	f003 0303 	and.w	r3, r3, #3
 8004dde:	009b      	lsls	r3, r3, #2
 8004de0:	220f      	movs	r2, #15
 8004de2:	fa02 f303 	lsl.w	r3, r2, r3
 8004de6:	43db      	mvns	r3, r3
 8004de8:	69ba      	ldr	r2, [r7, #24]
 8004dea:	4013      	ands	r3, r2
 8004dec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	4a58      	ldr	r2, [pc, #352]	@ (8004f54 <HAL_GPIO_Init+0x32c>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d037      	beq.n	8004e66 <HAL_GPIO_Init+0x23e>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	4a57      	ldr	r2, [pc, #348]	@ (8004f58 <HAL_GPIO_Init+0x330>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d031      	beq.n	8004e62 <HAL_GPIO_Init+0x23a>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	4a56      	ldr	r2, [pc, #344]	@ (8004f5c <HAL_GPIO_Init+0x334>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d02b      	beq.n	8004e5e <HAL_GPIO_Init+0x236>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	4a55      	ldr	r2, [pc, #340]	@ (8004f60 <HAL_GPIO_Init+0x338>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d025      	beq.n	8004e5a <HAL_GPIO_Init+0x232>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	4a54      	ldr	r2, [pc, #336]	@ (8004f64 <HAL_GPIO_Init+0x33c>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d01f      	beq.n	8004e56 <HAL_GPIO_Init+0x22e>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	4a53      	ldr	r2, [pc, #332]	@ (8004f68 <HAL_GPIO_Init+0x340>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d019      	beq.n	8004e52 <HAL_GPIO_Init+0x22a>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	4a52      	ldr	r2, [pc, #328]	@ (8004f6c <HAL_GPIO_Init+0x344>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d013      	beq.n	8004e4e <HAL_GPIO_Init+0x226>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	4a51      	ldr	r2, [pc, #324]	@ (8004f70 <HAL_GPIO_Init+0x348>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d00d      	beq.n	8004e4a <HAL_GPIO_Init+0x222>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	4a50      	ldr	r2, [pc, #320]	@ (8004f74 <HAL_GPIO_Init+0x34c>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d007      	beq.n	8004e46 <HAL_GPIO_Init+0x21e>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	4a4f      	ldr	r2, [pc, #316]	@ (8004f78 <HAL_GPIO_Init+0x350>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d101      	bne.n	8004e42 <HAL_GPIO_Init+0x21a>
 8004e3e:	2309      	movs	r3, #9
 8004e40:	e012      	b.n	8004e68 <HAL_GPIO_Init+0x240>
 8004e42:	230a      	movs	r3, #10
 8004e44:	e010      	b.n	8004e68 <HAL_GPIO_Init+0x240>
 8004e46:	2308      	movs	r3, #8
 8004e48:	e00e      	b.n	8004e68 <HAL_GPIO_Init+0x240>
 8004e4a:	2307      	movs	r3, #7
 8004e4c:	e00c      	b.n	8004e68 <HAL_GPIO_Init+0x240>
 8004e4e:	2306      	movs	r3, #6
 8004e50:	e00a      	b.n	8004e68 <HAL_GPIO_Init+0x240>
 8004e52:	2305      	movs	r3, #5
 8004e54:	e008      	b.n	8004e68 <HAL_GPIO_Init+0x240>
 8004e56:	2304      	movs	r3, #4
 8004e58:	e006      	b.n	8004e68 <HAL_GPIO_Init+0x240>
 8004e5a:	2303      	movs	r3, #3
 8004e5c:	e004      	b.n	8004e68 <HAL_GPIO_Init+0x240>
 8004e5e:	2302      	movs	r3, #2
 8004e60:	e002      	b.n	8004e68 <HAL_GPIO_Init+0x240>
 8004e62:	2301      	movs	r3, #1
 8004e64:	e000      	b.n	8004e68 <HAL_GPIO_Init+0x240>
 8004e66:	2300      	movs	r3, #0
 8004e68:	69fa      	ldr	r2, [r7, #28]
 8004e6a:	f002 0203 	and.w	r2, r2, #3
 8004e6e:	0092      	lsls	r2, r2, #2
 8004e70:	4093      	lsls	r3, r2
 8004e72:	69ba      	ldr	r2, [r7, #24]
 8004e74:	4313      	orrs	r3, r2
 8004e76:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004e78:	4935      	ldr	r1, [pc, #212]	@ (8004f50 <HAL_GPIO_Init+0x328>)
 8004e7a:	69fb      	ldr	r3, [r7, #28]
 8004e7c:	089b      	lsrs	r3, r3, #2
 8004e7e:	3302      	adds	r3, #2
 8004e80:	69ba      	ldr	r2, [r7, #24]
 8004e82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004e86:	4b3d      	ldr	r3, [pc, #244]	@ (8004f7c <HAL_GPIO_Init+0x354>)
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	43db      	mvns	r3, r3
 8004e90:	69ba      	ldr	r2, [r7, #24]
 8004e92:	4013      	ands	r3, r2
 8004e94:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	685b      	ldr	r3, [r3, #4]
 8004e9a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d003      	beq.n	8004eaa <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004ea2:	69ba      	ldr	r2, [r7, #24]
 8004ea4:	693b      	ldr	r3, [r7, #16]
 8004ea6:	4313      	orrs	r3, r2
 8004ea8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004eaa:	4a34      	ldr	r2, [pc, #208]	@ (8004f7c <HAL_GPIO_Init+0x354>)
 8004eac:	69bb      	ldr	r3, [r7, #24]
 8004eae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004eb0:	4b32      	ldr	r3, [pc, #200]	@ (8004f7c <HAL_GPIO_Init+0x354>)
 8004eb2:	68db      	ldr	r3, [r3, #12]
 8004eb4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	43db      	mvns	r3, r3
 8004eba:	69ba      	ldr	r2, [r7, #24]
 8004ebc:	4013      	ands	r3, r2
 8004ebe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	685b      	ldr	r3, [r3, #4]
 8004ec4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d003      	beq.n	8004ed4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004ecc:	69ba      	ldr	r2, [r7, #24]
 8004ece:	693b      	ldr	r3, [r7, #16]
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004ed4:	4a29      	ldr	r2, [pc, #164]	@ (8004f7c <HAL_GPIO_Init+0x354>)
 8004ed6:	69bb      	ldr	r3, [r7, #24]
 8004ed8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004eda:	4b28      	ldr	r3, [pc, #160]	@ (8004f7c <HAL_GPIO_Init+0x354>)
 8004edc:	685b      	ldr	r3, [r3, #4]
 8004ede:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ee0:	693b      	ldr	r3, [r7, #16]
 8004ee2:	43db      	mvns	r3, r3
 8004ee4:	69ba      	ldr	r2, [r7, #24]
 8004ee6:	4013      	ands	r3, r2
 8004ee8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	685b      	ldr	r3, [r3, #4]
 8004eee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d003      	beq.n	8004efe <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004ef6:	69ba      	ldr	r2, [r7, #24]
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	4313      	orrs	r3, r2
 8004efc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004efe:	4a1f      	ldr	r2, [pc, #124]	@ (8004f7c <HAL_GPIO_Init+0x354>)
 8004f00:	69bb      	ldr	r3, [r7, #24]
 8004f02:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004f04:	4b1d      	ldr	r3, [pc, #116]	@ (8004f7c <HAL_GPIO_Init+0x354>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f0a:	693b      	ldr	r3, [r7, #16]
 8004f0c:	43db      	mvns	r3, r3
 8004f0e:	69ba      	ldr	r2, [r7, #24]
 8004f10:	4013      	ands	r3, r2
 8004f12:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d003      	beq.n	8004f28 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004f20:	69ba      	ldr	r2, [r7, #24]
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	4313      	orrs	r3, r2
 8004f26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004f28:	4a14      	ldr	r2, [pc, #80]	@ (8004f7c <HAL_GPIO_Init+0x354>)
 8004f2a:	69bb      	ldr	r3, [r7, #24]
 8004f2c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8004f2e:	69fb      	ldr	r3, [r7, #28]
 8004f30:	3301      	adds	r3, #1
 8004f32:	61fb      	str	r3, [r7, #28]
 8004f34:	69fb      	ldr	r3, [r7, #28]
 8004f36:	2b0f      	cmp	r3, #15
 8004f38:	f67f ae86 	bls.w	8004c48 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004f3c:	bf00      	nop
 8004f3e:	bf00      	nop
 8004f40:	3724      	adds	r7, #36	@ 0x24
 8004f42:	46bd      	mov	sp, r7
 8004f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f48:	4770      	bx	lr
 8004f4a:	bf00      	nop
 8004f4c:	40023800 	.word	0x40023800
 8004f50:	40013800 	.word	0x40013800
 8004f54:	40020000 	.word	0x40020000
 8004f58:	40020400 	.word	0x40020400
 8004f5c:	40020800 	.word	0x40020800
 8004f60:	40020c00 	.word	0x40020c00
 8004f64:	40021000 	.word	0x40021000
 8004f68:	40021400 	.word	0x40021400
 8004f6c:	40021800 	.word	0x40021800
 8004f70:	40021c00 	.word	0x40021c00
 8004f74:	40022000 	.word	0x40022000
 8004f78:	40022400 	.word	0x40022400
 8004f7c:	40013c00 	.word	0x40013c00

08004f80 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b085      	sub	sp, #20
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
 8004f88:	460b      	mov	r3, r1
 8004f8a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	691a      	ldr	r2, [r3, #16]
 8004f90:	887b      	ldrh	r3, [r7, #2]
 8004f92:	4013      	ands	r3, r2
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d002      	beq.n	8004f9e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	73fb      	strb	r3, [r7, #15]
 8004f9c:	e001      	b.n	8004fa2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004fa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	3714      	adds	r7, #20
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fae:	4770      	bx	lr

08004fb0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b083      	sub	sp, #12
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
 8004fb8:	460b      	mov	r3, r1
 8004fba:	807b      	strh	r3, [r7, #2]
 8004fbc:	4613      	mov	r3, r2
 8004fbe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004fc0:	787b      	ldrb	r3, [r7, #1]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d003      	beq.n	8004fce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004fc6:	887a      	ldrh	r2, [r7, #2]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004fcc:	e003      	b.n	8004fd6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004fce:	887b      	ldrh	r3, [r7, #2]
 8004fd0:	041a      	lsls	r2, r3, #16
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	619a      	str	r2, [r3, #24]
}
 8004fd6:	bf00      	nop
 8004fd8:	370c      	adds	r7, #12
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe0:	4770      	bx	lr

08004fe2 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8004fe2:	b580      	push	{r7, lr}
 8004fe4:	b086      	sub	sp, #24
 8004fe6:	af02      	add	r7, sp, #8
 8004fe8:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d101      	bne.n	8004ff4 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	e059      	b.n	80050a8 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8005000:	b2db      	uxtb	r3, r3
 8005002:	2b00      	cmp	r3, #0
 8005004:	d106      	bne.n	8005014 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2200      	movs	r2, #0
 800500a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800500e:	6878      	ldr	r0, [r7, #4]
 8005010:	f00f f8c4 	bl	801419c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2203      	movs	r2, #3
 8005018:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005022:	d102      	bne.n	800502a <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2200      	movs	r2, #0
 8005028:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4618      	mov	r0, r3
 8005030:	f008 ff55 	bl	800dede <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6818      	ldr	r0, [r3, #0]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	7c1a      	ldrb	r2, [r3, #16]
 800503c:	f88d 2000 	strb.w	r2, [sp]
 8005040:	3304      	adds	r3, #4
 8005042:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005044:	f008 fee0 	bl	800de08 <USB_CoreInit>
 8005048:	4603      	mov	r3, r0
 800504a:	2b00      	cmp	r3, #0
 800504c:	d005      	beq.n	800505a <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2202      	movs	r2, #2
 8005052:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8005056:	2301      	movs	r3, #1
 8005058:	e026      	b.n	80050a8 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	2101      	movs	r1, #1
 8005060:	4618      	mov	r0, r3
 8005062:	f008 ff4d 	bl	800df00 <USB_SetCurrentMode>
 8005066:	4603      	mov	r3, r0
 8005068:	2b00      	cmp	r3, #0
 800506a:	d005      	beq.n	8005078 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2202      	movs	r2, #2
 8005070:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8005074:	2301      	movs	r3, #1
 8005076:	e017      	b.n	80050a8 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6818      	ldr	r0, [r3, #0]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	7c1a      	ldrb	r2, [r3, #16]
 8005080:	f88d 2000 	strb.w	r2, [sp]
 8005084:	3304      	adds	r3, #4
 8005086:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005088:	f009 f8f6 	bl	800e278 <USB_HostInit>
 800508c:	4603      	mov	r3, r0
 800508e:	2b00      	cmp	r3, #0
 8005090:	d005      	beq.n	800509e <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2202      	movs	r2, #2
 8005096:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800509a:	2301      	movs	r3, #1
 800509c:	e004      	b.n	80050a8 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2201      	movs	r2, #1
 80050a2:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 80050a6:	2300      	movs	r3, #0
}
 80050a8:	4618      	mov	r0, r3
 80050aa:	3710      	adds	r7, #16
 80050ac:	46bd      	mov	sp, r7
 80050ae:	bd80      	pop	{r7, pc}

080050b0 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80050b0:	b590      	push	{r4, r7, lr}
 80050b2:	b08b      	sub	sp, #44	@ 0x2c
 80050b4:	af04      	add	r7, sp, #16
 80050b6:	6078      	str	r0, [r7, #4]
 80050b8:	4608      	mov	r0, r1
 80050ba:	4611      	mov	r1, r2
 80050bc:	461a      	mov	r2, r3
 80050be:	4603      	mov	r3, r0
 80050c0:	70fb      	strb	r3, [r7, #3]
 80050c2:	460b      	mov	r3, r1
 80050c4:	70bb      	strb	r3, [r7, #2]
 80050c6:	4613      	mov	r3, r2
 80050c8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 80050ca:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80050cc:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80050d4:	2b01      	cmp	r3, #1
 80050d6:	d101      	bne.n	80050dc <HAL_HCD_HC_Init+0x2c>
 80050d8:	2302      	movs	r3, #2
 80050da:	e09d      	b.n	8005218 <HAL_HCD_HC_Init+0x168>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2201      	movs	r2, #1
 80050e0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 80050e4:	78fa      	ldrb	r2, [r7, #3]
 80050e6:	6879      	ldr	r1, [r7, #4]
 80050e8:	4613      	mov	r3, r2
 80050ea:	011b      	lsls	r3, r3, #4
 80050ec:	1a9b      	subs	r3, r3, r2
 80050ee:	009b      	lsls	r3, r3, #2
 80050f0:	440b      	add	r3, r1
 80050f2:	3319      	adds	r3, #25
 80050f4:	2200      	movs	r2, #0
 80050f6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80050f8:	78fa      	ldrb	r2, [r7, #3]
 80050fa:	6879      	ldr	r1, [r7, #4]
 80050fc:	4613      	mov	r3, r2
 80050fe:	011b      	lsls	r3, r3, #4
 8005100:	1a9b      	subs	r3, r3, r2
 8005102:	009b      	lsls	r3, r3, #2
 8005104:	440b      	add	r3, r1
 8005106:	3314      	adds	r3, #20
 8005108:	787a      	ldrb	r2, [r7, #1]
 800510a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800510c:	78fa      	ldrb	r2, [r7, #3]
 800510e:	6879      	ldr	r1, [r7, #4]
 8005110:	4613      	mov	r3, r2
 8005112:	011b      	lsls	r3, r3, #4
 8005114:	1a9b      	subs	r3, r3, r2
 8005116:	009b      	lsls	r3, r3, #2
 8005118:	440b      	add	r3, r1
 800511a:	3315      	adds	r3, #21
 800511c:	78fa      	ldrb	r2, [r7, #3]
 800511e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8005120:	78fa      	ldrb	r2, [r7, #3]
 8005122:	6879      	ldr	r1, [r7, #4]
 8005124:	4613      	mov	r3, r2
 8005126:	011b      	lsls	r3, r3, #4
 8005128:	1a9b      	subs	r3, r3, r2
 800512a:	009b      	lsls	r3, r3, #2
 800512c:	440b      	add	r3, r1
 800512e:	3326      	adds	r3, #38	@ 0x26
 8005130:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8005134:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8005136:	78fa      	ldrb	r2, [r7, #3]
 8005138:	78bb      	ldrb	r3, [r7, #2]
 800513a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800513e:	b2d8      	uxtb	r0, r3
 8005140:	6879      	ldr	r1, [r7, #4]
 8005142:	4613      	mov	r3, r2
 8005144:	011b      	lsls	r3, r3, #4
 8005146:	1a9b      	subs	r3, r3, r2
 8005148:	009b      	lsls	r3, r3, #2
 800514a:	440b      	add	r3, r1
 800514c:	3316      	adds	r3, #22
 800514e:	4602      	mov	r2, r0
 8005150:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8005152:	78fb      	ldrb	r3, [r7, #3]
 8005154:	4619      	mov	r1, r3
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	f000 fba4 	bl	80058a4 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 800515c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005160:	2b00      	cmp	r3, #0
 8005162:	da0a      	bge.n	800517a <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8005164:	78fa      	ldrb	r2, [r7, #3]
 8005166:	6879      	ldr	r1, [r7, #4]
 8005168:	4613      	mov	r3, r2
 800516a:	011b      	lsls	r3, r3, #4
 800516c:	1a9b      	subs	r3, r3, r2
 800516e:	009b      	lsls	r3, r3, #2
 8005170:	440b      	add	r3, r1
 8005172:	3317      	adds	r3, #23
 8005174:	2201      	movs	r2, #1
 8005176:	701a      	strb	r2, [r3, #0]
 8005178:	e009      	b.n	800518e <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800517a:	78fa      	ldrb	r2, [r7, #3]
 800517c:	6879      	ldr	r1, [r7, #4]
 800517e:	4613      	mov	r3, r2
 8005180:	011b      	lsls	r3, r3, #4
 8005182:	1a9b      	subs	r3, r3, r2
 8005184:	009b      	lsls	r3, r3, #2
 8005186:	440b      	add	r3, r1
 8005188:	3317      	adds	r3, #23
 800518a:	2200      	movs	r2, #0
 800518c:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4618      	mov	r0, r3
 8005194:	f009 f9c8 	bl	800e528 <USB_GetHostSpeed>
 8005198:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 800519a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800519e:	2b01      	cmp	r3, #1
 80051a0:	d10b      	bne.n	80051ba <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 80051a2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80051a6:	2b01      	cmp	r3, #1
 80051a8:	d107      	bne.n	80051ba <HAL_HCD_HC_Init+0x10a>
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d104      	bne.n	80051ba <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 80051b0:	697b      	ldr	r3, [r7, #20]
 80051b2:	2bbc      	cmp	r3, #188	@ 0xbc
 80051b4:	d901      	bls.n	80051ba <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 80051b6:	23bc      	movs	r3, #188	@ 0xbc
 80051b8:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 80051ba:	78fa      	ldrb	r2, [r7, #3]
 80051bc:	6879      	ldr	r1, [r7, #4]
 80051be:	4613      	mov	r3, r2
 80051c0:	011b      	lsls	r3, r3, #4
 80051c2:	1a9b      	subs	r3, r3, r2
 80051c4:	009b      	lsls	r3, r3, #2
 80051c6:	440b      	add	r3, r1
 80051c8:	3318      	adds	r3, #24
 80051ca:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80051ce:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 80051d0:	78fa      	ldrb	r2, [r7, #3]
 80051d2:	697b      	ldr	r3, [r7, #20]
 80051d4:	b298      	uxth	r0, r3
 80051d6:	6879      	ldr	r1, [r7, #4]
 80051d8:	4613      	mov	r3, r2
 80051da:	011b      	lsls	r3, r3, #4
 80051dc:	1a9b      	subs	r3, r3, r2
 80051de:	009b      	lsls	r3, r3, #2
 80051e0:	440b      	add	r3, r1
 80051e2:	3328      	adds	r3, #40	@ 0x28
 80051e4:	4602      	mov	r2, r0
 80051e6:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6818      	ldr	r0, [r3, #0]
 80051ec:	697b      	ldr	r3, [r7, #20]
 80051ee:	b29b      	uxth	r3, r3
 80051f0:	787c      	ldrb	r4, [r7, #1]
 80051f2:	78ba      	ldrb	r2, [r7, #2]
 80051f4:	78f9      	ldrb	r1, [r7, #3]
 80051f6:	9302      	str	r3, [sp, #8]
 80051f8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80051fc:	9301      	str	r3, [sp, #4]
 80051fe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005202:	9300      	str	r3, [sp, #0]
 8005204:	4623      	mov	r3, r4
 8005206:	f009 f9b7 	bl	800e578 <USB_HC_Init>
 800520a:	4603      	mov	r3, r0
 800520c:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2200      	movs	r2, #0
 8005212:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8005216:	7bfb      	ldrb	r3, [r7, #15]
}
 8005218:	4618      	mov	r0, r3
 800521a:	371c      	adds	r7, #28
 800521c:	46bd      	mov	sp, r7
 800521e:	bd90      	pop	{r4, r7, pc}

08005220 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b082      	sub	sp, #8
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
 8005228:	4608      	mov	r0, r1
 800522a:	4611      	mov	r1, r2
 800522c:	461a      	mov	r2, r3
 800522e:	4603      	mov	r3, r0
 8005230:	70fb      	strb	r3, [r7, #3]
 8005232:	460b      	mov	r3, r1
 8005234:	70bb      	strb	r3, [r7, #2]
 8005236:	4613      	mov	r3, r2
 8005238:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800523a:	78fa      	ldrb	r2, [r7, #3]
 800523c:	6879      	ldr	r1, [r7, #4]
 800523e:	4613      	mov	r3, r2
 8005240:	011b      	lsls	r3, r3, #4
 8005242:	1a9b      	subs	r3, r3, r2
 8005244:	009b      	lsls	r3, r3, #2
 8005246:	440b      	add	r3, r1
 8005248:	3317      	adds	r3, #23
 800524a:	78ba      	ldrb	r2, [r7, #2]
 800524c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800524e:	78fa      	ldrb	r2, [r7, #3]
 8005250:	6879      	ldr	r1, [r7, #4]
 8005252:	4613      	mov	r3, r2
 8005254:	011b      	lsls	r3, r3, #4
 8005256:	1a9b      	subs	r3, r3, r2
 8005258:	009b      	lsls	r3, r3, #2
 800525a:	440b      	add	r3, r1
 800525c:	3326      	adds	r3, #38	@ 0x26
 800525e:	787a      	ldrb	r2, [r7, #1]
 8005260:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8005262:	7c3b      	ldrb	r3, [r7, #16]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d114      	bne.n	8005292 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8005268:	78fa      	ldrb	r2, [r7, #3]
 800526a:	6879      	ldr	r1, [r7, #4]
 800526c:	4613      	mov	r3, r2
 800526e:	011b      	lsls	r3, r3, #4
 8005270:	1a9b      	subs	r3, r3, r2
 8005272:	009b      	lsls	r3, r3, #2
 8005274:	440b      	add	r3, r1
 8005276:	332a      	adds	r3, #42	@ 0x2a
 8005278:	2203      	movs	r2, #3
 800527a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 800527c:	78fa      	ldrb	r2, [r7, #3]
 800527e:	6879      	ldr	r1, [r7, #4]
 8005280:	4613      	mov	r3, r2
 8005282:	011b      	lsls	r3, r3, #4
 8005284:	1a9b      	subs	r3, r3, r2
 8005286:	009b      	lsls	r3, r3, #2
 8005288:	440b      	add	r3, r1
 800528a:	3319      	adds	r3, #25
 800528c:	7f3a      	ldrb	r2, [r7, #28]
 800528e:	701a      	strb	r2, [r3, #0]
 8005290:	e009      	b.n	80052a6 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005292:	78fa      	ldrb	r2, [r7, #3]
 8005294:	6879      	ldr	r1, [r7, #4]
 8005296:	4613      	mov	r3, r2
 8005298:	011b      	lsls	r3, r3, #4
 800529a:	1a9b      	subs	r3, r3, r2
 800529c:	009b      	lsls	r3, r3, #2
 800529e:	440b      	add	r3, r1
 80052a0:	332a      	adds	r3, #42	@ 0x2a
 80052a2:	2202      	movs	r2, #2
 80052a4:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80052a6:	787b      	ldrb	r3, [r7, #1]
 80052a8:	2b03      	cmp	r3, #3
 80052aa:	f200 8102 	bhi.w	80054b2 <HAL_HCD_HC_SubmitRequest+0x292>
 80052ae:	a201      	add	r2, pc, #4	@ (adr r2, 80052b4 <HAL_HCD_HC_SubmitRequest+0x94>)
 80052b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052b4:	080052c5 	.word	0x080052c5
 80052b8:	0800549d 	.word	0x0800549d
 80052bc:	08005389 	.word	0x08005389
 80052c0:	08005413 	.word	0x08005413
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80052c4:	7c3b      	ldrb	r3, [r7, #16]
 80052c6:	2b01      	cmp	r3, #1
 80052c8:	f040 80f5 	bne.w	80054b6 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 80052cc:	78bb      	ldrb	r3, [r7, #2]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d12d      	bne.n	800532e <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 80052d2:	8b3b      	ldrh	r3, [r7, #24]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d109      	bne.n	80052ec <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80052d8:	78fa      	ldrb	r2, [r7, #3]
 80052da:	6879      	ldr	r1, [r7, #4]
 80052dc:	4613      	mov	r3, r2
 80052de:	011b      	lsls	r3, r3, #4
 80052e0:	1a9b      	subs	r3, r3, r2
 80052e2:	009b      	lsls	r3, r3, #2
 80052e4:	440b      	add	r3, r1
 80052e6:	333d      	adds	r3, #61	@ 0x3d
 80052e8:	2201      	movs	r2, #1
 80052ea:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80052ec:	78fa      	ldrb	r2, [r7, #3]
 80052ee:	6879      	ldr	r1, [r7, #4]
 80052f0:	4613      	mov	r3, r2
 80052f2:	011b      	lsls	r3, r3, #4
 80052f4:	1a9b      	subs	r3, r3, r2
 80052f6:	009b      	lsls	r3, r3, #2
 80052f8:	440b      	add	r3, r1
 80052fa:	333d      	adds	r3, #61	@ 0x3d
 80052fc:	781b      	ldrb	r3, [r3, #0]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d10a      	bne.n	8005318 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005302:	78fa      	ldrb	r2, [r7, #3]
 8005304:	6879      	ldr	r1, [r7, #4]
 8005306:	4613      	mov	r3, r2
 8005308:	011b      	lsls	r3, r3, #4
 800530a:	1a9b      	subs	r3, r3, r2
 800530c:	009b      	lsls	r3, r3, #2
 800530e:	440b      	add	r3, r1
 8005310:	332a      	adds	r3, #42	@ 0x2a
 8005312:	2200      	movs	r2, #0
 8005314:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8005316:	e0ce      	b.n	80054b6 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005318:	78fa      	ldrb	r2, [r7, #3]
 800531a:	6879      	ldr	r1, [r7, #4]
 800531c:	4613      	mov	r3, r2
 800531e:	011b      	lsls	r3, r3, #4
 8005320:	1a9b      	subs	r3, r3, r2
 8005322:	009b      	lsls	r3, r3, #2
 8005324:	440b      	add	r3, r1
 8005326:	332a      	adds	r3, #42	@ 0x2a
 8005328:	2202      	movs	r2, #2
 800532a:	701a      	strb	r2, [r3, #0]
      break;
 800532c:	e0c3      	b.n	80054b6 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 800532e:	78fa      	ldrb	r2, [r7, #3]
 8005330:	6879      	ldr	r1, [r7, #4]
 8005332:	4613      	mov	r3, r2
 8005334:	011b      	lsls	r3, r3, #4
 8005336:	1a9b      	subs	r3, r3, r2
 8005338:	009b      	lsls	r3, r3, #2
 800533a:	440b      	add	r3, r1
 800533c:	331a      	adds	r3, #26
 800533e:	781b      	ldrb	r3, [r3, #0]
 8005340:	2b01      	cmp	r3, #1
 8005342:	f040 80b8 	bne.w	80054b6 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8005346:	78fa      	ldrb	r2, [r7, #3]
 8005348:	6879      	ldr	r1, [r7, #4]
 800534a:	4613      	mov	r3, r2
 800534c:	011b      	lsls	r3, r3, #4
 800534e:	1a9b      	subs	r3, r3, r2
 8005350:	009b      	lsls	r3, r3, #2
 8005352:	440b      	add	r3, r1
 8005354:	333c      	adds	r3, #60	@ 0x3c
 8005356:	781b      	ldrb	r3, [r3, #0]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d10a      	bne.n	8005372 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800535c:	78fa      	ldrb	r2, [r7, #3]
 800535e:	6879      	ldr	r1, [r7, #4]
 8005360:	4613      	mov	r3, r2
 8005362:	011b      	lsls	r3, r3, #4
 8005364:	1a9b      	subs	r3, r3, r2
 8005366:	009b      	lsls	r3, r3, #2
 8005368:	440b      	add	r3, r1
 800536a:	332a      	adds	r3, #42	@ 0x2a
 800536c:	2200      	movs	r2, #0
 800536e:	701a      	strb	r2, [r3, #0]
      break;
 8005370:	e0a1      	b.n	80054b6 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005372:	78fa      	ldrb	r2, [r7, #3]
 8005374:	6879      	ldr	r1, [r7, #4]
 8005376:	4613      	mov	r3, r2
 8005378:	011b      	lsls	r3, r3, #4
 800537a:	1a9b      	subs	r3, r3, r2
 800537c:	009b      	lsls	r3, r3, #2
 800537e:	440b      	add	r3, r1
 8005380:	332a      	adds	r3, #42	@ 0x2a
 8005382:	2202      	movs	r2, #2
 8005384:	701a      	strb	r2, [r3, #0]
      break;
 8005386:	e096      	b.n	80054b6 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8005388:	78bb      	ldrb	r3, [r7, #2]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d120      	bne.n	80053d0 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800538e:	78fa      	ldrb	r2, [r7, #3]
 8005390:	6879      	ldr	r1, [r7, #4]
 8005392:	4613      	mov	r3, r2
 8005394:	011b      	lsls	r3, r3, #4
 8005396:	1a9b      	subs	r3, r3, r2
 8005398:	009b      	lsls	r3, r3, #2
 800539a:	440b      	add	r3, r1
 800539c:	333d      	adds	r3, #61	@ 0x3d
 800539e:	781b      	ldrb	r3, [r3, #0]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d10a      	bne.n	80053ba <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80053a4:	78fa      	ldrb	r2, [r7, #3]
 80053a6:	6879      	ldr	r1, [r7, #4]
 80053a8:	4613      	mov	r3, r2
 80053aa:	011b      	lsls	r3, r3, #4
 80053ac:	1a9b      	subs	r3, r3, r2
 80053ae:	009b      	lsls	r3, r3, #2
 80053b0:	440b      	add	r3, r1
 80053b2:	332a      	adds	r3, #42	@ 0x2a
 80053b4:	2200      	movs	r2, #0
 80053b6:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80053b8:	e07e      	b.n	80054b8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80053ba:	78fa      	ldrb	r2, [r7, #3]
 80053bc:	6879      	ldr	r1, [r7, #4]
 80053be:	4613      	mov	r3, r2
 80053c0:	011b      	lsls	r3, r3, #4
 80053c2:	1a9b      	subs	r3, r3, r2
 80053c4:	009b      	lsls	r3, r3, #2
 80053c6:	440b      	add	r3, r1
 80053c8:	332a      	adds	r3, #42	@ 0x2a
 80053ca:	2202      	movs	r2, #2
 80053cc:	701a      	strb	r2, [r3, #0]
      break;
 80053ce:	e073      	b.n	80054b8 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80053d0:	78fa      	ldrb	r2, [r7, #3]
 80053d2:	6879      	ldr	r1, [r7, #4]
 80053d4:	4613      	mov	r3, r2
 80053d6:	011b      	lsls	r3, r3, #4
 80053d8:	1a9b      	subs	r3, r3, r2
 80053da:	009b      	lsls	r3, r3, #2
 80053dc:	440b      	add	r3, r1
 80053de:	333c      	adds	r3, #60	@ 0x3c
 80053e0:	781b      	ldrb	r3, [r3, #0]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d10a      	bne.n	80053fc <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80053e6:	78fa      	ldrb	r2, [r7, #3]
 80053e8:	6879      	ldr	r1, [r7, #4]
 80053ea:	4613      	mov	r3, r2
 80053ec:	011b      	lsls	r3, r3, #4
 80053ee:	1a9b      	subs	r3, r3, r2
 80053f0:	009b      	lsls	r3, r3, #2
 80053f2:	440b      	add	r3, r1
 80053f4:	332a      	adds	r3, #42	@ 0x2a
 80053f6:	2200      	movs	r2, #0
 80053f8:	701a      	strb	r2, [r3, #0]
      break;
 80053fa:	e05d      	b.n	80054b8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80053fc:	78fa      	ldrb	r2, [r7, #3]
 80053fe:	6879      	ldr	r1, [r7, #4]
 8005400:	4613      	mov	r3, r2
 8005402:	011b      	lsls	r3, r3, #4
 8005404:	1a9b      	subs	r3, r3, r2
 8005406:	009b      	lsls	r3, r3, #2
 8005408:	440b      	add	r3, r1
 800540a:	332a      	adds	r3, #42	@ 0x2a
 800540c:	2202      	movs	r2, #2
 800540e:	701a      	strb	r2, [r3, #0]
      break;
 8005410:	e052      	b.n	80054b8 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8005412:	78bb      	ldrb	r3, [r7, #2]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d120      	bne.n	800545a <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8005418:	78fa      	ldrb	r2, [r7, #3]
 800541a:	6879      	ldr	r1, [r7, #4]
 800541c:	4613      	mov	r3, r2
 800541e:	011b      	lsls	r3, r3, #4
 8005420:	1a9b      	subs	r3, r3, r2
 8005422:	009b      	lsls	r3, r3, #2
 8005424:	440b      	add	r3, r1
 8005426:	333d      	adds	r3, #61	@ 0x3d
 8005428:	781b      	ldrb	r3, [r3, #0]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d10a      	bne.n	8005444 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800542e:	78fa      	ldrb	r2, [r7, #3]
 8005430:	6879      	ldr	r1, [r7, #4]
 8005432:	4613      	mov	r3, r2
 8005434:	011b      	lsls	r3, r3, #4
 8005436:	1a9b      	subs	r3, r3, r2
 8005438:	009b      	lsls	r3, r3, #2
 800543a:	440b      	add	r3, r1
 800543c:	332a      	adds	r3, #42	@ 0x2a
 800543e:	2200      	movs	r2, #0
 8005440:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8005442:	e039      	b.n	80054b8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005444:	78fa      	ldrb	r2, [r7, #3]
 8005446:	6879      	ldr	r1, [r7, #4]
 8005448:	4613      	mov	r3, r2
 800544a:	011b      	lsls	r3, r3, #4
 800544c:	1a9b      	subs	r3, r3, r2
 800544e:	009b      	lsls	r3, r3, #2
 8005450:	440b      	add	r3, r1
 8005452:	332a      	adds	r3, #42	@ 0x2a
 8005454:	2202      	movs	r2, #2
 8005456:	701a      	strb	r2, [r3, #0]
      break;
 8005458:	e02e      	b.n	80054b8 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800545a:	78fa      	ldrb	r2, [r7, #3]
 800545c:	6879      	ldr	r1, [r7, #4]
 800545e:	4613      	mov	r3, r2
 8005460:	011b      	lsls	r3, r3, #4
 8005462:	1a9b      	subs	r3, r3, r2
 8005464:	009b      	lsls	r3, r3, #2
 8005466:	440b      	add	r3, r1
 8005468:	333c      	adds	r3, #60	@ 0x3c
 800546a:	781b      	ldrb	r3, [r3, #0]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d10a      	bne.n	8005486 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005470:	78fa      	ldrb	r2, [r7, #3]
 8005472:	6879      	ldr	r1, [r7, #4]
 8005474:	4613      	mov	r3, r2
 8005476:	011b      	lsls	r3, r3, #4
 8005478:	1a9b      	subs	r3, r3, r2
 800547a:	009b      	lsls	r3, r3, #2
 800547c:	440b      	add	r3, r1
 800547e:	332a      	adds	r3, #42	@ 0x2a
 8005480:	2200      	movs	r2, #0
 8005482:	701a      	strb	r2, [r3, #0]
      break;
 8005484:	e018      	b.n	80054b8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005486:	78fa      	ldrb	r2, [r7, #3]
 8005488:	6879      	ldr	r1, [r7, #4]
 800548a:	4613      	mov	r3, r2
 800548c:	011b      	lsls	r3, r3, #4
 800548e:	1a9b      	subs	r3, r3, r2
 8005490:	009b      	lsls	r3, r3, #2
 8005492:	440b      	add	r3, r1
 8005494:	332a      	adds	r3, #42	@ 0x2a
 8005496:	2202      	movs	r2, #2
 8005498:	701a      	strb	r2, [r3, #0]
      break;
 800549a:	e00d      	b.n	80054b8 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800549c:	78fa      	ldrb	r2, [r7, #3]
 800549e:	6879      	ldr	r1, [r7, #4]
 80054a0:	4613      	mov	r3, r2
 80054a2:	011b      	lsls	r3, r3, #4
 80054a4:	1a9b      	subs	r3, r3, r2
 80054a6:	009b      	lsls	r3, r3, #2
 80054a8:	440b      	add	r3, r1
 80054aa:	332a      	adds	r3, #42	@ 0x2a
 80054ac:	2200      	movs	r2, #0
 80054ae:	701a      	strb	r2, [r3, #0]
      break;
 80054b0:	e002      	b.n	80054b8 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 80054b2:	bf00      	nop
 80054b4:	e000      	b.n	80054b8 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 80054b6:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80054b8:	78fa      	ldrb	r2, [r7, #3]
 80054ba:	6879      	ldr	r1, [r7, #4]
 80054bc:	4613      	mov	r3, r2
 80054be:	011b      	lsls	r3, r3, #4
 80054c0:	1a9b      	subs	r3, r3, r2
 80054c2:	009b      	lsls	r3, r3, #2
 80054c4:	440b      	add	r3, r1
 80054c6:	332c      	adds	r3, #44	@ 0x2c
 80054c8:	697a      	ldr	r2, [r7, #20]
 80054ca:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80054cc:	78fa      	ldrb	r2, [r7, #3]
 80054ce:	8b39      	ldrh	r1, [r7, #24]
 80054d0:	6878      	ldr	r0, [r7, #4]
 80054d2:	4613      	mov	r3, r2
 80054d4:	011b      	lsls	r3, r3, #4
 80054d6:	1a9b      	subs	r3, r3, r2
 80054d8:	009b      	lsls	r3, r3, #2
 80054da:	4403      	add	r3, r0
 80054dc:	3334      	adds	r3, #52	@ 0x34
 80054de:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80054e0:	78fa      	ldrb	r2, [r7, #3]
 80054e2:	6879      	ldr	r1, [r7, #4]
 80054e4:	4613      	mov	r3, r2
 80054e6:	011b      	lsls	r3, r3, #4
 80054e8:	1a9b      	subs	r3, r3, r2
 80054ea:	009b      	lsls	r3, r3, #2
 80054ec:	440b      	add	r3, r1
 80054ee:	334c      	adds	r3, #76	@ 0x4c
 80054f0:	2200      	movs	r2, #0
 80054f2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80054f4:	78fa      	ldrb	r2, [r7, #3]
 80054f6:	6879      	ldr	r1, [r7, #4]
 80054f8:	4613      	mov	r3, r2
 80054fa:	011b      	lsls	r3, r3, #4
 80054fc:	1a9b      	subs	r3, r3, r2
 80054fe:	009b      	lsls	r3, r3, #2
 8005500:	440b      	add	r3, r1
 8005502:	3338      	adds	r3, #56	@ 0x38
 8005504:	2200      	movs	r2, #0
 8005506:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8005508:	78fa      	ldrb	r2, [r7, #3]
 800550a:	6879      	ldr	r1, [r7, #4]
 800550c:	4613      	mov	r3, r2
 800550e:	011b      	lsls	r3, r3, #4
 8005510:	1a9b      	subs	r3, r3, r2
 8005512:	009b      	lsls	r3, r3, #2
 8005514:	440b      	add	r3, r1
 8005516:	3315      	adds	r3, #21
 8005518:	78fa      	ldrb	r2, [r7, #3]
 800551a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 800551c:	78fa      	ldrb	r2, [r7, #3]
 800551e:	6879      	ldr	r1, [r7, #4]
 8005520:	4613      	mov	r3, r2
 8005522:	011b      	lsls	r3, r3, #4
 8005524:	1a9b      	subs	r3, r3, r2
 8005526:	009b      	lsls	r3, r3, #2
 8005528:	440b      	add	r3, r1
 800552a:	334d      	adds	r3, #77	@ 0x4d
 800552c:	2200      	movs	r2, #0
 800552e:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6818      	ldr	r0, [r3, #0]
 8005534:	78fa      	ldrb	r2, [r7, #3]
 8005536:	4613      	mov	r3, r2
 8005538:	011b      	lsls	r3, r3, #4
 800553a:	1a9b      	subs	r3, r3, r2
 800553c:	009b      	lsls	r3, r3, #2
 800553e:	3310      	adds	r3, #16
 8005540:	687a      	ldr	r2, [r7, #4]
 8005542:	4413      	add	r3, r2
 8005544:	1d19      	adds	r1, r3, #4
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	799b      	ldrb	r3, [r3, #6]
 800554a:	461a      	mov	r2, r3
 800554c:	f009 f940 	bl	800e7d0 <USB_HC_StartXfer>
 8005550:	4603      	mov	r3, r0
}
 8005552:	4618      	mov	r0, r3
 8005554:	3708      	adds	r7, #8
 8005556:	46bd      	mov	sp, r7
 8005558:	bd80      	pop	{r7, pc}
 800555a:	bf00      	nop

0800555c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b086      	sub	sp, #24
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800556a:	693b      	ldr	r3, [r7, #16]
 800556c:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	4618      	mov	r0, r3
 8005574:	f008 fe3a 	bl	800e1ec <USB_GetMode>
 8005578:	4603      	mov	r3, r0
 800557a:	2b01      	cmp	r3, #1
 800557c:	f040 80fb 	bne.w	8005776 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4618      	mov	r0, r3
 8005586:	f008 fdfd 	bl	800e184 <USB_ReadInterrupts>
 800558a:	4603      	mov	r3, r0
 800558c:	2b00      	cmp	r3, #0
 800558e:	f000 80f1 	beq.w	8005774 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4618      	mov	r0, r3
 8005598:	f008 fdf4 	bl	800e184 <USB_ReadInterrupts>
 800559c:	4603      	mov	r3, r0
 800559e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80055a2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80055a6:	d104      	bne.n	80055b2 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80055b0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4618      	mov	r0, r3
 80055b8:	f008 fde4 	bl	800e184 <USB_ReadInterrupts>
 80055bc:	4603      	mov	r3, r0
 80055be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80055c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80055c6:	d104      	bne.n	80055d2 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80055d0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4618      	mov	r0, r3
 80055d8:	f008 fdd4 	bl	800e184 <USB_ReadInterrupts>
 80055dc:	4603      	mov	r3, r0
 80055de:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80055e2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80055e6:	d104      	bne.n	80055f2 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80055f0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4618      	mov	r0, r3
 80055f8:	f008 fdc4 	bl	800e184 <USB_ReadInterrupts>
 80055fc:	4603      	mov	r3, r0
 80055fe:	f003 0302 	and.w	r3, r3, #2
 8005602:	2b02      	cmp	r3, #2
 8005604:	d103      	bne.n	800560e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	2202      	movs	r2, #2
 800560c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4618      	mov	r0, r3
 8005614:	f008 fdb6 	bl	800e184 <USB_ReadInterrupts>
 8005618:	4603      	mov	r3, r0
 800561a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800561e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005622:	d120      	bne.n	8005666 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800562c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f003 0301 	and.w	r3, r3, #1
 800563a:	2b00      	cmp	r3, #0
 800563c:	d113      	bne.n	8005666 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800563e:	2110      	movs	r1, #16
 8005640:	6938      	ldr	r0, [r7, #16]
 8005642:	f008 fca9 	bl	800df98 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8005646:	6938      	ldr	r0, [r7, #16]
 8005648:	f008 fcd8 	bl	800dffc <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	7a5b      	ldrb	r3, [r3, #9]
 8005650:	2b02      	cmp	r3, #2
 8005652:	d105      	bne.n	8005660 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	2101      	movs	r1, #1
 800565a:	4618      	mov	r0, r3
 800565c:	f008 fec4 	bl	800e3e8 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8005660:	6878      	ldr	r0, [r7, #4]
 8005662:	f00e fe0d 	bl	8014280 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	4618      	mov	r0, r3
 800566c:	f008 fd8a 	bl	800e184 <USB_ReadInterrupts>
 8005670:	4603      	mov	r3, r0
 8005672:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005676:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800567a:	d102      	bne.n	8005682 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 800567c:	6878      	ldr	r0, [r7, #4]
 800567e:	f001 fd4d 	bl	800711c <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4618      	mov	r0, r3
 8005688:	f008 fd7c 	bl	800e184 <USB_ReadInterrupts>
 800568c:	4603      	mov	r3, r0
 800568e:	f003 0308 	and.w	r3, r3, #8
 8005692:	2b08      	cmp	r3, #8
 8005694:	d106      	bne.n	80056a4 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8005696:	6878      	ldr	r0, [r7, #4]
 8005698:	f00e fdd6 	bl	8014248 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	2208      	movs	r2, #8
 80056a2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	4618      	mov	r0, r3
 80056aa:	f008 fd6b 	bl	800e184 <USB_ReadInterrupts>
 80056ae:	4603      	mov	r3, r0
 80056b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056b4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80056b8:	d139      	bne.n	800572e <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4618      	mov	r0, r3
 80056c0:	f009 fb00 	bl	800ecc4 <USB_HC_ReadInterrupt>
 80056c4:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80056c6:	2300      	movs	r3, #0
 80056c8:	617b      	str	r3, [r7, #20]
 80056ca:	e025      	b.n	8005718 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	f003 030f 	and.w	r3, r3, #15
 80056d2:	68ba      	ldr	r2, [r7, #8]
 80056d4:	fa22 f303 	lsr.w	r3, r2, r3
 80056d8:	f003 0301 	and.w	r3, r3, #1
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d018      	beq.n	8005712 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80056e0:	697b      	ldr	r3, [r7, #20]
 80056e2:	015a      	lsls	r2, r3, #5
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	4413      	add	r3, r2
 80056e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80056f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80056f6:	d106      	bne.n	8005706 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80056f8:	697b      	ldr	r3, [r7, #20]
 80056fa:	b2db      	uxtb	r3, r3
 80056fc:	4619      	mov	r1, r3
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	f000 f905 	bl	800590e <HCD_HC_IN_IRQHandler>
 8005704:	e005      	b.n	8005712 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	b2db      	uxtb	r3, r3
 800570a:	4619      	mov	r1, r3
 800570c:	6878      	ldr	r0, [r7, #4]
 800570e:	f000 ff67 	bl	80065e0 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8005712:	697b      	ldr	r3, [r7, #20]
 8005714:	3301      	adds	r3, #1
 8005716:	617b      	str	r3, [r7, #20]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	795b      	ldrb	r3, [r3, #5]
 800571c:	461a      	mov	r2, r3
 800571e:	697b      	ldr	r3, [r7, #20]
 8005720:	4293      	cmp	r3, r2
 8005722:	d3d3      	bcc.n	80056cc <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800572c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4618      	mov	r0, r3
 8005734:	f008 fd26 	bl	800e184 <USB_ReadInterrupts>
 8005738:	4603      	mov	r3, r0
 800573a:	f003 0310 	and.w	r3, r3, #16
 800573e:	2b10      	cmp	r3, #16
 8005740:	d101      	bne.n	8005746 <HAL_HCD_IRQHandler+0x1ea>
 8005742:	2301      	movs	r3, #1
 8005744:	e000      	b.n	8005748 <HAL_HCD_IRQHandler+0x1ec>
 8005746:	2300      	movs	r3, #0
 8005748:	2b00      	cmp	r3, #0
 800574a:	d014      	beq.n	8005776 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	699a      	ldr	r2, [r3, #24]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f022 0210 	bic.w	r2, r2, #16
 800575a:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 800575c:	6878      	ldr	r0, [r7, #4]
 800575e:	f001 fbfe 	bl	8006f5e <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	699a      	ldr	r2, [r3, #24]
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f042 0210 	orr.w	r2, r2, #16
 8005770:	619a      	str	r2, [r3, #24]
 8005772:	e000      	b.n	8005776 <HAL_HCD_IRQHandler+0x21a>
      return;
 8005774:	bf00      	nop
    }
  }
}
 8005776:	3718      	adds	r7, #24
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}

0800577c <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b082      	sub	sp, #8
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800578a:	2b01      	cmp	r3, #1
 800578c:	d101      	bne.n	8005792 <HAL_HCD_Start+0x16>
 800578e:	2302      	movs	r3, #2
 8005790:	e013      	b.n	80057ba <HAL_HCD_Start+0x3e>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2201      	movs	r2, #1
 8005796:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	2101      	movs	r1, #1
 80057a0:	4618      	mov	r0, r3
 80057a2:	f008 fe88 	bl	800e4b6 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4618      	mov	r0, r3
 80057ac:	f008 fb86 	bl	800debc <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2200      	movs	r2, #0
 80057b4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80057b8:	2300      	movs	r3, #0
}
 80057ba:	4618      	mov	r0, r3
 80057bc:	3708      	adds	r7, #8
 80057be:	46bd      	mov	sp, r7
 80057c0:	bd80      	pop	{r7, pc}

080057c2 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80057c2:	b580      	push	{r7, lr}
 80057c4:	b082      	sub	sp, #8
 80057c6:	af00      	add	r7, sp, #0
 80057c8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80057d0:	2b01      	cmp	r3, #1
 80057d2:	d101      	bne.n	80057d8 <HAL_HCD_Stop+0x16>
 80057d4:	2302      	movs	r3, #2
 80057d6:	e00d      	b.n	80057f4 <HAL_HCD_Stop+0x32>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2201      	movs	r2, #1
 80057dc:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4618      	mov	r0, r3
 80057e6:	f009 fbdb 	bl	800efa0 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2200      	movs	r2, #0
 80057ee:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80057f2:	2300      	movs	r3, #0
}
 80057f4:	4618      	mov	r0, r3
 80057f6:	3708      	adds	r7, #8
 80057f8:	46bd      	mov	sp, r7
 80057fa:	bd80      	pop	{r7, pc}

080057fc <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b082      	sub	sp, #8
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	4618      	mov	r0, r3
 800580a:	f008 fe2a 	bl	800e462 <USB_ResetPort>
 800580e:	4603      	mov	r3, r0
}
 8005810:	4618      	mov	r0, r3
 8005812:	3708      	adds	r7, #8
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}

08005818 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8005818:	b480      	push	{r7}
 800581a:	b083      	sub	sp, #12
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	460b      	mov	r3, r1
 8005822:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8005824:	78fa      	ldrb	r2, [r7, #3]
 8005826:	6879      	ldr	r1, [r7, #4]
 8005828:	4613      	mov	r3, r2
 800582a:	011b      	lsls	r3, r3, #4
 800582c:	1a9b      	subs	r3, r3, r2
 800582e:	009b      	lsls	r3, r3, #2
 8005830:	440b      	add	r3, r1
 8005832:	334c      	adds	r3, #76	@ 0x4c
 8005834:	781b      	ldrb	r3, [r3, #0]
}
 8005836:	4618      	mov	r0, r3
 8005838:	370c      	adds	r7, #12
 800583a:	46bd      	mov	sp, r7
 800583c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005840:	4770      	bx	lr

08005842 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8005842:	b480      	push	{r7}
 8005844:	b083      	sub	sp, #12
 8005846:	af00      	add	r7, sp, #0
 8005848:	6078      	str	r0, [r7, #4]
 800584a:	460b      	mov	r3, r1
 800584c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800584e:	78fa      	ldrb	r2, [r7, #3]
 8005850:	6879      	ldr	r1, [r7, #4]
 8005852:	4613      	mov	r3, r2
 8005854:	011b      	lsls	r3, r3, #4
 8005856:	1a9b      	subs	r3, r3, r2
 8005858:	009b      	lsls	r3, r3, #2
 800585a:	440b      	add	r3, r1
 800585c:	3338      	adds	r3, #56	@ 0x38
 800585e:	681b      	ldr	r3, [r3, #0]
}
 8005860:	4618      	mov	r0, r3
 8005862:	370c      	adds	r7, #12
 8005864:	46bd      	mov	sp, r7
 8005866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586a:	4770      	bx	lr

0800586c <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b082      	sub	sp, #8
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4618      	mov	r0, r3
 800587a:	f008 fe6c 	bl	800e556 <USB_GetCurrentFrame>
 800587e:	4603      	mov	r3, r0
}
 8005880:	4618      	mov	r0, r3
 8005882:	3708      	adds	r7, #8
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}

08005888 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b082      	sub	sp, #8
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	4618      	mov	r0, r3
 8005896:	f008 fe47 	bl	800e528 <USB_GetHostSpeed>
 800589a:	4603      	mov	r3, r0
}
 800589c:	4618      	mov	r0, r3
 800589e:	3708      	adds	r7, #8
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}

080058a4 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b083      	sub	sp, #12
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
 80058ac:	460b      	mov	r3, r1
 80058ae:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 80058b0:	78fa      	ldrb	r2, [r7, #3]
 80058b2:	6879      	ldr	r1, [r7, #4]
 80058b4:	4613      	mov	r3, r2
 80058b6:	011b      	lsls	r3, r3, #4
 80058b8:	1a9b      	subs	r3, r3, r2
 80058ba:	009b      	lsls	r3, r3, #2
 80058bc:	440b      	add	r3, r1
 80058be:	331a      	adds	r3, #26
 80058c0:	2200      	movs	r2, #0
 80058c2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 80058c4:	78fa      	ldrb	r2, [r7, #3]
 80058c6:	6879      	ldr	r1, [r7, #4]
 80058c8:	4613      	mov	r3, r2
 80058ca:	011b      	lsls	r3, r3, #4
 80058cc:	1a9b      	subs	r3, r3, r2
 80058ce:	009b      	lsls	r3, r3, #2
 80058d0:	440b      	add	r3, r1
 80058d2:	331b      	adds	r3, #27
 80058d4:	2200      	movs	r2, #0
 80058d6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 80058d8:	78fa      	ldrb	r2, [r7, #3]
 80058da:	6879      	ldr	r1, [r7, #4]
 80058dc:	4613      	mov	r3, r2
 80058de:	011b      	lsls	r3, r3, #4
 80058e0:	1a9b      	subs	r3, r3, r2
 80058e2:	009b      	lsls	r3, r3, #2
 80058e4:	440b      	add	r3, r1
 80058e6:	3325      	adds	r3, #37	@ 0x25
 80058e8:	2200      	movs	r2, #0
 80058ea:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 80058ec:	78fa      	ldrb	r2, [r7, #3]
 80058ee:	6879      	ldr	r1, [r7, #4]
 80058f0:	4613      	mov	r3, r2
 80058f2:	011b      	lsls	r3, r3, #4
 80058f4:	1a9b      	subs	r3, r3, r2
 80058f6:	009b      	lsls	r3, r3, #2
 80058f8:	440b      	add	r3, r1
 80058fa:	3324      	adds	r3, #36	@ 0x24
 80058fc:	2200      	movs	r2, #0
 80058fe:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8005900:	2300      	movs	r3, #0
}
 8005902:	4618      	mov	r0, r3
 8005904:	370c      	adds	r7, #12
 8005906:	46bd      	mov	sp, r7
 8005908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590c:	4770      	bx	lr

0800590e <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800590e:	b580      	push	{r7, lr}
 8005910:	b086      	sub	sp, #24
 8005912:	af00      	add	r7, sp, #0
 8005914:	6078      	str	r0, [r7, #4]
 8005916:	460b      	mov	r3, r1
 8005918:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005920:	697b      	ldr	r3, [r7, #20]
 8005922:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	78fa      	ldrb	r2, [r7, #3]
 800592a:	4611      	mov	r1, r2
 800592c:	4618      	mov	r0, r3
 800592e:	f008 fc3c 	bl	800e1aa <USB_ReadChInterrupts>
 8005932:	4603      	mov	r3, r0
 8005934:	f003 0304 	and.w	r3, r3, #4
 8005938:	2b04      	cmp	r3, #4
 800593a:	d11a      	bne.n	8005972 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800593c:	78fb      	ldrb	r3, [r7, #3]
 800593e:	015a      	lsls	r2, r3, #5
 8005940:	693b      	ldr	r3, [r7, #16]
 8005942:	4413      	add	r3, r2
 8005944:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005948:	461a      	mov	r2, r3
 800594a:	2304      	movs	r3, #4
 800594c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800594e:	78fa      	ldrb	r2, [r7, #3]
 8005950:	6879      	ldr	r1, [r7, #4]
 8005952:	4613      	mov	r3, r2
 8005954:	011b      	lsls	r3, r3, #4
 8005956:	1a9b      	subs	r3, r3, r2
 8005958:	009b      	lsls	r3, r3, #2
 800595a:	440b      	add	r3, r1
 800595c:	334d      	adds	r3, #77	@ 0x4d
 800595e:	2207      	movs	r2, #7
 8005960:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	78fa      	ldrb	r2, [r7, #3]
 8005968:	4611      	mov	r1, r2
 800596a:	4618      	mov	r0, r3
 800596c:	f009 f9bb 	bl	800ece6 <USB_HC_Halt>
 8005970:	e09e      	b.n	8005ab0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	78fa      	ldrb	r2, [r7, #3]
 8005978:	4611      	mov	r1, r2
 800597a:	4618      	mov	r0, r3
 800597c:	f008 fc15 	bl	800e1aa <USB_ReadChInterrupts>
 8005980:	4603      	mov	r3, r0
 8005982:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005986:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800598a:	d11b      	bne.n	80059c4 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 800598c:	78fb      	ldrb	r3, [r7, #3]
 800598e:	015a      	lsls	r2, r3, #5
 8005990:	693b      	ldr	r3, [r7, #16]
 8005992:	4413      	add	r3, r2
 8005994:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005998:	461a      	mov	r2, r3
 800599a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800599e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 80059a0:	78fa      	ldrb	r2, [r7, #3]
 80059a2:	6879      	ldr	r1, [r7, #4]
 80059a4:	4613      	mov	r3, r2
 80059a6:	011b      	lsls	r3, r3, #4
 80059a8:	1a9b      	subs	r3, r3, r2
 80059aa:	009b      	lsls	r3, r3, #2
 80059ac:	440b      	add	r3, r1
 80059ae:	334d      	adds	r3, #77	@ 0x4d
 80059b0:	2208      	movs	r2, #8
 80059b2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	78fa      	ldrb	r2, [r7, #3]
 80059ba:	4611      	mov	r1, r2
 80059bc:	4618      	mov	r0, r3
 80059be:	f009 f992 	bl	800ece6 <USB_HC_Halt>
 80059c2:	e075      	b.n	8005ab0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	78fa      	ldrb	r2, [r7, #3]
 80059ca:	4611      	mov	r1, r2
 80059cc:	4618      	mov	r0, r3
 80059ce:	f008 fbec 	bl	800e1aa <USB_ReadChInterrupts>
 80059d2:	4603      	mov	r3, r0
 80059d4:	f003 0308 	and.w	r3, r3, #8
 80059d8:	2b08      	cmp	r3, #8
 80059da:	d11a      	bne.n	8005a12 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80059dc:	78fb      	ldrb	r3, [r7, #3]
 80059de:	015a      	lsls	r2, r3, #5
 80059e0:	693b      	ldr	r3, [r7, #16]
 80059e2:	4413      	add	r3, r2
 80059e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80059e8:	461a      	mov	r2, r3
 80059ea:	2308      	movs	r3, #8
 80059ec:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80059ee:	78fa      	ldrb	r2, [r7, #3]
 80059f0:	6879      	ldr	r1, [r7, #4]
 80059f2:	4613      	mov	r3, r2
 80059f4:	011b      	lsls	r3, r3, #4
 80059f6:	1a9b      	subs	r3, r3, r2
 80059f8:	009b      	lsls	r3, r3, #2
 80059fa:	440b      	add	r3, r1
 80059fc:	334d      	adds	r3, #77	@ 0x4d
 80059fe:	2206      	movs	r2, #6
 8005a00:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	78fa      	ldrb	r2, [r7, #3]
 8005a08:	4611      	mov	r1, r2
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	f009 f96b 	bl	800ece6 <USB_HC_Halt>
 8005a10:	e04e      	b.n	8005ab0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	78fa      	ldrb	r2, [r7, #3]
 8005a18:	4611      	mov	r1, r2
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	f008 fbc5 	bl	800e1aa <USB_ReadChInterrupts>
 8005a20:	4603      	mov	r3, r0
 8005a22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a2a:	d11b      	bne.n	8005a64 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8005a2c:	78fb      	ldrb	r3, [r7, #3]
 8005a2e:	015a      	lsls	r2, r3, #5
 8005a30:	693b      	ldr	r3, [r7, #16]
 8005a32:	4413      	add	r3, r2
 8005a34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a38:	461a      	mov	r2, r3
 8005a3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005a3e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8005a40:	78fa      	ldrb	r2, [r7, #3]
 8005a42:	6879      	ldr	r1, [r7, #4]
 8005a44:	4613      	mov	r3, r2
 8005a46:	011b      	lsls	r3, r3, #4
 8005a48:	1a9b      	subs	r3, r3, r2
 8005a4a:	009b      	lsls	r3, r3, #2
 8005a4c:	440b      	add	r3, r1
 8005a4e:	334d      	adds	r3, #77	@ 0x4d
 8005a50:	2209      	movs	r2, #9
 8005a52:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	78fa      	ldrb	r2, [r7, #3]
 8005a5a:	4611      	mov	r1, r2
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	f009 f942 	bl	800ece6 <USB_HC_Halt>
 8005a62:	e025      	b.n	8005ab0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	78fa      	ldrb	r2, [r7, #3]
 8005a6a:	4611      	mov	r1, r2
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	f008 fb9c 	bl	800e1aa <USB_ReadChInterrupts>
 8005a72:	4603      	mov	r3, r0
 8005a74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a78:	2b80      	cmp	r3, #128	@ 0x80
 8005a7a:	d119      	bne.n	8005ab0 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8005a7c:	78fb      	ldrb	r3, [r7, #3]
 8005a7e:	015a      	lsls	r2, r3, #5
 8005a80:	693b      	ldr	r3, [r7, #16]
 8005a82:	4413      	add	r3, r2
 8005a84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a88:	461a      	mov	r2, r3
 8005a8a:	2380      	movs	r3, #128	@ 0x80
 8005a8c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8005a8e:	78fa      	ldrb	r2, [r7, #3]
 8005a90:	6879      	ldr	r1, [r7, #4]
 8005a92:	4613      	mov	r3, r2
 8005a94:	011b      	lsls	r3, r3, #4
 8005a96:	1a9b      	subs	r3, r3, r2
 8005a98:	009b      	lsls	r3, r3, #2
 8005a9a:	440b      	add	r3, r1
 8005a9c:	334d      	adds	r3, #77	@ 0x4d
 8005a9e:	2207      	movs	r2, #7
 8005aa0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	78fa      	ldrb	r2, [r7, #3]
 8005aa8:	4611      	mov	r1, r2
 8005aaa:	4618      	mov	r0, r3
 8005aac:	f009 f91b 	bl	800ece6 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	78fa      	ldrb	r2, [r7, #3]
 8005ab6:	4611      	mov	r1, r2
 8005ab8:	4618      	mov	r0, r3
 8005aba:	f008 fb76 	bl	800e1aa <USB_ReadChInterrupts>
 8005abe:	4603      	mov	r3, r0
 8005ac0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ac4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ac8:	d112      	bne.n	8005af0 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	78fa      	ldrb	r2, [r7, #3]
 8005ad0:	4611      	mov	r1, r2
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	f009 f907 	bl	800ece6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8005ad8:	78fb      	ldrb	r3, [r7, #3]
 8005ada:	015a      	lsls	r2, r3, #5
 8005adc:	693b      	ldr	r3, [r7, #16]
 8005ade:	4413      	add	r3, r2
 8005ae0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ae4:	461a      	mov	r2, r3
 8005ae6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005aea:	6093      	str	r3, [r2, #8]
 8005aec:	f000 bd75 	b.w	80065da <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	78fa      	ldrb	r2, [r7, #3]
 8005af6:	4611      	mov	r1, r2
 8005af8:	4618      	mov	r0, r3
 8005afa:	f008 fb56 	bl	800e1aa <USB_ReadChInterrupts>
 8005afe:	4603      	mov	r3, r0
 8005b00:	f003 0301 	and.w	r3, r3, #1
 8005b04:	2b01      	cmp	r3, #1
 8005b06:	f040 8128 	bne.w	8005d5a <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8005b0a:	78fb      	ldrb	r3, [r7, #3]
 8005b0c:	015a      	lsls	r2, r3, #5
 8005b0e:	693b      	ldr	r3, [r7, #16]
 8005b10:	4413      	add	r3, r2
 8005b12:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b16:	461a      	mov	r2, r3
 8005b18:	2320      	movs	r3, #32
 8005b1a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8005b1c:	78fa      	ldrb	r2, [r7, #3]
 8005b1e:	6879      	ldr	r1, [r7, #4]
 8005b20:	4613      	mov	r3, r2
 8005b22:	011b      	lsls	r3, r3, #4
 8005b24:	1a9b      	subs	r3, r3, r2
 8005b26:	009b      	lsls	r3, r3, #2
 8005b28:	440b      	add	r3, r1
 8005b2a:	331b      	adds	r3, #27
 8005b2c:	781b      	ldrb	r3, [r3, #0]
 8005b2e:	2b01      	cmp	r3, #1
 8005b30:	d119      	bne.n	8005b66 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8005b32:	78fa      	ldrb	r2, [r7, #3]
 8005b34:	6879      	ldr	r1, [r7, #4]
 8005b36:	4613      	mov	r3, r2
 8005b38:	011b      	lsls	r3, r3, #4
 8005b3a:	1a9b      	subs	r3, r3, r2
 8005b3c:	009b      	lsls	r3, r3, #2
 8005b3e:	440b      	add	r3, r1
 8005b40:	331b      	adds	r3, #27
 8005b42:	2200      	movs	r2, #0
 8005b44:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005b46:	78fb      	ldrb	r3, [r7, #3]
 8005b48:	015a      	lsls	r2, r3, #5
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	4413      	add	r3, r2
 8005b4e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	78fa      	ldrb	r2, [r7, #3]
 8005b56:	0151      	lsls	r1, r2, #5
 8005b58:	693a      	ldr	r2, [r7, #16]
 8005b5a:	440a      	add	r2, r1
 8005b5c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005b60:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b64:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	799b      	ldrb	r3, [r3, #6]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d01b      	beq.n	8005ba6 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8005b6e:	78fa      	ldrb	r2, [r7, #3]
 8005b70:	6879      	ldr	r1, [r7, #4]
 8005b72:	4613      	mov	r3, r2
 8005b74:	011b      	lsls	r3, r3, #4
 8005b76:	1a9b      	subs	r3, r3, r2
 8005b78:	009b      	lsls	r3, r3, #2
 8005b7a:	440b      	add	r3, r1
 8005b7c:	3330      	adds	r3, #48	@ 0x30
 8005b7e:	6819      	ldr	r1, [r3, #0]
 8005b80:	78fb      	ldrb	r3, [r7, #3]
 8005b82:	015a      	lsls	r2, r3, #5
 8005b84:	693b      	ldr	r3, [r7, #16]
 8005b86:	4413      	add	r3, r2
 8005b88:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b8c:	691b      	ldr	r3, [r3, #16]
 8005b8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b92:	78fa      	ldrb	r2, [r7, #3]
 8005b94:	1ac9      	subs	r1, r1, r3
 8005b96:	6878      	ldr	r0, [r7, #4]
 8005b98:	4613      	mov	r3, r2
 8005b9a:	011b      	lsls	r3, r3, #4
 8005b9c:	1a9b      	subs	r3, r3, r2
 8005b9e:	009b      	lsls	r3, r3, #2
 8005ba0:	4403      	add	r3, r0
 8005ba2:	3338      	adds	r3, #56	@ 0x38
 8005ba4:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8005ba6:	78fa      	ldrb	r2, [r7, #3]
 8005ba8:	6879      	ldr	r1, [r7, #4]
 8005baa:	4613      	mov	r3, r2
 8005bac:	011b      	lsls	r3, r3, #4
 8005bae:	1a9b      	subs	r3, r3, r2
 8005bb0:	009b      	lsls	r3, r3, #2
 8005bb2:	440b      	add	r3, r1
 8005bb4:	334d      	adds	r3, #77	@ 0x4d
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8005bba:	78fa      	ldrb	r2, [r7, #3]
 8005bbc:	6879      	ldr	r1, [r7, #4]
 8005bbe:	4613      	mov	r3, r2
 8005bc0:	011b      	lsls	r3, r3, #4
 8005bc2:	1a9b      	subs	r3, r3, r2
 8005bc4:	009b      	lsls	r3, r3, #2
 8005bc6:	440b      	add	r3, r1
 8005bc8:	3344      	adds	r3, #68	@ 0x44
 8005bca:	2200      	movs	r2, #0
 8005bcc:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8005bce:	78fb      	ldrb	r3, [r7, #3]
 8005bd0:	015a      	lsls	r2, r3, #5
 8005bd2:	693b      	ldr	r3, [r7, #16]
 8005bd4:	4413      	add	r3, r2
 8005bd6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005bda:	461a      	mov	r2, r3
 8005bdc:	2301      	movs	r3, #1
 8005bde:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005be0:	78fa      	ldrb	r2, [r7, #3]
 8005be2:	6879      	ldr	r1, [r7, #4]
 8005be4:	4613      	mov	r3, r2
 8005be6:	011b      	lsls	r3, r3, #4
 8005be8:	1a9b      	subs	r3, r3, r2
 8005bea:	009b      	lsls	r3, r3, #2
 8005bec:	440b      	add	r3, r1
 8005bee:	3326      	adds	r3, #38	@ 0x26
 8005bf0:	781b      	ldrb	r3, [r3, #0]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d00a      	beq.n	8005c0c <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8005bf6:	78fa      	ldrb	r2, [r7, #3]
 8005bf8:	6879      	ldr	r1, [r7, #4]
 8005bfa:	4613      	mov	r3, r2
 8005bfc:	011b      	lsls	r3, r3, #4
 8005bfe:	1a9b      	subs	r3, r3, r2
 8005c00:	009b      	lsls	r3, r3, #2
 8005c02:	440b      	add	r3, r1
 8005c04:	3326      	adds	r3, #38	@ 0x26
 8005c06:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005c08:	2b02      	cmp	r3, #2
 8005c0a:	d110      	bne.n	8005c2e <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	78fa      	ldrb	r2, [r7, #3]
 8005c12:	4611      	mov	r1, r2
 8005c14:	4618      	mov	r0, r3
 8005c16:	f009 f866 	bl	800ece6 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8005c1a:	78fb      	ldrb	r3, [r7, #3]
 8005c1c:	015a      	lsls	r2, r3, #5
 8005c1e:	693b      	ldr	r3, [r7, #16]
 8005c20:	4413      	add	r3, r2
 8005c22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c26:	461a      	mov	r2, r3
 8005c28:	2310      	movs	r3, #16
 8005c2a:	6093      	str	r3, [r2, #8]
 8005c2c:	e03d      	b.n	8005caa <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8005c2e:	78fa      	ldrb	r2, [r7, #3]
 8005c30:	6879      	ldr	r1, [r7, #4]
 8005c32:	4613      	mov	r3, r2
 8005c34:	011b      	lsls	r3, r3, #4
 8005c36:	1a9b      	subs	r3, r3, r2
 8005c38:	009b      	lsls	r3, r3, #2
 8005c3a:	440b      	add	r3, r1
 8005c3c:	3326      	adds	r3, #38	@ 0x26
 8005c3e:	781b      	ldrb	r3, [r3, #0]
 8005c40:	2b03      	cmp	r3, #3
 8005c42:	d00a      	beq.n	8005c5a <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8005c44:	78fa      	ldrb	r2, [r7, #3]
 8005c46:	6879      	ldr	r1, [r7, #4]
 8005c48:	4613      	mov	r3, r2
 8005c4a:	011b      	lsls	r3, r3, #4
 8005c4c:	1a9b      	subs	r3, r3, r2
 8005c4e:	009b      	lsls	r3, r3, #2
 8005c50:	440b      	add	r3, r1
 8005c52:	3326      	adds	r3, #38	@ 0x26
 8005c54:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8005c56:	2b01      	cmp	r3, #1
 8005c58:	d127      	bne.n	8005caa <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005c5a:	78fb      	ldrb	r3, [r7, #3]
 8005c5c:	015a      	lsls	r2, r3, #5
 8005c5e:	693b      	ldr	r3, [r7, #16]
 8005c60:	4413      	add	r3, r2
 8005c62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	78fa      	ldrb	r2, [r7, #3]
 8005c6a:	0151      	lsls	r1, r2, #5
 8005c6c:	693a      	ldr	r2, [r7, #16]
 8005c6e:	440a      	add	r2, r1
 8005c70:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005c74:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005c78:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8005c7a:	78fa      	ldrb	r2, [r7, #3]
 8005c7c:	6879      	ldr	r1, [r7, #4]
 8005c7e:	4613      	mov	r3, r2
 8005c80:	011b      	lsls	r3, r3, #4
 8005c82:	1a9b      	subs	r3, r3, r2
 8005c84:	009b      	lsls	r3, r3, #2
 8005c86:	440b      	add	r3, r1
 8005c88:	334c      	adds	r3, #76	@ 0x4c
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005c8e:	78fa      	ldrb	r2, [r7, #3]
 8005c90:	6879      	ldr	r1, [r7, #4]
 8005c92:	4613      	mov	r3, r2
 8005c94:	011b      	lsls	r3, r3, #4
 8005c96:	1a9b      	subs	r3, r3, r2
 8005c98:	009b      	lsls	r3, r3, #2
 8005c9a:	440b      	add	r3, r1
 8005c9c:	334c      	adds	r3, #76	@ 0x4c
 8005c9e:	781a      	ldrb	r2, [r3, #0]
 8005ca0:	78fb      	ldrb	r3, [r7, #3]
 8005ca2:	4619      	mov	r1, r3
 8005ca4:	6878      	ldr	r0, [r7, #4]
 8005ca6:	f00e faf9 	bl	801429c <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	799b      	ldrb	r3, [r3, #6]
 8005cae:	2b01      	cmp	r3, #1
 8005cb0:	d13b      	bne.n	8005d2a <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8005cb2:	78fa      	ldrb	r2, [r7, #3]
 8005cb4:	6879      	ldr	r1, [r7, #4]
 8005cb6:	4613      	mov	r3, r2
 8005cb8:	011b      	lsls	r3, r3, #4
 8005cba:	1a9b      	subs	r3, r3, r2
 8005cbc:	009b      	lsls	r3, r3, #2
 8005cbe:	440b      	add	r3, r1
 8005cc0:	3338      	adds	r3, #56	@ 0x38
 8005cc2:	6819      	ldr	r1, [r3, #0]
 8005cc4:	78fa      	ldrb	r2, [r7, #3]
 8005cc6:	6878      	ldr	r0, [r7, #4]
 8005cc8:	4613      	mov	r3, r2
 8005cca:	011b      	lsls	r3, r3, #4
 8005ccc:	1a9b      	subs	r3, r3, r2
 8005cce:	009b      	lsls	r3, r3, #2
 8005cd0:	4403      	add	r3, r0
 8005cd2:	3328      	adds	r3, #40	@ 0x28
 8005cd4:	881b      	ldrh	r3, [r3, #0]
 8005cd6:	440b      	add	r3, r1
 8005cd8:	1e59      	subs	r1, r3, #1
 8005cda:	78fa      	ldrb	r2, [r7, #3]
 8005cdc:	6878      	ldr	r0, [r7, #4]
 8005cde:	4613      	mov	r3, r2
 8005ce0:	011b      	lsls	r3, r3, #4
 8005ce2:	1a9b      	subs	r3, r3, r2
 8005ce4:	009b      	lsls	r3, r3, #2
 8005ce6:	4403      	add	r3, r0
 8005ce8:	3328      	adds	r3, #40	@ 0x28
 8005cea:	881b      	ldrh	r3, [r3, #0]
 8005cec:	fbb1 f3f3 	udiv	r3, r1, r3
 8005cf0:	f003 0301 	and.w	r3, r3, #1
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	f000 8470 	beq.w	80065da <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8005cfa:	78fa      	ldrb	r2, [r7, #3]
 8005cfc:	6879      	ldr	r1, [r7, #4]
 8005cfe:	4613      	mov	r3, r2
 8005d00:	011b      	lsls	r3, r3, #4
 8005d02:	1a9b      	subs	r3, r3, r2
 8005d04:	009b      	lsls	r3, r3, #2
 8005d06:	440b      	add	r3, r1
 8005d08:	333c      	adds	r3, #60	@ 0x3c
 8005d0a:	781b      	ldrb	r3, [r3, #0]
 8005d0c:	78fa      	ldrb	r2, [r7, #3]
 8005d0e:	f083 0301 	eor.w	r3, r3, #1
 8005d12:	b2d8      	uxtb	r0, r3
 8005d14:	6879      	ldr	r1, [r7, #4]
 8005d16:	4613      	mov	r3, r2
 8005d18:	011b      	lsls	r3, r3, #4
 8005d1a:	1a9b      	subs	r3, r3, r2
 8005d1c:	009b      	lsls	r3, r3, #2
 8005d1e:	440b      	add	r3, r1
 8005d20:	333c      	adds	r3, #60	@ 0x3c
 8005d22:	4602      	mov	r2, r0
 8005d24:	701a      	strb	r2, [r3, #0]
 8005d26:	f000 bc58 	b.w	80065da <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8005d2a:	78fa      	ldrb	r2, [r7, #3]
 8005d2c:	6879      	ldr	r1, [r7, #4]
 8005d2e:	4613      	mov	r3, r2
 8005d30:	011b      	lsls	r3, r3, #4
 8005d32:	1a9b      	subs	r3, r3, r2
 8005d34:	009b      	lsls	r3, r3, #2
 8005d36:	440b      	add	r3, r1
 8005d38:	333c      	adds	r3, #60	@ 0x3c
 8005d3a:	781b      	ldrb	r3, [r3, #0]
 8005d3c:	78fa      	ldrb	r2, [r7, #3]
 8005d3e:	f083 0301 	eor.w	r3, r3, #1
 8005d42:	b2d8      	uxtb	r0, r3
 8005d44:	6879      	ldr	r1, [r7, #4]
 8005d46:	4613      	mov	r3, r2
 8005d48:	011b      	lsls	r3, r3, #4
 8005d4a:	1a9b      	subs	r3, r3, r2
 8005d4c:	009b      	lsls	r3, r3, #2
 8005d4e:	440b      	add	r3, r1
 8005d50:	333c      	adds	r3, #60	@ 0x3c
 8005d52:	4602      	mov	r2, r0
 8005d54:	701a      	strb	r2, [r3, #0]
 8005d56:	f000 bc40 	b.w	80065da <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	78fa      	ldrb	r2, [r7, #3]
 8005d60:	4611      	mov	r1, r2
 8005d62:	4618      	mov	r0, r3
 8005d64:	f008 fa21 	bl	800e1aa <USB_ReadChInterrupts>
 8005d68:	4603      	mov	r3, r0
 8005d6a:	f003 0320 	and.w	r3, r3, #32
 8005d6e:	2b20      	cmp	r3, #32
 8005d70:	d131      	bne.n	8005dd6 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8005d72:	78fb      	ldrb	r3, [r7, #3]
 8005d74:	015a      	lsls	r2, r3, #5
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	4413      	add	r3, r2
 8005d7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d7e:	461a      	mov	r2, r3
 8005d80:	2320      	movs	r3, #32
 8005d82:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8005d84:	78fa      	ldrb	r2, [r7, #3]
 8005d86:	6879      	ldr	r1, [r7, #4]
 8005d88:	4613      	mov	r3, r2
 8005d8a:	011b      	lsls	r3, r3, #4
 8005d8c:	1a9b      	subs	r3, r3, r2
 8005d8e:	009b      	lsls	r3, r3, #2
 8005d90:	440b      	add	r3, r1
 8005d92:	331a      	adds	r3, #26
 8005d94:	781b      	ldrb	r3, [r3, #0]
 8005d96:	2b01      	cmp	r3, #1
 8005d98:	f040 841f 	bne.w	80065da <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8005d9c:	78fa      	ldrb	r2, [r7, #3]
 8005d9e:	6879      	ldr	r1, [r7, #4]
 8005da0:	4613      	mov	r3, r2
 8005da2:	011b      	lsls	r3, r3, #4
 8005da4:	1a9b      	subs	r3, r3, r2
 8005da6:	009b      	lsls	r3, r3, #2
 8005da8:	440b      	add	r3, r1
 8005daa:	331b      	adds	r3, #27
 8005dac:	2201      	movs	r2, #1
 8005dae:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8005db0:	78fa      	ldrb	r2, [r7, #3]
 8005db2:	6879      	ldr	r1, [r7, #4]
 8005db4:	4613      	mov	r3, r2
 8005db6:	011b      	lsls	r3, r3, #4
 8005db8:	1a9b      	subs	r3, r3, r2
 8005dba:	009b      	lsls	r3, r3, #2
 8005dbc:	440b      	add	r3, r1
 8005dbe:	334d      	adds	r3, #77	@ 0x4d
 8005dc0:	2203      	movs	r2, #3
 8005dc2:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	78fa      	ldrb	r2, [r7, #3]
 8005dca:	4611      	mov	r1, r2
 8005dcc:	4618      	mov	r0, r3
 8005dce:	f008 ff8a 	bl	800ece6 <USB_HC_Halt>
 8005dd2:	f000 bc02 	b.w	80065da <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	78fa      	ldrb	r2, [r7, #3]
 8005ddc:	4611      	mov	r1, r2
 8005dde:	4618      	mov	r0, r3
 8005de0:	f008 f9e3 	bl	800e1aa <USB_ReadChInterrupts>
 8005de4:	4603      	mov	r3, r0
 8005de6:	f003 0302 	and.w	r3, r3, #2
 8005dea:	2b02      	cmp	r3, #2
 8005dec:	f040 8305 	bne.w	80063fa <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8005df0:	78fb      	ldrb	r3, [r7, #3]
 8005df2:	015a      	lsls	r2, r3, #5
 8005df4:	693b      	ldr	r3, [r7, #16]
 8005df6:	4413      	add	r3, r2
 8005df8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005dfc:	461a      	mov	r2, r3
 8005dfe:	2302      	movs	r3, #2
 8005e00:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8005e02:	78fa      	ldrb	r2, [r7, #3]
 8005e04:	6879      	ldr	r1, [r7, #4]
 8005e06:	4613      	mov	r3, r2
 8005e08:	011b      	lsls	r3, r3, #4
 8005e0a:	1a9b      	subs	r3, r3, r2
 8005e0c:	009b      	lsls	r3, r3, #2
 8005e0e:	440b      	add	r3, r1
 8005e10:	334d      	adds	r3, #77	@ 0x4d
 8005e12:	781b      	ldrb	r3, [r3, #0]
 8005e14:	2b01      	cmp	r3, #1
 8005e16:	d114      	bne.n	8005e42 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005e18:	78fa      	ldrb	r2, [r7, #3]
 8005e1a:	6879      	ldr	r1, [r7, #4]
 8005e1c:	4613      	mov	r3, r2
 8005e1e:	011b      	lsls	r3, r3, #4
 8005e20:	1a9b      	subs	r3, r3, r2
 8005e22:	009b      	lsls	r3, r3, #2
 8005e24:	440b      	add	r3, r1
 8005e26:	334d      	adds	r3, #77	@ 0x4d
 8005e28:	2202      	movs	r2, #2
 8005e2a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8005e2c:	78fa      	ldrb	r2, [r7, #3]
 8005e2e:	6879      	ldr	r1, [r7, #4]
 8005e30:	4613      	mov	r3, r2
 8005e32:	011b      	lsls	r3, r3, #4
 8005e34:	1a9b      	subs	r3, r3, r2
 8005e36:	009b      	lsls	r3, r3, #2
 8005e38:	440b      	add	r3, r1
 8005e3a:	334c      	adds	r3, #76	@ 0x4c
 8005e3c:	2201      	movs	r2, #1
 8005e3e:	701a      	strb	r2, [r3, #0]
 8005e40:	e2cc      	b.n	80063dc <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8005e42:	78fa      	ldrb	r2, [r7, #3]
 8005e44:	6879      	ldr	r1, [r7, #4]
 8005e46:	4613      	mov	r3, r2
 8005e48:	011b      	lsls	r3, r3, #4
 8005e4a:	1a9b      	subs	r3, r3, r2
 8005e4c:	009b      	lsls	r3, r3, #2
 8005e4e:	440b      	add	r3, r1
 8005e50:	334d      	adds	r3, #77	@ 0x4d
 8005e52:	781b      	ldrb	r3, [r3, #0]
 8005e54:	2b06      	cmp	r3, #6
 8005e56:	d114      	bne.n	8005e82 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005e58:	78fa      	ldrb	r2, [r7, #3]
 8005e5a:	6879      	ldr	r1, [r7, #4]
 8005e5c:	4613      	mov	r3, r2
 8005e5e:	011b      	lsls	r3, r3, #4
 8005e60:	1a9b      	subs	r3, r3, r2
 8005e62:	009b      	lsls	r3, r3, #2
 8005e64:	440b      	add	r3, r1
 8005e66:	334d      	adds	r3, #77	@ 0x4d
 8005e68:	2202      	movs	r2, #2
 8005e6a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8005e6c:	78fa      	ldrb	r2, [r7, #3]
 8005e6e:	6879      	ldr	r1, [r7, #4]
 8005e70:	4613      	mov	r3, r2
 8005e72:	011b      	lsls	r3, r3, #4
 8005e74:	1a9b      	subs	r3, r3, r2
 8005e76:	009b      	lsls	r3, r3, #2
 8005e78:	440b      	add	r3, r1
 8005e7a:	334c      	adds	r3, #76	@ 0x4c
 8005e7c:	2205      	movs	r2, #5
 8005e7e:	701a      	strb	r2, [r3, #0]
 8005e80:	e2ac      	b.n	80063dc <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005e82:	78fa      	ldrb	r2, [r7, #3]
 8005e84:	6879      	ldr	r1, [r7, #4]
 8005e86:	4613      	mov	r3, r2
 8005e88:	011b      	lsls	r3, r3, #4
 8005e8a:	1a9b      	subs	r3, r3, r2
 8005e8c:	009b      	lsls	r3, r3, #2
 8005e8e:	440b      	add	r3, r1
 8005e90:	334d      	adds	r3, #77	@ 0x4d
 8005e92:	781b      	ldrb	r3, [r3, #0]
 8005e94:	2b07      	cmp	r3, #7
 8005e96:	d00b      	beq.n	8005eb0 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8005e98:	78fa      	ldrb	r2, [r7, #3]
 8005e9a:	6879      	ldr	r1, [r7, #4]
 8005e9c:	4613      	mov	r3, r2
 8005e9e:	011b      	lsls	r3, r3, #4
 8005ea0:	1a9b      	subs	r3, r3, r2
 8005ea2:	009b      	lsls	r3, r3, #2
 8005ea4:	440b      	add	r3, r1
 8005ea6:	334d      	adds	r3, #77	@ 0x4d
 8005ea8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005eaa:	2b09      	cmp	r3, #9
 8005eac:	f040 80a6 	bne.w	8005ffc <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005eb0:	78fa      	ldrb	r2, [r7, #3]
 8005eb2:	6879      	ldr	r1, [r7, #4]
 8005eb4:	4613      	mov	r3, r2
 8005eb6:	011b      	lsls	r3, r3, #4
 8005eb8:	1a9b      	subs	r3, r3, r2
 8005eba:	009b      	lsls	r3, r3, #2
 8005ebc:	440b      	add	r3, r1
 8005ebe:	334d      	adds	r3, #77	@ 0x4d
 8005ec0:	2202      	movs	r2, #2
 8005ec2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8005ec4:	78fa      	ldrb	r2, [r7, #3]
 8005ec6:	6879      	ldr	r1, [r7, #4]
 8005ec8:	4613      	mov	r3, r2
 8005eca:	011b      	lsls	r3, r3, #4
 8005ecc:	1a9b      	subs	r3, r3, r2
 8005ece:	009b      	lsls	r3, r3, #2
 8005ed0:	440b      	add	r3, r1
 8005ed2:	3344      	adds	r3, #68	@ 0x44
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	1c59      	adds	r1, r3, #1
 8005ed8:	6878      	ldr	r0, [r7, #4]
 8005eda:	4613      	mov	r3, r2
 8005edc:	011b      	lsls	r3, r3, #4
 8005ede:	1a9b      	subs	r3, r3, r2
 8005ee0:	009b      	lsls	r3, r3, #2
 8005ee2:	4403      	add	r3, r0
 8005ee4:	3344      	adds	r3, #68	@ 0x44
 8005ee6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005ee8:	78fa      	ldrb	r2, [r7, #3]
 8005eea:	6879      	ldr	r1, [r7, #4]
 8005eec:	4613      	mov	r3, r2
 8005eee:	011b      	lsls	r3, r3, #4
 8005ef0:	1a9b      	subs	r3, r3, r2
 8005ef2:	009b      	lsls	r3, r3, #2
 8005ef4:	440b      	add	r3, r1
 8005ef6:	3344      	adds	r3, #68	@ 0x44
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	2b02      	cmp	r3, #2
 8005efc:	d943      	bls.n	8005f86 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8005efe:	78fa      	ldrb	r2, [r7, #3]
 8005f00:	6879      	ldr	r1, [r7, #4]
 8005f02:	4613      	mov	r3, r2
 8005f04:	011b      	lsls	r3, r3, #4
 8005f06:	1a9b      	subs	r3, r3, r2
 8005f08:	009b      	lsls	r3, r3, #2
 8005f0a:	440b      	add	r3, r1
 8005f0c:	3344      	adds	r3, #68	@ 0x44
 8005f0e:	2200      	movs	r2, #0
 8005f10:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8005f12:	78fa      	ldrb	r2, [r7, #3]
 8005f14:	6879      	ldr	r1, [r7, #4]
 8005f16:	4613      	mov	r3, r2
 8005f18:	011b      	lsls	r3, r3, #4
 8005f1a:	1a9b      	subs	r3, r3, r2
 8005f1c:	009b      	lsls	r3, r3, #2
 8005f1e:	440b      	add	r3, r1
 8005f20:	331a      	adds	r3, #26
 8005f22:	781b      	ldrb	r3, [r3, #0]
 8005f24:	2b01      	cmp	r3, #1
 8005f26:	d123      	bne.n	8005f70 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8005f28:	78fa      	ldrb	r2, [r7, #3]
 8005f2a:	6879      	ldr	r1, [r7, #4]
 8005f2c:	4613      	mov	r3, r2
 8005f2e:	011b      	lsls	r3, r3, #4
 8005f30:	1a9b      	subs	r3, r3, r2
 8005f32:	009b      	lsls	r3, r3, #2
 8005f34:	440b      	add	r3, r1
 8005f36:	331b      	adds	r3, #27
 8005f38:	2200      	movs	r2, #0
 8005f3a:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8005f3c:	78fa      	ldrb	r2, [r7, #3]
 8005f3e:	6879      	ldr	r1, [r7, #4]
 8005f40:	4613      	mov	r3, r2
 8005f42:	011b      	lsls	r3, r3, #4
 8005f44:	1a9b      	subs	r3, r3, r2
 8005f46:	009b      	lsls	r3, r3, #2
 8005f48:	440b      	add	r3, r1
 8005f4a:	331c      	adds	r3, #28
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005f50:	78fb      	ldrb	r3, [r7, #3]
 8005f52:	015a      	lsls	r2, r3, #5
 8005f54:	693b      	ldr	r3, [r7, #16]
 8005f56:	4413      	add	r3, r2
 8005f58:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f5c:	685b      	ldr	r3, [r3, #4]
 8005f5e:	78fa      	ldrb	r2, [r7, #3]
 8005f60:	0151      	lsls	r1, r2, #5
 8005f62:	693a      	ldr	r2, [r7, #16]
 8005f64:	440a      	add	r2, r1
 8005f66:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005f6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f6e:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8005f70:	78fa      	ldrb	r2, [r7, #3]
 8005f72:	6879      	ldr	r1, [r7, #4]
 8005f74:	4613      	mov	r3, r2
 8005f76:	011b      	lsls	r3, r3, #4
 8005f78:	1a9b      	subs	r3, r3, r2
 8005f7a:	009b      	lsls	r3, r3, #2
 8005f7c:	440b      	add	r3, r1
 8005f7e:	334c      	adds	r3, #76	@ 0x4c
 8005f80:	2204      	movs	r2, #4
 8005f82:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005f84:	e229      	b.n	80063da <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005f86:	78fa      	ldrb	r2, [r7, #3]
 8005f88:	6879      	ldr	r1, [r7, #4]
 8005f8a:	4613      	mov	r3, r2
 8005f8c:	011b      	lsls	r3, r3, #4
 8005f8e:	1a9b      	subs	r3, r3, r2
 8005f90:	009b      	lsls	r3, r3, #2
 8005f92:	440b      	add	r3, r1
 8005f94:	334c      	adds	r3, #76	@ 0x4c
 8005f96:	2202      	movs	r2, #2
 8005f98:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005f9a:	78fa      	ldrb	r2, [r7, #3]
 8005f9c:	6879      	ldr	r1, [r7, #4]
 8005f9e:	4613      	mov	r3, r2
 8005fa0:	011b      	lsls	r3, r3, #4
 8005fa2:	1a9b      	subs	r3, r3, r2
 8005fa4:	009b      	lsls	r3, r3, #2
 8005fa6:	440b      	add	r3, r1
 8005fa8:	3326      	adds	r3, #38	@ 0x26
 8005faa:	781b      	ldrb	r3, [r3, #0]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d00b      	beq.n	8005fc8 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8005fb0:	78fa      	ldrb	r2, [r7, #3]
 8005fb2:	6879      	ldr	r1, [r7, #4]
 8005fb4:	4613      	mov	r3, r2
 8005fb6:	011b      	lsls	r3, r3, #4
 8005fb8:	1a9b      	subs	r3, r3, r2
 8005fba:	009b      	lsls	r3, r3, #2
 8005fbc:	440b      	add	r3, r1
 8005fbe:	3326      	adds	r3, #38	@ 0x26
 8005fc0:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005fc2:	2b02      	cmp	r3, #2
 8005fc4:	f040 8209 	bne.w	80063da <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8005fc8:	78fb      	ldrb	r3, [r7, #3]
 8005fca:	015a      	lsls	r2, r3, #5
 8005fcc:	693b      	ldr	r3, [r7, #16]
 8005fce:	4413      	add	r3, r2
 8005fd0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005fde:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005fe6:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8005fe8:	78fb      	ldrb	r3, [r7, #3]
 8005fea:	015a      	lsls	r2, r3, #5
 8005fec:	693b      	ldr	r3, [r7, #16]
 8005fee:	4413      	add	r3, r2
 8005ff0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ff4:	461a      	mov	r2, r3
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005ffa:	e1ee      	b.n	80063da <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8005ffc:	78fa      	ldrb	r2, [r7, #3]
 8005ffe:	6879      	ldr	r1, [r7, #4]
 8006000:	4613      	mov	r3, r2
 8006002:	011b      	lsls	r3, r3, #4
 8006004:	1a9b      	subs	r3, r3, r2
 8006006:	009b      	lsls	r3, r3, #2
 8006008:	440b      	add	r3, r1
 800600a:	334d      	adds	r3, #77	@ 0x4d
 800600c:	781b      	ldrb	r3, [r3, #0]
 800600e:	2b05      	cmp	r3, #5
 8006010:	f040 80c8 	bne.w	80061a4 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006014:	78fa      	ldrb	r2, [r7, #3]
 8006016:	6879      	ldr	r1, [r7, #4]
 8006018:	4613      	mov	r3, r2
 800601a:	011b      	lsls	r3, r3, #4
 800601c:	1a9b      	subs	r3, r3, r2
 800601e:	009b      	lsls	r3, r3, #2
 8006020:	440b      	add	r3, r1
 8006022:	334d      	adds	r3, #77	@ 0x4d
 8006024:	2202      	movs	r2, #2
 8006026:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8006028:	78fa      	ldrb	r2, [r7, #3]
 800602a:	6879      	ldr	r1, [r7, #4]
 800602c:	4613      	mov	r3, r2
 800602e:	011b      	lsls	r3, r3, #4
 8006030:	1a9b      	subs	r3, r3, r2
 8006032:	009b      	lsls	r3, r3, #2
 8006034:	440b      	add	r3, r1
 8006036:	331b      	adds	r3, #27
 8006038:	781b      	ldrb	r3, [r3, #0]
 800603a:	2b01      	cmp	r3, #1
 800603c:	f040 81ce 	bne.w	80063dc <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8006040:	78fa      	ldrb	r2, [r7, #3]
 8006042:	6879      	ldr	r1, [r7, #4]
 8006044:	4613      	mov	r3, r2
 8006046:	011b      	lsls	r3, r3, #4
 8006048:	1a9b      	subs	r3, r3, r2
 800604a:	009b      	lsls	r3, r3, #2
 800604c:	440b      	add	r3, r1
 800604e:	3326      	adds	r3, #38	@ 0x26
 8006050:	781b      	ldrb	r3, [r3, #0]
 8006052:	2b03      	cmp	r3, #3
 8006054:	d16b      	bne.n	800612e <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8006056:	78fa      	ldrb	r2, [r7, #3]
 8006058:	6879      	ldr	r1, [r7, #4]
 800605a:	4613      	mov	r3, r2
 800605c:	011b      	lsls	r3, r3, #4
 800605e:	1a9b      	subs	r3, r3, r2
 8006060:	009b      	lsls	r3, r3, #2
 8006062:	440b      	add	r3, r1
 8006064:	3348      	adds	r3, #72	@ 0x48
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	1c59      	adds	r1, r3, #1
 800606a:	6878      	ldr	r0, [r7, #4]
 800606c:	4613      	mov	r3, r2
 800606e:	011b      	lsls	r3, r3, #4
 8006070:	1a9b      	subs	r3, r3, r2
 8006072:	009b      	lsls	r3, r3, #2
 8006074:	4403      	add	r3, r0
 8006076:	3348      	adds	r3, #72	@ 0x48
 8006078:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 800607a:	78fa      	ldrb	r2, [r7, #3]
 800607c:	6879      	ldr	r1, [r7, #4]
 800607e:	4613      	mov	r3, r2
 8006080:	011b      	lsls	r3, r3, #4
 8006082:	1a9b      	subs	r3, r3, r2
 8006084:	009b      	lsls	r3, r3, #2
 8006086:	440b      	add	r3, r1
 8006088:	3348      	adds	r3, #72	@ 0x48
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	2b02      	cmp	r3, #2
 800608e:	d943      	bls.n	8006118 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8006090:	78fa      	ldrb	r2, [r7, #3]
 8006092:	6879      	ldr	r1, [r7, #4]
 8006094:	4613      	mov	r3, r2
 8006096:	011b      	lsls	r3, r3, #4
 8006098:	1a9b      	subs	r3, r3, r2
 800609a:	009b      	lsls	r3, r3, #2
 800609c:	440b      	add	r3, r1
 800609e:	3348      	adds	r3, #72	@ 0x48
 80060a0:	2200      	movs	r2, #0
 80060a2:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 80060a4:	78fa      	ldrb	r2, [r7, #3]
 80060a6:	6879      	ldr	r1, [r7, #4]
 80060a8:	4613      	mov	r3, r2
 80060aa:	011b      	lsls	r3, r3, #4
 80060ac:	1a9b      	subs	r3, r3, r2
 80060ae:	009b      	lsls	r3, r3, #2
 80060b0:	440b      	add	r3, r1
 80060b2:	331b      	adds	r3, #27
 80060b4:	2200      	movs	r2, #0
 80060b6:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 80060b8:	78fa      	ldrb	r2, [r7, #3]
 80060ba:	6879      	ldr	r1, [r7, #4]
 80060bc:	4613      	mov	r3, r2
 80060be:	011b      	lsls	r3, r3, #4
 80060c0:	1a9b      	subs	r3, r3, r2
 80060c2:	009b      	lsls	r3, r3, #2
 80060c4:	440b      	add	r3, r1
 80060c6:	3344      	adds	r3, #68	@ 0x44
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	2b02      	cmp	r3, #2
 80060cc:	d809      	bhi.n	80060e2 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80060ce:	78fa      	ldrb	r2, [r7, #3]
 80060d0:	6879      	ldr	r1, [r7, #4]
 80060d2:	4613      	mov	r3, r2
 80060d4:	011b      	lsls	r3, r3, #4
 80060d6:	1a9b      	subs	r3, r3, r2
 80060d8:	009b      	lsls	r3, r3, #2
 80060da:	440b      	add	r3, r1
 80060dc:	331c      	adds	r3, #28
 80060de:	2201      	movs	r2, #1
 80060e0:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80060e2:	78fb      	ldrb	r3, [r7, #3]
 80060e4:	015a      	lsls	r2, r3, #5
 80060e6:	693b      	ldr	r3, [r7, #16]
 80060e8:	4413      	add	r3, r2
 80060ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	78fa      	ldrb	r2, [r7, #3]
 80060f2:	0151      	lsls	r1, r2, #5
 80060f4:	693a      	ldr	r2, [r7, #16]
 80060f6:	440a      	add	r2, r1
 80060f8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80060fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006100:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8006102:	78fa      	ldrb	r2, [r7, #3]
 8006104:	6879      	ldr	r1, [r7, #4]
 8006106:	4613      	mov	r3, r2
 8006108:	011b      	lsls	r3, r3, #4
 800610a:	1a9b      	subs	r3, r3, r2
 800610c:	009b      	lsls	r3, r3, #2
 800610e:	440b      	add	r3, r1
 8006110:	334c      	adds	r3, #76	@ 0x4c
 8006112:	2204      	movs	r2, #4
 8006114:	701a      	strb	r2, [r3, #0]
 8006116:	e014      	b.n	8006142 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006118:	78fa      	ldrb	r2, [r7, #3]
 800611a:	6879      	ldr	r1, [r7, #4]
 800611c:	4613      	mov	r3, r2
 800611e:	011b      	lsls	r3, r3, #4
 8006120:	1a9b      	subs	r3, r3, r2
 8006122:	009b      	lsls	r3, r3, #2
 8006124:	440b      	add	r3, r1
 8006126:	334c      	adds	r3, #76	@ 0x4c
 8006128:	2202      	movs	r2, #2
 800612a:	701a      	strb	r2, [r3, #0]
 800612c:	e009      	b.n	8006142 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800612e:	78fa      	ldrb	r2, [r7, #3]
 8006130:	6879      	ldr	r1, [r7, #4]
 8006132:	4613      	mov	r3, r2
 8006134:	011b      	lsls	r3, r3, #4
 8006136:	1a9b      	subs	r3, r3, r2
 8006138:	009b      	lsls	r3, r3, #2
 800613a:	440b      	add	r3, r1
 800613c:	334c      	adds	r3, #76	@ 0x4c
 800613e:	2202      	movs	r2, #2
 8006140:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006142:	78fa      	ldrb	r2, [r7, #3]
 8006144:	6879      	ldr	r1, [r7, #4]
 8006146:	4613      	mov	r3, r2
 8006148:	011b      	lsls	r3, r3, #4
 800614a:	1a9b      	subs	r3, r3, r2
 800614c:	009b      	lsls	r3, r3, #2
 800614e:	440b      	add	r3, r1
 8006150:	3326      	adds	r3, #38	@ 0x26
 8006152:	781b      	ldrb	r3, [r3, #0]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d00b      	beq.n	8006170 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8006158:	78fa      	ldrb	r2, [r7, #3]
 800615a:	6879      	ldr	r1, [r7, #4]
 800615c:	4613      	mov	r3, r2
 800615e:	011b      	lsls	r3, r3, #4
 8006160:	1a9b      	subs	r3, r3, r2
 8006162:	009b      	lsls	r3, r3, #2
 8006164:	440b      	add	r3, r1
 8006166:	3326      	adds	r3, #38	@ 0x26
 8006168:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800616a:	2b02      	cmp	r3, #2
 800616c:	f040 8136 	bne.w	80063dc <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8006170:	78fb      	ldrb	r3, [r7, #3]
 8006172:	015a      	lsls	r2, r3, #5
 8006174:	693b      	ldr	r3, [r7, #16]
 8006176:	4413      	add	r3, r2
 8006178:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006186:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800618e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8006190:	78fb      	ldrb	r3, [r7, #3]
 8006192:	015a      	lsls	r2, r3, #5
 8006194:	693b      	ldr	r3, [r7, #16]
 8006196:	4413      	add	r3, r2
 8006198:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800619c:	461a      	mov	r2, r3
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	6013      	str	r3, [r2, #0]
 80061a2:	e11b      	b.n	80063dc <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80061a4:	78fa      	ldrb	r2, [r7, #3]
 80061a6:	6879      	ldr	r1, [r7, #4]
 80061a8:	4613      	mov	r3, r2
 80061aa:	011b      	lsls	r3, r3, #4
 80061ac:	1a9b      	subs	r3, r3, r2
 80061ae:	009b      	lsls	r3, r3, #2
 80061b0:	440b      	add	r3, r1
 80061b2:	334d      	adds	r3, #77	@ 0x4d
 80061b4:	781b      	ldrb	r3, [r3, #0]
 80061b6:	2b03      	cmp	r3, #3
 80061b8:	f040 8081 	bne.w	80062be <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80061bc:	78fa      	ldrb	r2, [r7, #3]
 80061be:	6879      	ldr	r1, [r7, #4]
 80061c0:	4613      	mov	r3, r2
 80061c2:	011b      	lsls	r3, r3, #4
 80061c4:	1a9b      	subs	r3, r3, r2
 80061c6:	009b      	lsls	r3, r3, #2
 80061c8:	440b      	add	r3, r1
 80061ca:	334d      	adds	r3, #77	@ 0x4d
 80061cc:	2202      	movs	r2, #2
 80061ce:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80061d0:	78fa      	ldrb	r2, [r7, #3]
 80061d2:	6879      	ldr	r1, [r7, #4]
 80061d4:	4613      	mov	r3, r2
 80061d6:	011b      	lsls	r3, r3, #4
 80061d8:	1a9b      	subs	r3, r3, r2
 80061da:	009b      	lsls	r3, r3, #2
 80061dc:	440b      	add	r3, r1
 80061de:	331b      	adds	r3, #27
 80061e0:	781b      	ldrb	r3, [r3, #0]
 80061e2:	2b01      	cmp	r3, #1
 80061e4:	f040 80fa 	bne.w	80063dc <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80061e8:	78fa      	ldrb	r2, [r7, #3]
 80061ea:	6879      	ldr	r1, [r7, #4]
 80061ec:	4613      	mov	r3, r2
 80061ee:	011b      	lsls	r3, r3, #4
 80061f0:	1a9b      	subs	r3, r3, r2
 80061f2:	009b      	lsls	r3, r3, #2
 80061f4:	440b      	add	r3, r1
 80061f6:	334c      	adds	r3, #76	@ 0x4c
 80061f8:	2202      	movs	r2, #2
 80061fa:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80061fc:	78fb      	ldrb	r3, [r7, #3]
 80061fe:	015a      	lsls	r2, r3, #5
 8006200:	693b      	ldr	r3, [r7, #16]
 8006202:	4413      	add	r3, r2
 8006204:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006208:	685b      	ldr	r3, [r3, #4]
 800620a:	78fa      	ldrb	r2, [r7, #3]
 800620c:	0151      	lsls	r1, r2, #5
 800620e:	693a      	ldr	r2, [r7, #16]
 8006210:	440a      	add	r2, r1
 8006212:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006216:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800621a:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800621c:	78fb      	ldrb	r3, [r7, #3]
 800621e:	015a      	lsls	r2, r3, #5
 8006220:	693b      	ldr	r3, [r7, #16]
 8006222:	4413      	add	r3, r2
 8006224:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006228:	68db      	ldr	r3, [r3, #12]
 800622a:	78fa      	ldrb	r2, [r7, #3]
 800622c:	0151      	lsls	r1, r2, #5
 800622e:	693a      	ldr	r2, [r7, #16]
 8006230:	440a      	add	r2, r1
 8006232:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006236:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800623a:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 800623c:	78fb      	ldrb	r3, [r7, #3]
 800623e:	015a      	lsls	r2, r3, #5
 8006240:	693b      	ldr	r3, [r7, #16]
 8006242:	4413      	add	r3, r2
 8006244:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006248:	68db      	ldr	r3, [r3, #12]
 800624a:	78fa      	ldrb	r2, [r7, #3]
 800624c:	0151      	lsls	r1, r2, #5
 800624e:	693a      	ldr	r2, [r7, #16]
 8006250:	440a      	add	r2, r1
 8006252:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006256:	f023 0320 	bic.w	r3, r3, #32
 800625a:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800625c:	78fa      	ldrb	r2, [r7, #3]
 800625e:	6879      	ldr	r1, [r7, #4]
 8006260:	4613      	mov	r3, r2
 8006262:	011b      	lsls	r3, r3, #4
 8006264:	1a9b      	subs	r3, r3, r2
 8006266:	009b      	lsls	r3, r3, #2
 8006268:	440b      	add	r3, r1
 800626a:	3326      	adds	r3, #38	@ 0x26
 800626c:	781b      	ldrb	r3, [r3, #0]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d00b      	beq.n	800628a <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8006272:	78fa      	ldrb	r2, [r7, #3]
 8006274:	6879      	ldr	r1, [r7, #4]
 8006276:	4613      	mov	r3, r2
 8006278:	011b      	lsls	r3, r3, #4
 800627a:	1a9b      	subs	r3, r3, r2
 800627c:	009b      	lsls	r3, r3, #2
 800627e:	440b      	add	r3, r1
 8006280:	3326      	adds	r3, #38	@ 0x26
 8006282:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006284:	2b02      	cmp	r3, #2
 8006286:	f040 80a9 	bne.w	80063dc <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800628a:	78fb      	ldrb	r3, [r7, #3]
 800628c:	015a      	lsls	r2, r3, #5
 800628e:	693b      	ldr	r3, [r7, #16]
 8006290:	4413      	add	r3, r2
 8006292:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80062a0:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80062a8:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80062aa:	78fb      	ldrb	r3, [r7, #3]
 80062ac:	015a      	lsls	r2, r3, #5
 80062ae:	693b      	ldr	r3, [r7, #16]
 80062b0:	4413      	add	r3, r2
 80062b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80062b6:	461a      	mov	r2, r3
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	6013      	str	r3, [r2, #0]
 80062bc:	e08e      	b.n	80063dc <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80062be:	78fa      	ldrb	r2, [r7, #3]
 80062c0:	6879      	ldr	r1, [r7, #4]
 80062c2:	4613      	mov	r3, r2
 80062c4:	011b      	lsls	r3, r3, #4
 80062c6:	1a9b      	subs	r3, r3, r2
 80062c8:	009b      	lsls	r3, r3, #2
 80062ca:	440b      	add	r3, r1
 80062cc:	334d      	adds	r3, #77	@ 0x4d
 80062ce:	781b      	ldrb	r3, [r3, #0]
 80062d0:	2b04      	cmp	r3, #4
 80062d2:	d143      	bne.n	800635c <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80062d4:	78fa      	ldrb	r2, [r7, #3]
 80062d6:	6879      	ldr	r1, [r7, #4]
 80062d8:	4613      	mov	r3, r2
 80062da:	011b      	lsls	r3, r3, #4
 80062dc:	1a9b      	subs	r3, r3, r2
 80062de:	009b      	lsls	r3, r3, #2
 80062e0:	440b      	add	r3, r1
 80062e2:	334d      	adds	r3, #77	@ 0x4d
 80062e4:	2202      	movs	r2, #2
 80062e6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80062e8:	78fa      	ldrb	r2, [r7, #3]
 80062ea:	6879      	ldr	r1, [r7, #4]
 80062ec:	4613      	mov	r3, r2
 80062ee:	011b      	lsls	r3, r3, #4
 80062f0:	1a9b      	subs	r3, r3, r2
 80062f2:	009b      	lsls	r3, r3, #2
 80062f4:	440b      	add	r3, r1
 80062f6:	334c      	adds	r3, #76	@ 0x4c
 80062f8:	2202      	movs	r2, #2
 80062fa:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80062fc:	78fa      	ldrb	r2, [r7, #3]
 80062fe:	6879      	ldr	r1, [r7, #4]
 8006300:	4613      	mov	r3, r2
 8006302:	011b      	lsls	r3, r3, #4
 8006304:	1a9b      	subs	r3, r3, r2
 8006306:	009b      	lsls	r3, r3, #2
 8006308:	440b      	add	r3, r1
 800630a:	3326      	adds	r3, #38	@ 0x26
 800630c:	781b      	ldrb	r3, [r3, #0]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d00a      	beq.n	8006328 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8006312:	78fa      	ldrb	r2, [r7, #3]
 8006314:	6879      	ldr	r1, [r7, #4]
 8006316:	4613      	mov	r3, r2
 8006318:	011b      	lsls	r3, r3, #4
 800631a:	1a9b      	subs	r3, r3, r2
 800631c:	009b      	lsls	r3, r3, #2
 800631e:	440b      	add	r3, r1
 8006320:	3326      	adds	r3, #38	@ 0x26
 8006322:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006324:	2b02      	cmp	r3, #2
 8006326:	d159      	bne.n	80063dc <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8006328:	78fb      	ldrb	r3, [r7, #3]
 800632a:	015a      	lsls	r2, r3, #5
 800632c:	693b      	ldr	r3, [r7, #16]
 800632e:	4413      	add	r3, r2
 8006330:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800633e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006346:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8006348:	78fb      	ldrb	r3, [r7, #3]
 800634a:	015a      	lsls	r2, r3, #5
 800634c:	693b      	ldr	r3, [r7, #16]
 800634e:	4413      	add	r3, r2
 8006350:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006354:	461a      	mov	r2, r3
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	6013      	str	r3, [r2, #0]
 800635a:	e03f      	b.n	80063dc <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 800635c:	78fa      	ldrb	r2, [r7, #3]
 800635e:	6879      	ldr	r1, [r7, #4]
 8006360:	4613      	mov	r3, r2
 8006362:	011b      	lsls	r3, r3, #4
 8006364:	1a9b      	subs	r3, r3, r2
 8006366:	009b      	lsls	r3, r3, #2
 8006368:	440b      	add	r3, r1
 800636a:	334d      	adds	r3, #77	@ 0x4d
 800636c:	781b      	ldrb	r3, [r3, #0]
 800636e:	2b08      	cmp	r3, #8
 8006370:	d126      	bne.n	80063c0 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006372:	78fa      	ldrb	r2, [r7, #3]
 8006374:	6879      	ldr	r1, [r7, #4]
 8006376:	4613      	mov	r3, r2
 8006378:	011b      	lsls	r3, r3, #4
 800637a:	1a9b      	subs	r3, r3, r2
 800637c:	009b      	lsls	r3, r3, #2
 800637e:	440b      	add	r3, r1
 8006380:	334d      	adds	r3, #77	@ 0x4d
 8006382:	2202      	movs	r2, #2
 8006384:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8006386:	78fa      	ldrb	r2, [r7, #3]
 8006388:	6879      	ldr	r1, [r7, #4]
 800638a:	4613      	mov	r3, r2
 800638c:	011b      	lsls	r3, r3, #4
 800638e:	1a9b      	subs	r3, r3, r2
 8006390:	009b      	lsls	r3, r3, #2
 8006392:	440b      	add	r3, r1
 8006394:	3344      	adds	r3, #68	@ 0x44
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	1c59      	adds	r1, r3, #1
 800639a:	6878      	ldr	r0, [r7, #4]
 800639c:	4613      	mov	r3, r2
 800639e:	011b      	lsls	r3, r3, #4
 80063a0:	1a9b      	subs	r3, r3, r2
 80063a2:	009b      	lsls	r3, r3, #2
 80063a4:	4403      	add	r3, r0
 80063a6:	3344      	adds	r3, #68	@ 0x44
 80063a8:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 80063aa:	78fa      	ldrb	r2, [r7, #3]
 80063ac:	6879      	ldr	r1, [r7, #4]
 80063ae:	4613      	mov	r3, r2
 80063b0:	011b      	lsls	r3, r3, #4
 80063b2:	1a9b      	subs	r3, r3, r2
 80063b4:	009b      	lsls	r3, r3, #2
 80063b6:	440b      	add	r3, r1
 80063b8:	334c      	adds	r3, #76	@ 0x4c
 80063ba:	2204      	movs	r2, #4
 80063bc:	701a      	strb	r2, [r3, #0]
 80063be:	e00d      	b.n	80063dc <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80063c0:	78fa      	ldrb	r2, [r7, #3]
 80063c2:	6879      	ldr	r1, [r7, #4]
 80063c4:	4613      	mov	r3, r2
 80063c6:	011b      	lsls	r3, r3, #4
 80063c8:	1a9b      	subs	r3, r3, r2
 80063ca:	009b      	lsls	r3, r3, #2
 80063cc:	440b      	add	r3, r1
 80063ce:	334d      	adds	r3, #77	@ 0x4d
 80063d0:	781b      	ldrb	r3, [r3, #0]
 80063d2:	2b02      	cmp	r3, #2
 80063d4:	f000 8100 	beq.w	80065d8 <HCD_HC_IN_IRQHandler+0xcca>
 80063d8:	e000      	b.n	80063dc <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80063da:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80063dc:	78fa      	ldrb	r2, [r7, #3]
 80063de:	6879      	ldr	r1, [r7, #4]
 80063e0:	4613      	mov	r3, r2
 80063e2:	011b      	lsls	r3, r3, #4
 80063e4:	1a9b      	subs	r3, r3, r2
 80063e6:	009b      	lsls	r3, r3, #2
 80063e8:	440b      	add	r3, r1
 80063ea:	334c      	adds	r3, #76	@ 0x4c
 80063ec:	781a      	ldrb	r2, [r3, #0]
 80063ee:	78fb      	ldrb	r3, [r7, #3]
 80063f0:	4619      	mov	r1, r3
 80063f2:	6878      	ldr	r0, [r7, #4]
 80063f4:	f00d ff52 	bl	801429c <HAL_HCD_HC_NotifyURBChange_Callback>
 80063f8:	e0ef      	b.n	80065da <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	78fa      	ldrb	r2, [r7, #3]
 8006400:	4611      	mov	r1, r2
 8006402:	4618      	mov	r0, r3
 8006404:	f007 fed1 	bl	800e1aa <USB_ReadChInterrupts>
 8006408:	4603      	mov	r3, r0
 800640a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800640e:	2b40      	cmp	r3, #64	@ 0x40
 8006410:	d12f      	bne.n	8006472 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8006412:	78fb      	ldrb	r3, [r7, #3]
 8006414:	015a      	lsls	r2, r3, #5
 8006416:	693b      	ldr	r3, [r7, #16]
 8006418:	4413      	add	r3, r2
 800641a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800641e:	461a      	mov	r2, r3
 8006420:	2340      	movs	r3, #64	@ 0x40
 8006422:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8006424:	78fa      	ldrb	r2, [r7, #3]
 8006426:	6879      	ldr	r1, [r7, #4]
 8006428:	4613      	mov	r3, r2
 800642a:	011b      	lsls	r3, r3, #4
 800642c:	1a9b      	subs	r3, r3, r2
 800642e:	009b      	lsls	r3, r3, #2
 8006430:	440b      	add	r3, r1
 8006432:	334d      	adds	r3, #77	@ 0x4d
 8006434:	2205      	movs	r2, #5
 8006436:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8006438:	78fa      	ldrb	r2, [r7, #3]
 800643a:	6879      	ldr	r1, [r7, #4]
 800643c:	4613      	mov	r3, r2
 800643e:	011b      	lsls	r3, r3, #4
 8006440:	1a9b      	subs	r3, r3, r2
 8006442:	009b      	lsls	r3, r3, #2
 8006444:	440b      	add	r3, r1
 8006446:	331a      	adds	r3, #26
 8006448:	781b      	ldrb	r3, [r3, #0]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d109      	bne.n	8006462 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800644e:	78fa      	ldrb	r2, [r7, #3]
 8006450:	6879      	ldr	r1, [r7, #4]
 8006452:	4613      	mov	r3, r2
 8006454:	011b      	lsls	r3, r3, #4
 8006456:	1a9b      	subs	r3, r3, r2
 8006458:	009b      	lsls	r3, r3, #2
 800645a:	440b      	add	r3, r1
 800645c:	3344      	adds	r3, #68	@ 0x44
 800645e:	2200      	movs	r2, #0
 8006460:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	78fa      	ldrb	r2, [r7, #3]
 8006468:	4611      	mov	r1, r2
 800646a:	4618      	mov	r0, r3
 800646c:	f008 fc3b 	bl	800ece6 <USB_HC_Halt>
 8006470:	e0b3      	b.n	80065da <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	78fa      	ldrb	r2, [r7, #3]
 8006478:	4611      	mov	r1, r2
 800647a:	4618      	mov	r0, r3
 800647c:	f007 fe95 	bl	800e1aa <USB_ReadChInterrupts>
 8006480:	4603      	mov	r3, r0
 8006482:	f003 0310 	and.w	r3, r3, #16
 8006486:	2b10      	cmp	r3, #16
 8006488:	f040 80a7 	bne.w	80065da <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 800648c:	78fa      	ldrb	r2, [r7, #3]
 800648e:	6879      	ldr	r1, [r7, #4]
 8006490:	4613      	mov	r3, r2
 8006492:	011b      	lsls	r3, r3, #4
 8006494:	1a9b      	subs	r3, r3, r2
 8006496:	009b      	lsls	r3, r3, #2
 8006498:	440b      	add	r3, r1
 800649a:	3326      	adds	r3, #38	@ 0x26
 800649c:	781b      	ldrb	r3, [r3, #0]
 800649e:	2b03      	cmp	r3, #3
 80064a0:	d11b      	bne.n	80064da <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80064a2:	78fa      	ldrb	r2, [r7, #3]
 80064a4:	6879      	ldr	r1, [r7, #4]
 80064a6:	4613      	mov	r3, r2
 80064a8:	011b      	lsls	r3, r3, #4
 80064aa:	1a9b      	subs	r3, r3, r2
 80064ac:	009b      	lsls	r3, r3, #2
 80064ae:	440b      	add	r3, r1
 80064b0:	3344      	adds	r3, #68	@ 0x44
 80064b2:	2200      	movs	r2, #0
 80064b4:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80064b6:	78fa      	ldrb	r2, [r7, #3]
 80064b8:	6879      	ldr	r1, [r7, #4]
 80064ba:	4613      	mov	r3, r2
 80064bc:	011b      	lsls	r3, r3, #4
 80064be:	1a9b      	subs	r3, r3, r2
 80064c0:	009b      	lsls	r3, r3, #2
 80064c2:	440b      	add	r3, r1
 80064c4:	334d      	adds	r3, #77	@ 0x4d
 80064c6:	2204      	movs	r2, #4
 80064c8:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	78fa      	ldrb	r2, [r7, #3]
 80064d0:	4611      	mov	r1, r2
 80064d2:	4618      	mov	r0, r3
 80064d4:	f008 fc07 	bl	800ece6 <USB_HC_Halt>
 80064d8:	e03f      	b.n	800655a <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80064da:	78fa      	ldrb	r2, [r7, #3]
 80064dc:	6879      	ldr	r1, [r7, #4]
 80064de:	4613      	mov	r3, r2
 80064e0:	011b      	lsls	r3, r3, #4
 80064e2:	1a9b      	subs	r3, r3, r2
 80064e4:	009b      	lsls	r3, r3, #2
 80064e6:	440b      	add	r3, r1
 80064e8:	3326      	adds	r3, #38	@ 0x26
 80064ea:	781b      	ldrb	r3, [r3, #0]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d00a      	beq.n	8006506 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80064f0:	78fa      	ldrb	r2, [r7, #3]
 80064f2:	6879      	ldr	r1, [r7, #4]
 80064f4:	4613      	mov	r3, r2
 80064f6:	011b      	lsls	r3, r3, #4
 80064f8:	1a9b      	subs	r3, r3, r2
 80064fa:	009b      	lsls	r3, r3, #2
 80064fc:	440b      	add	r3, r1
 80064fe:	3326      	adds	r3, #38	@ 0x26
 8006500:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006502:	2b02      	cmp	r3, #2
 8006504:	d129      	bne.n	800655a <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8006506:	78fa      	ldrb	r2, [r7, #3]
 8006508:	6879      	ldr	r1, [r7, #4]
 800650a:	4613      	mov	r3, r2
 800650c:	011b      	lsls	r3, r3, #4
 800650e:	1a9b      	subs	r3, r3, r2
 8006510:	009b      	lsls	r3, r3, #2
 8006512:	440b      	add	r3, r1
 8006514:	3344      	adds	r3, #68	@ 0x44
 8006516:	2200      	movs	r2, #0
 8006518:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	799b      	ldrb	r3, [r3, #6]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d00a      	beq.n	8006538 <HCD_HC_IN_IRQHandler+0xc2a>
 8006522:	78fa      	ldrb	r2, [r7, #3]
 8006524:	6879      	ldr	r1, [r7, #4]
 8006526:	4613      	mov	r3, r2
 8006528:	011b      	lsls	r3, r3, #4
 800652a:	1a9b      	subs	r3, r3, r2
 800652c:	009b      	lsls	r3, r3, #2
 800652e:	440b      	add	r3, r1
 8006530:	331b      	adds	r3, #27
 8006532:	781b      	ldrb	r3, [r3, #0]
 8006534:	2b01      	cmp	r3, #1
 8006536:	d110      	bne.n	800655a <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8006538:	78fa      	ldrb	r2, [r7, #3]
 800653a:	6879      	ldr	r1, [r7, #4]
 800653c:	4613      	mov	r3, r2
 800653e:	011b      	lsls	r3, r3, #4
 8006540:	1a9b      	subs	r3, r3, r2
 8006542:	009b      	lsls	r3, r3, #2
 8006544:	440b      	add	r3, r1
 8006546:	334d      	adds	r3, #77	@ 0x4d
 8006548:	2204      	movs	r2, #4
 800654a:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	78fa      	ldrb	r2, [r7, #3]
 8006552:	4611      	mov	r1, r2
 8006554:	4618      	mov	r0, r3
 8006556:	f008 fbc6 	bl	800ece6 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 800655a:	78fa      	ldrb	r2, [r7, #3]
 800655c:	6879      	ldr	r1, [r7, #4]
 800655e:	4613      	mov	r3, r2
 8006560:	011b      	lsls	r3, r3, #4
 8006562:	1a9b      	subs	r3, r3, r2
 8006564:	009b      	lsls	r3, r3, #2
 8006566:	440b      	add	r3, r1
 8006568:	331b      	adds	r3, #27
 800656a:	781b      	ldrb	r3, [r3, #0]
 800656c:	2b01      	cmp	r3, #1
 800656e:	d129      	bne.n	80065c4 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8006570:	78fa      	ldrb	r2, [r7, #3]
 8006572:	6879      	ldr	r1, [r7, #4]
 8006574:	4613      	mov	r3, r2
 8006576:	011b      	lsls	r3, r3, #4
 8006578:	1a9b      	subs	r3, r3, r2
 800657a:	009b      	lsls	r3, r3, #2
 800657c:	440b      	add	r3, r1
 800657e:	331b      	adds	r3, #27
 8006580:	2200      	movs	r2, #0
 8006582:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8006584:	78fb      	ldrb	r3, [r7, #3]
 8006586:	015a      	lsls	r2, r3, #5
 8006588:	693b      	ldr	r3, [r7, #16]
 800658a:	4413      	add	r3, r2
 800658c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006590:	685b      	ldr	r3, [r3, #4]
 8006592:	78fa      	ldrb	r2, [r7, #3]
 8006594:	0151      	lsls	r1, r2, #5
 8006596:	693a      	ldr	r2, [r7, #16]
 8006598:	440a      	add	r2, r1
 800659a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800659e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80065a2:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 80065a4:	78fb      	ldrb	r3, [r7, #3]
 80065a6:	015a      	lsls	r2, r3, #5
 80065a8:	693b      	ldr	r3, [r7, #16]
 80065aa:	4413      	add	r3, r2
 80065ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065b0:	68db      	ldr	r3, [r3, #12]
 80065b2:	78fa      	ldrb	r2, [r7, #3]
 80065b4:	0151      	lsls	r1, r2, #5
 80065b6:	693a      	ldr	r2, [r7, #16]
 80065b8:	440a      	add	r2, r1
 80065ba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80065be:	f043 0320 	orr.w	r3, r3, #32
 80065c2:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80065c4:	78fb      	ldrb	r3, [r7, #3]
 80065c6:	015a      	lsls	r2, r3, #5
 80065c8:	693b      	ldr	r3, [r7, #16]
 80065ca:	4413      	add	r3, r2
 80065cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065d0:	461a      	mov	r2, r3
 80065d2:	2310      	movs	r3, #16
 80065d4:	6093      	str	r3, [r2, #8]
 80065d6:	e000      	b.n	80065da <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80065d8:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80065da:	3718      	adds	r7, #24
 80065dc:	46bd      	mov	sp, r7
 80065de:	bd80      	pop	{r7, pc}

080065e0 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b086      	sub	sp, #24
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
 80065e8:	460b      	mov	r3, r1
 80065ea:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065f2:	697b      	ldr	r3, [r7, #20]
 80065f4:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	78fa      	ldrb	r2, [r7, #3]
 80065fc:	4611      	mov	r1, r2
 80065fe:	4618      	mov	r0, r3
 8006600:	f007 fdd3 	bl	800e1aa <USB_ReadChInterrupts>
 8006604:	4603      	mov	r3, r0
 8006606:	f003 0304 	and.w	r3, r3, #4
 800660a:	2b04      	cmp	r3, #4
 800660c:	d11b      	bne.n	8006646 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800660e:	78fb      	ldrb	r3, [r7, #3]
 8006610:	015a      	lsls	r2, r3, #5
 8006612:	693b      	ldr	r3, [r7, #16]
 8006614:	4413      	add	r3, r2
 8006616:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800661a:	461a      	mov	r2, r3
 800661c:	2304      	movs	r3, #4
 800661e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8006620:	78fa      	ldrb	r2, [r7, #3]
 8006622:	6879      	ldr	r1, [r7, #4]
 8006624:	4613      	mov	r3, r2
 8006626:	011b      	lsls	r3, r3, #4
 8006628:	1a9b      	subs	r3, r3, r2
 800662a:	009b      	lsls	r3, r3, #2
 800662c:	440b      	add	r3, r1
 800662e:	334d      	adds	r3, #77	@ 0x4d
 8006630:	2207      	movs	r2, #7
 8006632:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	78fa      	ldrb	r2, [r7, #3]
 800663a:	4611      	mov	r1, r2
 800663c:	4618      	mov	r0, r3
 800663e:	f008 fb52 	bl	800ece6 <USB_HC_Halt>
 8006642:	f000 bc89 	b.w	8006f58 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	78fa      	ldrb	r2, [r7, #3]
 800664c:	4611      	mov	r1, r2
 800664e:	4618      	mov	r0, r3
 8006650:	f007 fdab 	bl	800e1aa <USB_ReadChInterrupts>
 8006654:	4603      	mov	r3, r0
 8006656:	f003 0320 	and.w	r3, r3, #32
 800665a:	2b20      	cmp	r3, #32
 800665c:	f040 8082 	bne.w	8006764 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8006660:	78fb      	ldrb	r3, [r7, #3]
 8006662:	015a      	lsls	r2, r3, #5
 8006664:	693b      	ldr	r3, [r7, #16]
 8006666:	4413      	add	r3, r2
 8006668:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800666c:	461a      	mov	r2, r3
 800666e:	2320      	movs	r3, #32
 8006670:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8006672:	78fa      	ldrb	r2, [r7, #3]
 8006674:	6879      	ldr	r1, [r7, #4]
 8006676:	4613      	mov	r3, r2
 8006678:	011b      	lsls	r3, r3, #4
 800667a:	1a9b      	subs	r3, r3, r2
 800667c:	009b      	lsls	r3, r3, #2
 800667e:	440b      	add	r3, r1
 8006680:	3319      	adds	r3, #25
 8006682:	781b      	ldrb	r3, [r3, #0]
 8006684:	2b01      	cmp	r3, #1
 8006686:	d124      	bne.n	80066d2 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8006688:	78fa      	ldrb	r2, [r7, #3]
 800668a:	6879      	ldr	r1, [r7, #4]
 800668c:	4613      	mov	r3, r2
 800668e:	011b      	lsls	r3, r3, #4
 8006690:	1a9b      	subs	r3, r3, r2
 8006692:	009b      	lsls	r3, r3, #2
 8006694:	440b      	add	r3, r1
 8006696:	3319      	adds	r3, #25
 8006698:	2200      	movs	r2, #0
 800669a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800669c:	78fa      	ldrb	r2, [r7, #3]
 800669e:	6879      	ldr	r1, [r7, #4]
 80066a0:	4613      	mov	r3, r2
 80066a2:	011b      	lsls	r3, r3, #4
 80066a4:	1a9b      	subs	r3, r3, r2
 80066a6:	009b      	lsls	r3, r3, #2
 80066a8:	440b      	add	r3, r1
 80066aa:	334c      	adds	r3, #76	@ 0x4c
 80066ac:	2202      	movs	r2, #2
 80066ae:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80066b0:	78fa      	ldrb	r2, [r7, #3]
 80066b2:	6879      	ldr	r1, [r7, #4]
 80066b4:	4613      	mov	r3, r2
 80066b6:	011b      	lsls	r3, r3, #4
 80066b8:	1a9b      	subs	r3, r3, r2
 80066ba:	009b      	lsls	r3, r3, #2
 80066bc:	440b      	add	r3, r1
 80066be:	334d      	adds	r3, #77	@ 0x4d
 80066c0:	2203      	movs	r2, #3
 80066c2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	78fa      	ldrb	r2, [r7, #3]
 80066ca:	4611      	mov	r1, r2
 80066cc:	4618      	mov	r0, r3
 80066ce:	f008 fb0a 	bl	800ece6 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 80066d2:	78fa      	ldrb	r2, [r7, #3]
 80066d4:	6879      	ldr	r1, [r7, #4]
 80066d6:	4613      	mov	r3, r2
 80066d8:	011b      	lsls	r3, r3, #4
 80066da:	1a9b      	subs	r3, r3, r2
 80066dc:	009b      	lsls	r3, r3, #2
 80066de:	440b      	add	r3, r1
 80066e0:	331a      	adds	r3, #26
 80066e2:	781b      	ldrb	r3, [r3, #0]
 80066e4:	2b01      	cmp	r3, #1
 80066e6:	f040 8437 	bne.w	8006f58 <HCD_HC_OUT_IRQHandler+0x978>
 80066ea:	78fa      	ldrb	r2, [r7, #3]
 80066ec:	6879      	ldr	r1, [r7, #4]
 80066ee:	4613      	mov	r3, r2
 80066f0:	011b      	lsls	r3, r3, #4
 80066f2:	1a9b      	subs	r3, r3, r2
 80066f4:	009b      	lsls	r3, r3, #2
 80066f6:	440b      	add	r3, r1
 80066f8:	331b      	adds	r3, #27
 80066fa:	781b      	ldrb	r3, [r3, #0]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	f040 842b 	bne.w	8006f58 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8006702:	78fa      	ldrb	r2, [r7, #3]
 8006704:	6879      	ldr	r1, [r7, #4]
 8006706:	4613      	mov	r3, r2
 8006708:	011b      	lsls	r3, r3, #4
 800670a:	1a9b      	subs	r3, r3, r2
 800670c:	009b      	lsls	r3, r3, #2
 800670e:	440b      	add	r3, r1
 8006710:	3326      	adds	r3, #38	@ 0x26
 8006712:	781b      	ldrb	r3, [r3, #0]
 8006714:	2b01      	cmp	r3, #1
 8006716:	d009      	beq.n	800672c <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8006718:	78fa      	ldrb	r2, [r7, #3]
 800671a:	6879      	ldr	r1, [r7, #4]
 800671c:	4613      	mov	r3, r2
 800671e:	011b      	lsls	r3, r3, #4
 8006720:	1a9b      	subs	r3, r3, r2
 8006722:	009b      	lsls	r3, r3, #2
 8006724:	440b      	add	r3, r1
 8006726:	331b      	adds	r3, #27
 8006728:	2201      	movs	r2, #1
 800672a:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 800672c:	78fa      	ldrb	r2, [r7, #3]
 800672e:	6879      	ldr	r1, [r7, #4]
 8006730:	4613      	mov	r3, r2
 8006732:	011b      	lsls	r3, r3, #4
 8006734:	1a9b      	subs	r3, r3, r2
 8006736:	009b      	lsls	r3, r3, #2
 8006738:	440b      	add	r3, r1
 800673a:	334d      	adds	r3, #77	@ 0x4d
 800673c:	2203      	movs	r2, #3
 800673e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	78fa      	ldrb	r2, [r7, #3]
 8006746:	4611      	mov	r1, r2
 8006748:	4618      	mov	r0, r3
 800674a:	f008 facc 	bl	800ece6 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 800674e:	78fa      	ldrb	r2, [r7, #3]
 8006750:	6879      	ldr	r1, [r7, #4]
 8006752:	4613      	mov	r3, r2
 8006754:	011b      	lsls	r3, r3, #4
 8006756:	1a9b      	subs	r3, r3, r2
 8006758:	009b      	lsls	r3, r3, #2
 800675a:	440b      	add	r3, r1
 800675c:	3344      	adds	r3, #68	@ 0x44
 800675e:	2200      	movs	r2, #0
 8006760:	601a      	str	r2, [r3, #0]
 8006762:	e3f9      	b.n	8006f58 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	78fa      	ldrb	r2, [r7, #3]
 800676a:	4611      	mov	r1, r2
 800676c:	4618      	mov	r0, r3
 800676e:	f007 fd1c 	bl	800e1aa <USB_ReadChInterrupts>
 8006772:	4603      	mov	r3, r0
 8006774:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006778:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800677c:	d111      	bne.n	80067a2 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 800677e:	78fb      	ldrb	r3, [r7, #3]
 8006780:	015a      	lsls	r2, r3, #5
 8006782:	693b      	ldr	r3, [r7, #16]
 8006784:	4413      	add	r3, r2
 8006786:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800678a:	461a      	mov	r2, r3
 800678c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006790:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	78fa      	ldrb	r2, [r7, #3]
 8006798:	4611      	mov	r1, r2
 800679a:	4618      	mov	r0, r3
 800679c:	f008 faa3 	bl	800ece6 <USB_HC_Halt>
 80067a0:	e3da      	b.n	8006f58 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	78fa      	ldrb	r2, [r7, #3]
 80067a8:	4611      	mov	r1, r2
 80067aa:	4618      	mov	r0, r3
 80067ac:	f007 fcfd 	bl	800e1aa <USB_ReadChInterrupts>
 80067b0:	4603      	mov	r3, r0
 80067b2:	f003 0301 	and.w	r3, r3, #1
 80067b6:	2b01      	cmp	r3, #1
 80067b8:	d168      	bne.n	800688c <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80067ba:	78fa      	ldrb	r2, [r7, #3]
 80067bc:	6879      	ldr	r1, [r7, #4]
 80067be:	4613      	mov	r3, r2
 80067c0:	011b      	lsls	r3, r3, #4
 80067c2:	1a9b      	subs	r3, r3, r2
 80067c4:	009b      	lsls	r3, r3, #2
 80067c6:	440b      	add	r3, r1
 80067c8:	3344      	adds	r3, #68	@ 0x44
 80067ca:	2200      	movs	r2, #0
 80067cc:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	78fa      	ldrb	r2, [r7, #3]
 80067d4:	4611      	mov	r1, r2
 80067d6:	4618      	mov	r0, r3
 80067d8:	f007 fce7 	bl	800e1aa <USB_ReadChInterrupts>
 80067dc:	4603      	mov	r3, r0
 80067de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067e2:	2b40      	cmp	r3, #64	@ 0x40
 80067e4:	d112      	bne.n	800680c <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80067e6:	78fa      	ldrb	r2, [r7, #3]
 80067e8:	6879      	ldr	r1, [r7, #4]
 80067ea:	4613      	mov	r3, r2
 80067ec:	011b      	lsls	r3, r3, #4
 80067ee:	1a9b      	subs	r3, r3, r2
 80067f0:	009b      	lsls	r3, r3, #2
 80067f2:	440b      	add	r3, r1
 80067f4:	3319      	adds	r3, #25
 80067f6:	2201      	movs	r2, #1
 80067f8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80067fa:	78fb      	ldrb	r3, [r7, #3]
 80067fc:	015a      	lsls	r2, r3, #5
 80067fe:	693b      	ldr	r3, [r7, #16]
 8006800:	4413      	add	r3, r2
 8006802:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006806:	461a      	mov	r2, r3
 8006808:	2340      	movs	r3, #64	@ 0x40
 800680a:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 800680c:	78fa      	ldrb	r2, [r7, #3]
 800680e:	6879      	ldr	r1, [r7, #4]
 8006810:	4613      	mov	r3, r2
 8006812:	011b      	lsls	r3, r3, #4
 8006814:	1a9b      	subs	r3, r3, r2
 8006816:	009b      	lsls	r3, r3, #2
 8006818:	440b      	add	r3, r1
 800681a:	331b      	adds	r3, #27
 800681c:	781b      	ldrb	r3, [r3, #0]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d019      	beq.n	8006856 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8006822:	78fa      	ldrb	r2, [r7, #3]
 8006824:	6879      	ldr	r1, [r7, #4]
 8006826:	4613      	mov	r3, r2
 8006828:	011b      	lsls	r3, r3, #4
 800682a:	1a9b      	subs	r3, r3, r2
 800682c:	009b      	lsls	r3, r3, #2
 800682e:	440b      	add	r3, r1
 8006830:	331b      	adds	r3, #27
 8006832:	2200      	movs	r2, #0
 8006834:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8006836:	78fb      	ldrb	r3, [r7, #3]
 8006838:	015a      	lsls	r2, r3, #5
 800683a:	693b      	ldr	r3, [r7, #16]
 800683c:	4413      	add	r3, r2
 800683e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006842:	685b      	ldr	r3, [r3, #4]
 8006844:	78fa      	ldrb	r2, [r7, #3]
 8006846:	0151      	lsls	r1, r2, #5
 8006848:	693a      	ldr	r2, [r7, #16]
 800684a:	440a      	add	r2, r1
 800684c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006850:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006854:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8006856:	78fb      	ldrb	r3, [r7, #3]
 8006858:	015a      	lsls	r2, r3, #5
 800685a:	693b      	ldr	r3, [r7, #16]
 800685c:	4413      	add	r3, r2
 800685e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006862:	461a      	mov	r2, r3
 8006864:	2301      	movs	r3, #1
 8006866:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8006868:	78fa      	ldrb	r2, [r7, #3]
 800686a:	6879      	ldr	r1, [r7, #4]
 800686c:	4613      	mov	r3, r2
 800686e:	011b      	lsls	r3, r3, #4
 8006870:	1a9b      	subs	r3, r3, r2
 8006872:	009b      	lsls	r3, r3, #2
 8006874:	440b      	add	r3, r1
 8006876:	334d      	adds	r3, #77	@ 0x4d
 8006878:	2201      	movs	r2, #1
 800687a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	78fa      	ldrb	r2, [r7, #3]
 8006882:	4611      	mov	r1, r2
 8006884:	4618      	mov	r0, r3
 8006886:	f008 fa2e 	bl	800ece6 <USB_HC_Halt>
 800688a:	e365      	b.n	8006f58 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	78fa      	ldrb	r2, [r7, #3]
 8006892:	4611      	mov	r1, r2
 8006894:	4618      	mov	r0, r3
 8006896:	f007 fc88 	bl	800e1aa <USB_ReadChInterrupts>
 800689a:	4603      	mov	r3, r0
 800689c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068a0:	2b40      	cmp	r3, #64	@ 0x40
 80068a2:	d139      	bne.n	8006918 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 80068a4:	78fa      	ldrb	r2, [r7, #3]
 80068a6:	6879      	ldr	r1, [r7, #4]
 80068a8:	4613      	mov	r3, r2
 80068aa:	011b      	lsls	r3, r3, #4
 80068ac:	1a9b      	subs	r3, r3, r2
 80068ae:	009b      	lsls	r3, r3, #2
 80068b0:	440b      	add	r3, r1
 80068b2:	334d      	adds	r3, #77	@ 0x4d
 80068b4:	2205      	movs	r2, #5
 80068b6:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80068b8:	78fa      	ldrb	r2, [r7, #3]
 80068ba:	6879      	ldr	r1, [r7, #4]
 80068bc:	4613      	mov	r3, r2
 80068be:	011b      	lsls	r3, r3, #4
 80068c0:	1a9b      	subs	r3, r3, r2
 80068c2:	009b      	lsls	r3, r3, #2
 80068c4:	440b      	add	r3, r1
 80068c6:	331a      	adds	r3, #26
 80068c8:	781b      	ldrb	r3, [r3, #0]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d109      	bne.n	80068e2 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80068ce:	78fa      	ldrb	r2, [r7, #3]
 80068d0:	6879      	ldr	r1, [r7, #4]
 80068d2:	4613      	mov	r3, r2
 80068d4:	011b      	lsls	r3, r3, #4
 80068d6:	1a9b      	subs	r3, r3, r2
 80068d8:	009b      	lsls	r3, r3, #2
 80068da:	440b      	add	r3, r1
 80068dc:	3319      	adds	r3, #25
 80068de:	2201      	movs	r2, #1
 80068e0:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80068e2:	78fa      	ldrb	r2, [r7, #3]
 80068e4:	6879      	ldr	r1, [r7, #4]
 80068e6:	4613      	mov	r3, r2
 80068e8:	011b      	lsls	r3, r3, #4
 80068ea:	1a9b      	subs	r3, r3, r2
 80068ec:	009b      	lsls	r3, r3, #2
 80068ee:	440b      	add	r3, r1
 80068f0:	3344      	adds	r3, #68	@ 0x44
 80068f2:	2200      	movs	r2, #0
 80068f4:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	78fa      	ldrb	r2, [r7, #3]
 80068fc:	4611      	mov	r1, r2
 80068fe:	4618      	mov	r0, r3
 8006900:	f008 f9f1 	bl	800ece6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8006904:	78fb      	ldrb	r3, [r7, #3]
 8006906:	015a      	lsls	r2, r3, #5
 8006908:	693b      	ldr	r3, [r7, #16]
 800690a:	4413      	add	r3, r2
 800690c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006910:	461a      	mov	r2, r3
 8006912:	2340      	movs	r3, #64	@ 0x40
 8006914:	6093      	str	r3, [r2, #8]
 8006916:	e31f      	b.n	8006f58 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	78fa      	ldrb	r2, [r7, #3]
 800691e:	4611      	mov	r1, r2
 8006920:	4618      	mov	r0, r3
 8006922:	f007 fc42 	bl	800e1aa <USB_ReadChInterrupts>
 8006926:	4603      	mov	r3, r0
 8006928:	f003 0308 	and.w	r3, r3, #8
 800692c:	2b08      	cmp	r3, #8
 800692e:	d11a      	bne.n	8006966 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8006930:	78fb      	ldrb	r3, [r7, #3]
 8006932:	015a      	lsls	r2, r3, #5
 8006934:	693b      	ldr	r3, [r7, #16]
 8006936:	4413      	add	r3, r2
 8006938:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800693c:	461a      	mov	r2, r3
 800693e:	2308      	movs	r3, #8
 8006940:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8006942:	78fa      	ldrb	r2, [r7, #3]
 8006944:	6879      	ldr	r1, [r7, #4]
 8006946:	4613      	mov	r3, r2
 8006948:	011b      	lsls	r3, r3, #4
 800694a:	1a9b      	subs	r3, r3, r2
 800694c:	009b      	lsls	r3, r3, #2
 800694e:	440b      	add	r3, r1
 8006950:	334d      	adds	r3, #77	@ 0x4d
 8006952:	2206      	movs	r2, #6
 8006954:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	78fa      	ldrb	r2, [r7, #3]
 800695c:	4611      	mov	r1, r2
 800695e:	4618      	mov	r0, r3
 8006960:	f008 f9c1 	bl	800ece6 <USB_HC_Halt>
 8006964:	e2f8      	b.n	8006f58 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	78fa      	ldrb	r2, [r7, #3]
 800696c:	4611      	mov	r1, r2
 800696e:	4618      	mov	r0, r3
 8006970:	f007 fc1b 	bl	800e1aa <USB_ReadChInterrupts>
 8006974:	4603      	mov	r3, r0
 8006976:	f003 0310 	and.w	r3, r3, #16
 800697a:	2b10      	cmp	r3, #16
 800697c:	d144      	bne.n	8006a08 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800697e:	78fa      	ldrb	r2, [r7, #3]
 8006980:	6879      	ldr	r1, [r7, #4]
 8006982:	4613      	mov	r3, r2
 8006984:	011b      	lsls	r3, r3, #4
 8006986:	1a9b      	subs	r3, r3, r2
 8006988:	009b      	lsls	r3, r3, #2
 800698a:	440b      	add	r3, r1
 800698c:	3344      	adds	r3, #68	@ 0x44
 800698e:	2200      	movs	r2, #0
 8006990:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8006992:	78fa      	ldrb	r2, [r7, #3]
 8006994:	6879      	ldr	r1, [r7, #4]
 8006996:	4613      	mov	r3, r2
 8006998:	011b      	lsls	r3, r3, #4
 800699a:	1a9b      	subs	r3, r3, r2
 800699c:	009b      	lsls	r3, r3, #2
 800699e:	440b      	add	r3, r1
 80069a0:	334d      	adds	r3, #77	@ 0x4d
 80069a2:	2204      	movs	r2, #4
 80069a4:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 80069a6:	78fa      	ldrb	r2, [r7, #3]
 80069a8:	6879      	ldr	r1, [r7, #4]
 80069aa:	4613      	mov	r3, r2
 80069ac:	011b      	lsls	r3, r3, #4
 80069ae:	1a9b      	subs	r3, r3, r2
 80069b0:	009b      	lsls	r3, r3, #2
 80069b2:	440b      	add	r3, r1
 80069b4:	3319      	adds	r3, #25
 80069b6:	781b      	ldrb	r3, [r3, #0]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d114      	bne.n	80069e6 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80069bc:	78fa      	ldrb	r2, [r7, #3]
 80069be:	6879      	ldr	r1, [r7, #4]
 80069c0:	4613      	mov	r3, r2
 80069c2:	011b      	lsls	r3, r3, #4
 80069c4:	1a9b      	subs	r3, r3, r2
 80069c6:	009b      	lsls	r3, r3, #2
 80069c8:	440b      	add	r3, r1
 80069ca:	3318      	adds	r3, #24
 80069cc:	781b      	ldrb	r3, [r3, #0]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d109      	bne.n	80069e6 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80069d2:	78fa      	ldrb	r2, [r7, #3]
 80069d4:	6879      	ldr	r1, [r7, #4]
 80069d6:	4613      	mov	r3, r2
 80069d8:	011b      	lsls	r3, r3, #4
 80069da:	1a9b      	subs	r3, r3, r2
 80069dc:	009b      	lsls	r3, r3, #2
 80069de:	440b      	add	r3, r1
 80069e0:	3319      	adds	r3, #25
 80069e2:	2201      	movs	r2, #1
 80069e4:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	78fa      	ldrb	r2, [r7, #3]
 80069ec:	4611      	mov	r1, r2
 80069ee:	4618      	mov	r0, r3
 80069f0:	f008 f979 	bl	800ece6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80069f4:	78fb      	ldrb	r3, [r7, #3]
 80069f6:	015a      	lsls	r2, r3, #5
 80069f8:	693b      	ldr	r3, [r7, #16]
 80069fa:	4413      	add	r3, r2
 80069fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a00:	461a      	mov	r2, r3
 8006a02:	2310      	movs	r3, #16
 8006a04:	6093      	str	r3, [r2, #8]
 8006a06:	e2a7      	b.n	8006f58 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	78fa      	ldrb	r2, [r7, #3]
 8006a0e:	4611      	mov	r1, r2
 8006a10:	4618      	mov	r0, r3
 8006a12:	f007 fbca 	bl	800e1aa <USB_ReadChInterrupts>
 8006a16:	4603      	mov	r3, r0
 8006a18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a1c:	2b80      	cmp	r3, #128	@ 0x80
 8006a1e:	f040 8083 	bne.w	8006b28 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	799b      	ldrb	r3, [r3, #6]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d111      	bne.n	8006a4e <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8006a2a:	78fa      	ldrb	r2, [r7, #3]
 8006a2c:	6879      	ldr	r1, [r7, #4]
 8006a2e:	4613      	mov	r3, r2
 8006a30:	011b      	lsls	r3, r3, #4
 8006a32:	1a9b      	subs	r3, r3, r2
 8006a34:	009b      	lsls	r3, r3, #2
 8006a36:	440b      	add	r3, r1
 8006a38:	334d      	adds	r3, #77	@ 0x4d
 8006a3a:	2207      	movs	r2, #7
 8006a3c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	78fa      	ldrb	r2, [r7, #3]
 8006a44:	4611      	mov	r1, r2
 8006a46:	4618      	mov	r0, r3
 8006a48:	f008 f94d 	bl	800ece6 <USB_HC_Halt>
 8006a4c:	e062      	b.n	8006b14 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8006a4e:	78fa      	ldrb	r2, [r7, #3]
 8006a50:	6879      	ldr	r1, [r7, #4]
 8006a52:	4613      	mov	r3, r2
 8006a54:	011b      	lsls	r3, r3, #4
 8006a56:	1a9b      	subs	r3, r3, r2
 8006a58:	009b      	lsls	r3, r3, #2
 8006a5a:	440b      	add	r3, r1
 8006a5c:	3344      	adds	r3, #68	@ 0x44
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	1c59      	adds	r1, r3, #1
 8006a62:	6878      	ldr	r0, [r7, #4]
 8006a64:	4613      	mov	r3, r2
 8006a66:	011b      	lsls	r3, r3, #4
 8006a68:	1a9b      	subs	r3, r3, r2
 8006a6a:	009b      	lsls	r3, r3, #2
 8006a6c:	4403      	add	r3, r0
 8006a6e:	3344      	adds	r3, #68	@ 0x44
 8006a70:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006a72:	78fa      	ldrb	r2, [r7, #3]
 8006a74:	6879      	ldr	r1, [r7, #4]
 8006a76:	4613      	mov	r3, r2
 8006a78:	011b      	lsls	r3, r3, #4
 8006a7a:	1a9b      	subs	r3, r3, r2
 8006a7c:	009b      	lsls	r3, r3, #2
 8006a7e:	440b      	add	r3, r1
 8006a80:	3344      	adds	r3, #68	@ 0x44
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	2b02      	cmp	r3, #2
 8006a86:	d922      	bls.n	8006ace <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8006a88:	78fa      	ldrb	r2, [r7, #3]
 8006a8a:	6879      	ldr	r1, [r7, #4]
 8006a8c:	4613      	mov	r3, r2
 8006a8e:	011b      	lsls	r3, r3, #4
 8006a90:	1a9b      	subs	r3, r3, r2
 8006a92:	009b      	lsls	r3, r3, #2
 8006a94:	440b      	add	r3, r1
 8006a96:	3344      	adds	r3, #68	@ 0x44
 8006a98:	2200      	movs	r2, #0
 8006a9a:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8006a9c:	78fa      	ldrb	r2, [r7, #3]
 8006a9e:	6879      	ldr	r1, [r7, #4]
 8006aa0:	4613      	mov	r3, r2
 8006aa2:	011b      	lsls	r3, r3, #4
 8006aa4:	1a9b      	subs	r3, r3, r2
 8006aa6:	009b      	lsls	r3, r3, #2
 8006aa8:	440b      	add	r3, r1
 8006aaa:	334c      	adds	r3, #76	@ 0x4c
 8006aac:	2204      	movs	r2, #4
 8006aae:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8006ab0:	78fa      	ldrb	r2, [r7, #3]
 8006ab2:	6879      	ldr	r1, [r7, #4]
 8006ab4:	4613      	mov	r3, r2
 8006ab6:	011b      	lsls	r3, r3, #4
 8006ab8:	1a9b      	subs	r3, r3, r2
 8006aba:	009b      	lsls	r3, r3, #2
 8006abc:	440b      	add	r3, r1
 8006abe:	334c      	adds	r3, #76	@ 0x4c
 8006ac0:	781a      	ldrb	r2, [r3, #0]
 8006ac2:	78fb      	ldrb	r3, [r7, #3]
 8006ac4:	4619      	mov	r1, r3
 8006ac6:	6878      	ldr	r0, [r7, #4]
 8006ac8:	f00d fbe8 	bl	801429c <HAL_HCD_HC_NotifyURBChange_Callback>
 8006acc:	e022      	b.n	8006b14 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006ace:	78fa      	ldrb	r2, [r7, #3]
 8006ad0:	6879      	ldr	r1, [r7, #4]
 8006ad2:	4613      	mov	r3, r2
 8006ad4:	011b      	lsls	r3, r3, #4
 8006ad6:	1a9b      	subs	r3, r3, r2
 8006ad8:	009b      	lsls	r3, r3, #2
 8006ada:	440b      	add	r3, r1
 8006adc:	334c      	adds	r3, #76	@ 0x4c
 8006ade:	2202      	movs	r2, #2
 8006ae0:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8006ae2:	78fb      	ldrb	r3, [r7, #3]
 8006ae4:	015a      	lsls	r2, r3, #5
 8006ae6:	693b      	ldr	r3, [r7, #16]
 8006ae8:	4413      	add	r3, r2
 8006aea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006af8:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006b00:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8006b02:	78fb      	ldrb	r3, [r7, #3]
 8006b04:	015a      	lsls	r2, r3, #5
 8006b06:	693b      	ldr	r3, [r7, #16]
 8006b08:	4413      	add	r3, r2
 8006b0a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b0e:	461a      	mov	r2, r3
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8006b14:	78fb      	ldrb	r3, [r7, #3]
 8006b16:	015a      	lsls	r2, r3, #5
 8006b18:	693b      	ldr	r3, [r7, #16]
 8006b1a:	4413      	add	r3, r2
 8006b1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b20:	461a      	mov	r2, r3
 8006b22:	2380      	movs	r3, #128	@ 0x80
 8006b24:	6093      	str	r3, [r2, #8]
 8006b26:	e217      	b.n	8006f58 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	78fa      	ldrb	r2, [r7, #3]
 8006b2e:	4611      	mov	r1, r2
 8006b30:	4618      	mov	r0, r3
 8006b32:	f007 fb3a 	bl	800e1aa <USB_ReadChInterrupts>
 8006b36:	4603      	mov	r3, r0
 8006b38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b40:	d11b      	bne.n	8006b7a <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8006b42:	78fa      	ldrb	r2, [r7, #3]
 8006b44:	6879      	ldr	r1, [r7, #4]
 8006b46:	4613      	mov	r3, r2
 8006b48:	011b      	lsls	r3, r3, #4
 8006b4a:	1a9b      	subs	r3, r3, r2
 8006b4c:	009b      	lsls	r3, r3, #2
 8006b4e:	440b      	add	r3, r1
 8006b50:	334d      	adds	r3, #77	@ 0x4d
 8006b52:	2209      	movs	r2, #9
 8006b54:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	78fa      	ldrb	r2, [r7, #3]
 8006b5c:	4611      	mov	r1, r2
 8006b5e:	4618      	mov	r0, r3
 8006b60:	f008 f8c1 	bl	800ece6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8006b64:	78fb      	ldrb	r3, [r7, #3]
 8006b66:	015a      	lsls	r2, r3, #5
 8006b68:	693b      	ldr	r3, [r7, #16]
 8006b6a:	4413      	add	r3, r2
 8006b6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b70:	461a      	mov	r2, r3
 8006b72:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006b76:	6093      	str	r3, [r2, #8]
 8006b78:	e1ee      	b.n	8006f58 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	78fa      	ldrb	r2, [r7, #3]
 8006b80:	4611      	mov	r1, r2
 8006b82:	4618      	mov	r0, r3
 8006b84:	f007 fb11 	bl	800e1aa <USB_ReadChInterrupts>
 8006b88:	4603      	mov	r3, r0
 8006b8a:	f003 0302 	and.w	r3, r3, #2
 8006b8e:	2b02      	cmp	r3, #2
 8006b90:	f040 81df 	bne.w	8006f52 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8006b94:	78fb      	ldrb	r3, [r7, #3]
 8006b96:	015a      	lsls	r2, r3, #5
 8006b98:	693b      	ldr	r3, [r7, #16]
 8006b9a:	4413      	add	r3, r2
 8006b9c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ba0:	461a      	mov	r2, r3
 8006ba2:	2302      	movs	r3, #2
 8006ba4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8006ba6:	78fa      	ldrb	r2, [r7, #3]
 8006ba8:	6879      	ldr	r1, [r7, #4]
 8006baa:	4613      	mov	r3, r2
 8006bac:	011b      	lsls	r3, r3, #4
 8006bae:	1a9b      	subs	r3, r3, r2
 8006bb0:	009b      	lsls	r3, r3, #2
 8006bb2:	440b      	add	r3, r1
 8006bb4:	334d      	adds	r3, #77	@ 0x4d
 8006bb6:	781b      	ldrb	r3, [r3, #0]
 8006bb8:	2b01      	cmp	r3, #1
 8006bba:	f040 8093 	bne.w	8006ce4 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006bbe:	78fa      	ldrb	r2, [r7, #3]
 8006bc0:	6879      	ldr	r1, [r7, #4]
 8006bc2:	4613      	mov	r3, r2
 8006bc4:	011b      	lsls	r3, r3, #4
 8006bc6:	1a9b      	subs	r3, r3, r2
 8006bc8:	009b      	lsls	r3, r3, #2
 8006bca:	440b      	add	r3, r1
 8006bcc:	334d      	adds	r3, #77	@ 0x4d
 8006bce:	2202      	movs	r2, #2
 8006bd0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8006bd2:	78fa      	ldrb	r2, [r7, #3]
 8006bd4:	6879      	ldr	r1, [r7, #4]
 8006bd6:	4613      	mov	r3, r2
 8006bd8:	011b      	lsls	r3, r3, #4
 8006bda:	1a9b      	subs	r3, r3, r2
 8006bdc:	009b      	lsls	r3, r3, #2
 8006bde:	440b      	add	r3, r1
 8006be0:	334c      	adds	r3, #76	@ 0x4c
 8006be2:	2201      	movs	r2, #1
 8006be4:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8006be6:	78fa      	ldrb	r2, [r7, #3]
 8006be8:	6879      	ldr	r1, [r7, #4]
 8006bea:	4613      	mov	r3, r2
 8006bec:	011b      	lsls	r3, r3, #4
 8006bee:	1a9b      	subs	r3, r3, r2
 8006bf0:	009b      	lsls	r3, r3, #2
 8006bf2:	440b      	add	r3, r1
 8006bf4:	3326      	adds	r3, #38	@ 0x26
 8006bf6:	781b      	ldrb	r3, [r3, #0]
 8006bf8:	2b02      	cmp	r3, #2
 8006bfa:	d00b      	beq.n	8006c14 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8006bfc:	78fa      	ldrb	r2, [r7, #3]
 8006bfe:	6879      	ldr	r1, [r7, #4]
 8006c00:	4613      	mov	r3, r2
 8006c02:	011b      	lsls	r3, r3, #4
 8006c04:	1a9b      	subs	r3, r3, r2
 8006c06:	009b      	lsls	r3, r3, #2
 8006c08:	440b      	add	r3, r1
 8006c0a:	3326      	adds	r3, #38	@ 0x26
 8006c0c:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8006c0e:	2b03      	cmp	r3, #3
 8006c10:	f040 8190 	bne.w	8006f34 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	799b      	ldrb	r3, [r3, #6]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d115      	bne.n	8006c48 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8006c1c:	78fa      	ldrb	r2, [r7, #3]
 8006c1e:	6879      	ldr	r1, [r7, #4]
 8006c20:	4613      	mov	r3, r2
 8006c22:	011b      	lsls	r3, r3, #4
 8006c24:	1a9b      	subs	r3, r3, r2
 8006c26:	009b      	lsls	r3, r3, #2
 8006c28:	440b      	add	r3, r1
 8006c2a:	333d      	adds	r3, #61	@ 0x3d
 8006c2c:	781b      	ldrb	r3, [r3, #0]
 8006c2e:	78fa      	ldrb	r2, [r7, #3]
 8006c30:	f083 0301 	eor.w	r3, r3, #1
 8006c34:	b2d8      	uxtb	r0, r3
 8006c36:	6879      	ldr	r1, [r7, #4]
 8006c38:	4613      	mov	r3, r2
 8006c3a:	011b      	lsls	r3, r3, #4
 8006c3c:	1a9b      	subs	r3, r3, r2
 8006c3e:	009b      	lsls	r3, r3, #2
 8006c40:	440b      	add	r3, r1
 8006c42:	333d      	adds	r3, #61	@ 0x3d
 8006c44:	4602      	mov	r2, r0
 8006c46:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	799b      	ldrb	r3, [r3, #6]
 8006c4c:	2b01      	cmp	r3, #1
 8006c4e:	f040 8171 	bne.w	8006f34 <HCD_HC_OUT_IRQHandler+0x954>
 8006c52:	78fa      	ldrb	r2, [r7, #3]
 8006c54:	6879      	ldr	r1, [r7, #4]
 8006c56:	4613      	mov	r3, r2
 8006c58:	011b      	lsls	r3, r3, #4
 8006c5a:	1a9b      	subs	r3, r3, r2
 8006c5c:	009b      	lsls	r3, r3, #2
 8006c5e:	440b      	add	r3, r1
 8006c60:	3334      	adds	r3, #52	@ 0x34
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	f000 8165 	beq.w	8006f34 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8006c6a:	78fa      	ldrb	r2, [r7, #3]
 8006c6c:	6879      	ldr	r1, [r7, #4]
 8006c6e:	4613      	mov	r3, r2
 8006c70:	011b      	lsls	r3, r3, #4
 8006c72:	1a9b      	subs	r3, r3, r2
 8006c74:	009b      	lsls	r3, r3, #2
 8006c76:	440b      	add	r3, r1
 8006c78:	3334      	adds	r3, #52	@ 0x34
 8006c7a:	6819      	ldr	r1, [r3, #0]
 8006c7c:	78fa      	ldrb	r2, [r7, #3]
 8006c7e:	6878      	ldr	r0, [r7, #4]
 8006c80:	4613      	mov	r3, r2
 8006c82:	011b      	lsls	r3, r3, #4
 8006c84:	1a9b      	subs	r3, r3, r2
 8006c86:	009b      	lsls	r3, r3, #2
 8006c88:	4403      	add	r3, r0
 8006c8a:	3328      	adds	r3, #40	@ 0x28
 8006c8c:	881b      	ldrh	r3, [r3, #0]
 8006c8e:	440b      	add	r3, r1
 8006c90:	1e59      	subs	r1, r3, #1
 8006c92:	78fa      	ldrb	r2, [r7, #3]
 8006c94:	6878      	ldr	r0, [r7, #4]
 8006c96:	4613      	mov	r3, r2
 8006c98:	011b      	lsls	r3, r3, #4
 8006c9a:	1a9b      	subs	r3, r3, r2
 8006c9c:	009b      	lsls	r3, r3, #2
 8006c9e:	4403      	add	r3, r0
 8006ca0:	3328      	adds	r3, #40	@ 0x28
 8006ca2:	881b      	ldrh	r3, [r3, #0]
 8006ca4:	fbb1 f3f3 	udiv	r3, r1, r3
 8006ca8:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	f003 0301 	and.w	r3, r3, #1
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	f000 813f 	beq.w	8006f34 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8006cb6:	78fa      	ldrb	r2, [r7, #3]
 8006cb8:	6879      	ldr	r1, [r7, #4]
 8006cba:	4613      	mov	r3, r2
 8006cbc:	011b      	lsls	r3, r3, #4
 8006cbe:	1a9b      	subs	r3, r3, r2
 8006cc0:	009b      	lsls	r3, r3, #2
 8006cc2:	440b      	add	r3, r1
 8006cc4:	333d      	adds	r3, #61	@ 0x3d
 8006cc6:	781b      	ldrb	r3, [r3, #0]
 8006cc8:	78fa      	ldrb	r2, [r7, #3]
 8006cca:	f083 0301 	eor.w	r3, r3, #1
 8006cce:	b2d8      	uxtb	r0, r3
 8006cd0:	6879      	ldr	r1, [r7, #4]
 8006cd2:	4613      	mov	r3, r2
 8006cd4:	011b      	lsls	r3, r3, #4
 8006cd6:	1a9b      	subs	r3, r3, r2
 8006cd8:	009b      	lsls	r3, r3, #2
 8006cda:	440b      	add	r3, r1
 8006cdc:	333d      	adds	r3, #61	@ 0x3d
 8006cde:	4602      	mov	r2, r0
 8006ce0:	701a      	strb	r2, [r3, #0]
 8006ce2:	e127      	b.n	8006f34 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8006ce4:	78fa      	ldrb	r2, [r7, #3]
 8006ce6:	6879      	ldr	r1, [r7, #4]
 8006ce8:	4613      	mov	r3, r2
 8006cea:	011b      	lsls	r3, r3, #4
 8006cec:	1a9b      	subs	r3, r3, r2
 8006cee:	009b      	lsls	r3, r3, #2
 8006cf0:	440b      	add	r3, r1
 8006cf2:	334d      	adds	r3, #77	@ 0x4d
 8006cf4:	781b      	ldrb	r3, [r3, #0]
 8006cf6:	2b03      	cmp	r3, #3
 8006cf8:	d120      	bne.n	8006d3c <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006cfa:	78fa      	ldrb	r2, [r7, #3]
 8006cfc:	6879      	ldr	r1, [r7, #4]
 8006cfe:	4613      	mov	r3, r2
 8006d00:	011b      	lsls	r3, r3, #4
 8006d02:	1a9b      	subs	r3, r3, r2
 8006d04:	009b      	lsls	r3, r3, #2
 8006d06:	440b      	add	r3, r1
 8006d08:	334d      	adds	r3, #77	@ 0x4d
 8006d0a:	2202      	movs	r2, #2
 8006d0c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8006d0e:	78fa      	ldrb	r2, [r7, #3]
 8006d10:	6879      	ldr	r1, [r7, #4]
 8006d12:	4613      	mov	r3, r2
 8006d14:	011b      	lsls	r3, r3, #4
 8006d16:	1a9b      	subs	r3, r3, r2
 8006d18:	009b      	lsls	r3, r3, #2
 8006d1a:	440b      	add	r3, r1
 8006d1c:	331b      	adds	r3, #27
 8006d1e:	781b      	ldrb	r3, [r3, #0]
 8006d20:	2b01      	cmp	r3, #1
 8006d22:	f040 8107 	bne.w	8006f34 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006d26:	78fa      	ldrb	r2, [r7, #3]
 8006d28:	6879      	ldr	r1, [r7, #4]
 8006d2a:	4613      	mov	r3, r2
 8006d2c:	011b      	lsls	r3, r3, #4
 8006d2e:	1a9b      	subs	r3, r3, r2
 8006d30:	009b      	lsls	r3, r3, #2
 8006d32:	440b      	add	r3, r1
 8006d34:	334c      	adds	r3, #76	@ 0x4c
 8006d36:	2202      	movs	r2, #2
 8006d38:	701a      	strb	r2, [r3, #0]
 8006d3a:	e0fb      	b.n	8006f34 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8006d3c:	78fa      	ldrb	r2, [r7, #3]
 8006d3e:	6879      	ldr	r1, [r7, #4]
 8006d40:	4613      	mov	r3, r2
 8006d42:	011b      	lsls	r3, r3, #4
 8006d44:	1a9b      	subs	r3, r3, r2
 8006d46:	009b      	lsls	r3, r3, #2
 8006d48:	440b      	add	r3, r1
 8006d4a:	334d      	adds	r3, #77	@ 0x4d
 8006d4c:	781b      	ldrb	r3, [r3, #0]
 8006d4e:	2b04      	cmp	r3, #4
 8006d50:	d13a      	bne.n	8006dc8 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006d52:	78fa      	ldrb	r2, [r7, #3]
 8006d54:	6879      	ldr	r1, [r7, #4]
 8006d56:	4613      	mov	r3, r2
 8006d58:	011b      	lsls	r3, r3, #4
 8006d5a:	1a9b      	subs	r3, r3, r2
 8006d5c:	009b      	lsls	r3, r3, #2
 8006d5e:	440b      	add	r3, r1
 8006d60:	334d      	adds	r3, #77	@ 0x4d
 8006d62:	2202      	movs	r2, #2
 8006d64:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006d66:	78fa      	ldrb	r2, [r7, #3]
 8006d68:	6879      	ldr	r1, [r7, #4]
 8006d6a:	4613      	mov	r3, r2
 8006d6c:	011b      	lsls	r3, r3, #4
 8006d6e:	1a9b      	subs	r3, r3, r2
 8006d70:	009b      	lsls	r3, r3, #2
 8006d72:	440b      	add	r3, r1
 8006d74:	334c      	adds	r3, #76	@ 0x4c
 8006d76:	2202      	movs	r2, #2
 8006d78:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8006d7a:	78fa      	ldrb	r2, [r7, #3]
 8006d7c:	6879      	ldr	r1, [r7, #4]
 8006d7e:	4613      	mov	r3, r2
 8006d80:	011b      	lsls	r3, r3, #4
 8006d82:	1a9b      	subs	r3, r3, r2
 8006d84:	009b      	lsls	r3, r3, #2
 8006d86:	440b      	add	r3, r1
 8006d88:	331b      	adds	r3, #27
 8006d8a:	781b      	ldrb	r3, [r3, #0]
 8006d8c:	2b01      	cmp	r3, #1
 8006d8e:	f040 80d1 	bne.w	8006f34 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8006d92:	78fa      	ldrb	r2, [r7, #3]
 8006d94:	6879      	ldr	r1, [r7, #4]
 8006d96:	4613      	mov	r3, r2
 8006d98:	011b      	lsls	r3, r3, #4
 8006d9a:	1a9b      	subs	r3, r3, r2
 8006d9c:	009b      	lsls	r3, r3, #2
 8006d9e:	440b      	add	r3, r1
 8006da0:	331b      	adds	r3, #27
 8006da2:	2200      	movs	r2, #0
 8006da4:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8006da6:	78fb      	ldrb	r3, [r7, #3]
 8006da8:	015a      	lsls	r2, r3, #5
 8006daa:	693b      	ldr	r3, [r7, #16]
 8006dac:	4413      	add	r3, r2
 8006dae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006db2:	685b      	ldr	r3, [r3, #4]
 8006db4:	78fa      	ldrb	r2, [r7, #3]
 8006db6:	0151      	lsls	r1, r2, #5
 8006db8:	693a      	ldr	r2, [r7, #16]
 8006dba:	440a      	add	r2, r1
 8006dbc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006dc0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006dc4:	6053      	str	r3, [r2, #4]
 8006dc6:	e0b5      	b.n	8006f34 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8006dc8:	78fa      	ldrb	r2, [r7, #3]
 8006dca:	6879      	ldr	r1, [r7, #4]
 8006dcc:	4613      	mov	r3, r2
 8006dce:	011b      	lsls	r3, r3, #4
 8006dd0:	1a9b      	subs	r3, r3, r2
 8006dd2:	009b      	lsls	r3, r3, #2
 8006dd4:	440b      	add	r3, r1
 8006dd6:	334d      	adds	r3, #77	@ 0x4d
 8006dd8:	781b      	ldrb	r3, [r3, #0]
 8006dda:	2b05      	cmp	r3, #5
 8006ddc:	d114      	bne.n	8006e08 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006dde:	78fa      	ldrb	r2, [r7, #3]
 8006de0:	6879      	ldr	r1, [r7, #4]
 8006de2:	4613      	mov	r3, r2
 8006de4:	011b      	lsls	r3, r3, #4
 8006de6:	1a9b      	subs	r3, r3, r2
 8006de8:	009b      	lsls	r3, r3, #2
 8006dea:	440b      	add	r3, r1
 8006dec:	334d      	adds	r3, #77	@ 0x4d
 8006dee:	2202      	movs	r2, #2
 8006df0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8006df2:	78fa      	ldrb	r2, [r7, #3]
 8006df4:	6879      	ldr	r1, [r7, #4]
 8006df6:	4613      	mov	r3, r2
 8006df8:	011b      	lsls	r3, r3, #4
 8006dfa:	1a9b      	subs	r3, r3, r2
 8006dfc:	009b      	lsls	r3, r3, #2
 8006dfe:	440b      	add	r3, r1
 8006e00:	334c      	adds	r3, #76	@ 0x4c
 8006e02:	2202      	movs	r2, #2
 8006e04:	701a      	strb	r2, [r3, #0]
 8006e06:	e095      	b.n	8006f34 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8006e08:	78fa      	ldrb	r2, [r7, #3]
 8006e0a:	6879      	ldr	r1, [r7, #4]
 8006e0c:	4613      	mov	r3, r2
 8006e0e:	011b      	lsls	r3, r3, #4
 8006e10:	1a9b      	subs	r3, r3, r2
 8006e12:	009b      	lsls	r3, r3, #2
 8006e14:	440b      	add	r3, r1
 8006e16:	334d      	adds	r3, #77	@ 0x4d
 8006e18:	781b      	ldrb	r3, [r3, #0]
 8006e1a:	2b06      	cmp	r3, #6
 8006e1c:	d114      	bne.n	8006e48 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006e1e:	78fa      	ldrb	r2, [r7, #3]
 8006e20:	6879      	ldr	r1, [r7, #4]
 8006e22:	4613      	mov	r3, r2
 8006e24:	011b      	lsls	r3, r3, #4
 8006e26:	1a9b      	subs	r3, r3, r2
 8006e28:	009b      	lsls	r3, r3, #2
 8006e2a:	440b      	add	r3, r1
 8006e2c:	334d      	adds	r3, #77	@ 0x4d
 8006e2e:	2202      	movs	r2, #2
 8006e30:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8006e32:	78fa      	ldrb	r2, [r7, #3]
 8006e34:	6879      	ldr	r1, [r7, #4]
 8006e36:	4613      	mov	r3, r2
 8006e38:	011b      	lsls	r3, r3, #4
 8006e3a:	1a9b      	subs	r3, r3, r2
 8006e3c:	009b      	lsls	r3, r3, #2
 8006e3e:	440b      	add	r3, r1
 8006e40:	334c      	adds	r3, #76	@ 0x4c
 8006e42:	2205      	movs	r2, #5
 8006e44:	701a      	strb	r2, [r3, #0]
 8006e46:	e075      	b.n	8006f34 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8006e48:	78fa      	ldrb	r2, [r7, #3]
 8006e4a:	6879      	ldr	r1, [r7, #4]
 8006e4c:	4613      	mov	r3, r2
 8006e4e:	011b      	lsls	r3, r3, #4
 8006e50:	1a9b      	subs	r3, r3, r2
 8006e52:	009b      	lsls	r3, r3, #2
 8006e54:	440b      	add	r3, r1
 8006e56:	334d      	adds	r3, #77	@ 0x4d
 8006e58:	781b      	ldrb	r3, [r3, #0]
 8006e5a:	2b07      	cmp	r3, #7
 8006e5c:	d00a      	beq.n	8006e74 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8006e5e:	78fa      	ldrb	r2, [r7, #3]
 8006e60:	6879      	ldr	r1, [r7, #4]
 8006e62:	4613      	mov	r3, r2
 8006e64:	011b      	lsls	r3, r3, #4
 8006e66:	1a9b      	subs	r3, r3, r2
 8006e68:	009b      	lsls	r3, r3, #2
 8006e6a:	440b      	add	r3, r1
 8006e6c:	334d      	adds	r3, #77	@ 0x4d
 8006e6e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8006e70:	2b09      	cmp	r3, #9
 8006e72:	d170      	bne.n	8006f56 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006e74:	78fa      	ldrb	r2, [r7, #3]
 8006e76:	6879      	ldr	r1, [r7, #4]
 8006e78:	4613      	mov	r3, r2
 8006e7a:	011b      	lsls	r3, r3, #4
 8006e7c:	1a9b      	subs	r3, r3, r2
 8006e7e:	009b      	lsls	r3, r3, #2
 8006e80:	440b      	add	r3, r1
 8006e82:	334d      	adds	r3, #77	@ 0x4d
 8006e84:	2202      	movs	r2, #2
 8006e86:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8006e88:	78fa      	ldrb	r2, [r7, #3]
 8006e8a:	6879      	ldr	r1, [r7, #4]
 8006e8c:	4613      	mov	r3, r2
 8006e8e:	011b      	lsls	r3, r3, #4
 8006e90:	1a9b      	subs	r3, r3, r2
 8006e92:	009b      	lsls	r3, r3, #2
 8006e94:	440b      	add	r3, r1
 8006e96:	3344      	adds	r3, #68	@ 0x44
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	1c59      	adds	r1, r3, #1
 8006e9c:	6878      	ldr	r0, [r7, #4]
 8006e9e:	4613      	mov	r3, r2
 8006ea0:	011b      	lsls	r3, r3, #4
 8006ea2:	1a9b      	subs	r3, r3, r2
 8006ea4:	009b      	lsls	r3, r3, #2
 8006ea6:	4403      	add	r3, r0
 8006ea8:	3344      	adds	r3, #68	@ 0x44
 8006eaa:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006eac:	78fa      	ldrb	r2, [r7, #3]
 8006eae:	6879      	ldr	r1, [r7, #4]
 8006eb0:	4613      	mov	r3, r2
 8006eb2:	011b      	lsls	r3, r3, #4
 8006eb4:	1a9b      	subs	r3, r3, r2
 8006eb6:	009b      	lsls	r3, r3, #2
 8006eb8:	440b      	add	r3, r1
 8006eba:	3344      	adds	r3, #68	@ 0x44
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	2b02      	cmp	r3, #2
 8006ec0:	d914      	bls.n	8006eec <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8006ec2:	78fa      	ldrb	r2, [r7, #3]
 8006ec4:	6879      	ldr	r1, [r7, #4]
 8006ec6:	4613      	mov	r3, r2
 8006ec8:	011b      	lsls	r3, r3, #4
 8006eca:	1a9b      	subs	r3, r3, r2
 8006ecc:	009b      	lsls	r3, r3, #2
 8006ece:	440b      	add	r3, r1
 8006ed0:	3344      	adds	r3, #68	@ 0x44
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8006ed6:	78fa      	ldrb	r2, [r7, #3]
 8006ed8:	6879      	ldr	r1, [r7, #4]
 8006eda:	4613      	mov	r3, r2
 8006edc:	011b      	lsls	r3, r3, #4
 8006ede:	1a9b      	subs	r3, r3, r2
 8006ee0:	009b      	lsls	r3, r3, #2
 8006ee2:	440b      	add	r3, r1
 8006ee4:	334c      	adds	r3, #76	@ 0x4c
 8006ee6:	2204      	movs	r2, #4
 8006ee8:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006eea:	e022      	b.n	8006f32 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006eec:	78fa      	ldrb	r2, [r7, #3]
 8006eee:	6879      	ldr	r1, [r7, #4]
 8006ef0:	4613      	mov	r3, r2
 8006ef2:	011b      	lsls	r3, r3, #4
 8006ef4:	1a9b      	subs	r3, r3, r2
 8006ef6:	009b      	lsls	r3, r3, #2
 8006ef8:	440b      	add	r3, r1
 8006efa:	334c      	adds	r3, #76	@ 0x4c
 8006efc:	2202      	movs	r2, #2
 8006efe:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8006f00:	78fb      	ldrb	r3, [r7, #3]
 8006f02:	015a      	lsls	r2, r3, #5
 8006f04:	693b      	ldr	r3, [r7, #16]
 8006f06:	4413      	add	r3, r2
 8006f08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006f16:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006f1e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8006f20:	78fb      	ldrb	r3, [r7, #3]
 8006f22:	015a      	lsls	r2, r3, #5
 8006f24:	693b      	ldr	r3, [r7, #16]
 8006f26:	4413      	add	r3, r2
 8006f28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f2c:	461a      	mov	r2, r3
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006f32:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8006f34:	78fa      	ldrb	r2, [r7, #3]
 8006f36:	6879      	ldr	r1, [r7, #4]
 8006f38:	4613      	mov	r3, r2
 8006f3a:	011b      	lsls	r3, r3, #4
 8006f3c:	1a9b      	subs	r3, r3, r2
 8006f3e:	009b      	lsls	r3, r3, #2
 8006f40:	440b      	add	r3, r1
 8006f42:	334c      	adds	r3, #76	@ 0x4c
 8006f44:	781a      	ldrb	r2, [r3, #0]
 8006f46:	78fb      	ldrb	r3, [r7, #3]
 8006f48:	4619      	mov	r1, r3
 8006f4a:	6878      	ldr	r0, [r7, #4]
 8006f4c:	f00d f9a6 	bl	801429c <HAL_HCD_HC_NotifyURBChange_Callback>
 8006f50:	e002      	b.n	8006f58 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8006f52:	bf00      	nop
 8006f54:	e000      	b.n	8006f58 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8006f56:	bf00      	nop
  }
}
 8006f58:	3718      	adds	r7, #24
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	bd80      	pop	{r7, pc}

08006f5e <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006f5e:	b580      	push	{r7, lr}
 8006f60:	b08a      	sub	sp, #40	@ 0x28
 8006f62:	af00      	add	r7, sp, #0
 8006f64:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f6e:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	6a1b      	ldr	r3, [r3, #32]
 8006f76:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8006f78:	69fb      	ldr	r3, [r7, #28]
 8006f7a:	f003 030f 	and.w	r3, r3, #15
 8006f7e:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8006f80:	69fb      	ldr	r3, [r7, #28]
 8006f82:	0c5b      	lsrs	r3, r3, #17
 8006f84:	f003 030f 	and.w	r3, r3, #15
 8006f88:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006f8a:	69fb      	ldr	r3, [r7, #28]
 8006f8c:	091b      	lsrs	r3, r3, #4
 8006f8e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006f92:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8006f94:	697b      	ldr	r3, [r7, #20]
 8006f96:	2b02      	cmp	r3, #2
 8006f98:	d004      	beq.n	8006fa4 <HCD_RXQLVL_IRQHandler+0x46>
 8006f9a:	697b      	ldr	r3, [r7, #20]
 8006f9c:	2b05      	cmp	r3, #5
 8006f9e:	f000 80b6 	beq.w	800710e <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8006fa2:	e0b7      	b.n	8007114 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8006fa4:	693b      	ldr	r3, [r7, #16]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	f000 80b3 	beq.w	8007112 <HCD_RXQLVL_IRQHandler+0x1b4>
 8006fac:	6879      	ldr	r1, [r7, #4]
 8006fae:	69ba      	ldr	r2, [r7, #24]
 8006fb0:	4613      	mov	r3, r2
 8006fb2:	011b      	lsls	r3, r3, #4
 8006fb4:	1a9b      	subs	r3, r3, r2
 8006fb6:	009b      	lsls	r3, r3, #2
 8006fb8:	440b      	add	r3, r1
 8006fba:	332c      	adds	r3, #44	@ 0x2c
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	f000 80a7 	beq.w	8007112 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8006fc4:	6879      	ldr	r1, [r7, #4]
 8006fc6:	69ba      	ldr	r2, [r7, #24]
 8006fc8:	4613      	mov	r3, r2
 8006fca:	011b      	lsls	r3, r3, #4
 8006fcc:	1a9b      	subs	r3, r3, r2
 8006fce:	009b      	lsls	r3, r3, #2
 8006fd0:	440b      	add	r3, r1
 8006fd2:	3338      	adds	r3, #56	@ 0x38
 8006fd4:	681a      	ldr	r2, [r3, #0]
 8006fd6:	693b      	ldr	r3, [r7, #16]
 8006fd8:	18d1      	adds	r1, r2, r3
 8006fda:	6878      	ldr	r0, [r7, #4]
 8006fdc:	69ba      	ldr	r2, [r7, #24]
 8006fde:	4613      	mov	r3, r2
 8006fe0:	011b      	lsls	r3, r3, #4
 8006fe2:	1a9b      	subs	r3, r3, r2
 8006fe4:	009b      	lsls	r3, r3, #2
 8006fe6:	4403      	add	r3, r0
 8006fe8:	3334      	adds	r3, #52	@ 0x34
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	4299      	cmp	r1, r3
 8006fee:	f200 8083 	bhi.w	80070f8 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6818      	ldr	r0, [r3, #0]
 8006ff6:	6879      	ldr	r1, [r7, #4]
 8006ff8:	69ba      	ldr	r2, [r7, #24]
 8006ffa:	4613      	mov	r3, r2
 8006ffc:	011b      	lsls	r3, r3, #4
 8006ffe:	1a9b      	subs	r3, r3, r2
 8007000:	009b      	lsls	r3, r3, #2
 8007002:	440b      	add	r3, r1
 8007004:	332c      	adds	r3, #44	@ 0x2c
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	693a      	ldr	r2, [r7, #16]
 800700a:	b292      	uxth	r2, r2
 800700c:	4619      	mov	r1, r3
 800700e:	f007 f861 	bl	800e0d4 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8007012:	6879      	ldr	r1, [r7, #4]
 8007014:	69ba      	ldr	r2, [r7, #24]
 8007016:	4613      	mov	r3, r2
 8007018:	011b      	lsls	r3, r3, #4
 800701a:	1a9b      	subs	r3, r3, r2
 800701c:	009b      	lsls	r3, r3, #2
 800701e:	440b      	add	r3, r1
 8007020:	332c      	adds	r3, #44	@ 0x2c
 8007022:	681a      	ldr	r2, [r3, #0]
 8007024:	693b      	ldr	r3, [r7, #16]
 8007026:	18d1      	adds	r1, r2, r3
 8007028:	6878      	ldr	r0, [r7, #4]
 800702a:	69ba      	ldr	r2, [r7, #24]
 800702c:	4613      	mov	r3, r2
 800702e:	011b      	lsls	r3, r3, #4
 8007030:	1a9b      	subs	r3, r3, r2
 8007032:	009b      	lsls	r3, r3, #2
 8007034:	4403      	add	r3, r0
 8007036:	332c      	adds	r3, #44	@ 0x2c
 8007038:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 800703a:	6879      	ldr	r1, [r7, #4]
 800703c:	69ba      	ldr	r2, [r7, #24]
 800703e:	4613      	mov	r3, r2
 8007040:	011b      	lsls	r3, r3, #4
 8007042:	1a9b      	subs	r3, r3, r2
 8007044:	009b      	lsls	r3, r3, #2
 8007046:	440b      	add	r3, r1
 8007048:	3338      	adds	r3, #56	@ 0x38
 800704a:	681a      	ldr	r2, [r3, #0]
 800704c:	693b      	ldr	r3, [r7, #16]
 800704e:	18d1      	adds	r1, r2, r3
 8007050:	6878      	ldr	r0, [r7, #4]
 8007052:	69ba      	ldr	r2, [r7, #24]
 8007054:	4613      	mov	r3, r2
 8007056:	011b      	lsls	r3, r3, #4
 8007058:	1a9b      	subs	r3, r3, r2
 800705a:	009b      	lsls	r3, r3, #2
 800705c:	4403      	add	r3, r0
 800705e:	3338      	adds	r3, #56	@ 0x38
 8007060:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8007062:	69bb      	ldr	r3, [r7, #24]
 8007064:	015a      	lsls	r2, r3, #5
 8007066:	6a3b      	ldr	r3, [r7, #32]
 8007068:	4413      	add	r3, r2
 800706a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800706e:	691b      	ldr	r3, [r3, #16]
 8007070:	0cdb      	lsrs	r3, r3, #19
 8007072:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007076:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8007078:	6879      	ldr	r1, [r7, #4]
 800707a:	69ba      	ldr	r2, [r7, #24]
 800707c:	4613      	mov	r3, r2
 800707e:	011b      	lsls	r3, r3, #4
 8007080:	1a9b      	subs	r3, r3, r2
 8007082:	009b      	lsls	r3, r3, #2
 8007084:	440b      	add	r3, r1
 8007086:	3328      	adds	r3, #40	@ 0x28
 8007088:	881b      	ldrh	r3, [r3, #0]
 800708a:	461a      	mov	r2, r3
 800708c:	693b      	ldr	r3, [r7, #16]
 800708e:	4293      	cmp	r3, r2
 8007090:	d13f      	bne.n	8007112 <HCD_RXQLVL_IRQHandler+0x1b4>
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	2b00      	cmp	r3, #0
 8007096:	d03c      	beq.n	8007112 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8007098:	69bb      	ldr	r3, [r7, #24]
 800709a:	015a      	lsls	r2, r3, #5
 800709c:	6a3b      	ldr	r3, [r7, #32]
 800709e:	4413      	add	r3, r2
 80070a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80070a8:	68bb      	ldr	r3, [r7, #8]
 80070aa:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80070ae:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80070b6:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 80070b8:	69bb      	ldr	r3, [r7, #24]
 80070ba:	015a      	lsls	r2, r3, #5
 80070bc:	6a3b      	ldr	r3, [r7, #32]
 80070be:	4413      	add	r3, r2
 80070c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070c4:	461a      	mov	r2, r3
 80070c6:	68bb      	ldr	r3, [r7, #8]
 80070c8:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80070ca:	6879      	ldr	r1, [r7, #4]
 80070cc:	69ba      	ldr	r2, [r7, #24]
 80070ce:	4613      	mov	r3, r2
 80070d0:	011b      	lsls	r3, r3, #4
 80070d2:	1a9b      	subs	r3, r3, r2
 80070d4:	009b      	lsls	r3, r3, #2
 80070d6:	440b      	add	r3, r1
 80070d8:	333c      	adds	r3, #60	@ 0x3c
 80070da:	781b      	ldrb	r3, [r3, #0]
 80070dc:	f083 0301 	eor.w	r3, r3, #1
 80070e0:	b2d8      	uxtb	r0, r3
 80070e2:	6879      	ldr	r1, [r7, #4]
 80070e4:	69ba      	ldr	r2, [r7, #24]
 80070e6:	4613      	mov	r3, r2
 80070e8:	011b      	lsls	r3, r3, #4
 80070ea:	1a9b      	subs	r3, r3, r2
 80070ec:	009b      	lsls	r3, r3, #2
 80070ee:	440b      	add	r3, r1
 80070f0:	333c      	adds	r3, #60	@ 0x3c
 80070f2:	4602      	mov	r2, r0
 80070f4:	701a      	strb	r2, [r3, #0]
      break;
 80070f6:	e00c      	b.n	8007112 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80070f8:	6879      	ldr	r1, [r7, #4]
 80070fa:	69ba      	ldr	r2, [r7, #24]
 80070fc:	4613      	mov	r3, r2
 80070fe:	011b      	lsls	r3, r3, #4
 8007100:	1a9b      	subs	r3, r3, r2
 8007102:	009b      	lsls	r3, r3, #2
 8007104:	440b      	add	r3, r1
 8007106:	334c      	adds	r3, #76	@ 0x4c
 8007108:	2204      	movs	r2, #4
 800710a:	701a      	strb	r2, [r3, #0]
      break;
 800710c:	e001      	b.n	8007112 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 800710e:	bf00      	nop
 8007110:	e000      	b.n	8007114 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8007112:	bf00      	nop
  }
}
 8007114:	bf00      	nop
 8007116:	3728      	adds	r7, #40	@ 0x28
 8007118:	46bd      	mov	sp, r7
 800711a:	bd80      	pop	{r7, pc}

0800711c <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800711c:	b580      	push	{r7, lr}
 800711e:	b086      	sub	sp, #24
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800712a:	697b      	ldr	r3, [r7, #20]
 800712c:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800712e:	693b      	ldr	r3, [r7, #16]
 8007130:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8007138:	693b      	ldr	r3, [r7, #16]
 800713a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8007142:	68bb      	ldr	r3, [r7, #8]
 8007144:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8007148:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	f003 0302 	and.w	r3, r3, #2
 8007150:	2b02      	cmp	r3, #2
 8007152:	d10b      	bne.n	800716c <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	f003 0301 	and.w	r3, r3, #1
 800715a:	2b01      	cmp	r3, #1
 800715c:	d102      	bne.n	8007164 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800715e:	6878      	ldr	r0, [r7, #4]
 8007160:	f00d f880 	bl	8014264 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8007164:	68bb      	ldr	r3, [r7, #8]
 8007166:	f043 0302 	orr.w	r3, r3, #2
 800716a:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	f003 0308 	and.w	r3, r3, #8
 8007172:	2b08      	cmp	r3, #8
 8007174:	d132      	bne.n	80071dc <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8007176:	68bb      	ldr	r3, [r7, #8]
 8007178:	f043 0308 	orr.w	r3, r3, #8
 800717c:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	f003 0304 	and.w	r3, r3, #4
 8007184:	2b04      	cmp	r3, #4
 8007186:	d126      	bne.n	80071d6 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	7a5b      	ldrb	r3, [r3, #9]
 800718c:	2b02      	cmp	r3, #2
 800718e:	d113      	bne.n	80071b8 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8007196:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800719a:	d106      	bne.n	80071aa <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	2102      	movs	r1, #2
 80071a2:	4618      	mov	r0, r3
 80071a4:	f007 f920 	bl	800e3e8 <USB_InitFSLSPClkSel>
 80071a8:	e011      	b.n	80071ce <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	2101      	movs	r1, #1
 80071b0:	4618      	mov	r0, r3
 80071b2:	f007 f919 	bl	800e3e8 <USB_InitFSLSPClkSel>
 80071b6:	e00a      	b.n	80071ce <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	79db      	ldrb	r3, [r3, #7]
 80071bc:	2b01      	cmp	r3, #1
 80071be:	d106      	bne.n	80071ce <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80071c0:	693b      	ldr	r3, [r7, #16]
 80071c2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80071c6:	461a      	mov	r2, r3
 80071c8:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80071cc:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80071ce:	6878      	ldr	r0, [r7, #4]
 80071d0:	f00d f876 	bl	80142c0 <HAL_HCD_PortEnabled_Callback>
 80071d4:	e002      	b.n	80071dc <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80071d6:	6878      	ldr	r0, [r7, #4]
 80071d8:	f00d f880 	bl	80142dc <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	f003 0320 	and.w	r3, r3, #32
 80071e2:	2b20      	cmp	r3, #32
 80071e4:	d103      	bne.n	80071ee <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80071e6:	68bb      	ldr	r3, [r7, #8]
 80071e8:	f043 0320 	orr.w	r3, r3, #32
 80071ec:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80071ee:	693b      	ldr	r3, [r7, #16]
 80071f0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80071f4:	461a      	mov	r2, r3
 80071f6:	68bb      	ldr	r3, [r7, #8]
 80071f8:	6013      	str	r3, [r2, #0]
}
 80071fa:	bf00      	nop
 80071fc:	3718      	adds	r7, #24
 80071fe:	46bd      	mov	sp, r7
 8007200:	bd80      	pop	{r7, pc}
	...

08007204 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007204:	b580      	push	{r7, lr}
 8007206:	b082      	sub	sp, #8
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d101      	bne.n	8007216 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007212:	2301      	movs	r3, #1
 8007214:	e08b      	b.n	800732e <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800721c:	b2db      	uxtb	r3, r3
 800721e:	2b00      	cmp	r3, #0
 8007220:	d106      	bne.n	8007230 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2200      	movs	r2, #0
 8007226:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800722a:	6878      	ldr	r0, [r7, #4]
 800722c:	f7fa fed0 	bl	8001fd0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2224      	movs	r2, #36	@ 0x24
 8007234:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	681a      	ldr	r2, [r3, #0]
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f022 0201 	bic.w	r2, r2, #1
 8007246:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	685a      	ldr	r2, [r3, #4]
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007254:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	689a      	ldr	r2, [r3, #8]
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007264:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	68db      	ldr	r3, [r3, #12]
 800726a:	2b01      	cmp	r3, #1
 800726c:	d107      	bne.n	800727e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	689a      	ldr	r2, [r3, #8]
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800727a:	609a      	str	r2, [r3, #8]
 800727c:	e006      	b.n	800728c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	689a      	ldr	r2, [r3, #8]
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800728a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	68db      	ldr	r3, [r3, #12]
 8007290:	2b02      	cmp	r3, #2
 8007292:	d108      	bne.n	80072a6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	685a      	ldr	r2, [r3, #4]
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80072a2:	605a      	str	r2, [r3, #4]
 80072a4:	e007      	b.n	80072b6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	685a      	ldr	r2, [r3, #4]
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80072b4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	6859      	ldr	r1, [r3, #4]
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681a      	ldr	r2, [r3, #0]
 80072c0:	4b1d      	ldr	r3, [pc, #116]	@ (8007338 <HAL_I2C_Init+0x134>)
 80072c2:	430b      	orrs	r3, r1
 80072c4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	68da      	ldr	r2, [r3, #12]
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80072d4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	691a      	ldr	r2, [r3, #16]
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	695b      	ldr	r3, [r3, #20]
 80072de:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	699b      	ldr	r3, [r3, #24]
 80072e6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	430a      	orrs	r2, r1
 80072ee:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	69d9      	ldr	r1, [r3, #28]
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	6a1a      	ldr	r2, [r3, #32]
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	430a      	orrs	r2, r1
 80072fe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	681a      	ldr	r2, [r3, #0]
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f042 0201 	orr.w	r2, r2, #1
 800730e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2200      	movs	r2, #0
 8007314:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	2220      	movs	r2, #32
 800731a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	2200      	movs	r2, #0
 8007322:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2200      	movs	r2, #0
 8007328:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800732c:	2300      	movs	r3, #0
}
 800732e:	4618      	mov	r0, r3
 8007330:	3708      	adds	r7, #8
 8007332:	46bd      	mov	sp, r7
 8007334:	bd80      	pop	{r7, pc}
 8007336:	bf00      	nop
 8007338:	02008000 	.word	0x02008000

0800733c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800733c:	b480      	push	{r7}
 800733e:	b083      	sub	sp, #12
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]
 8007344:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800734c:	b2db      	uxtb	r3, r3
 800734e:	2b20      	cmp	r3, #32
 8007350:	d138      	bne.n	80073c4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007358:	2b01      	cmp	r3, #1
 800735a:	d101      	bne.n	8007360 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800735c:	2302      	movs	r3, #2
 800735e:	e032      	b.n	80073c6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2201      	movs	r2, #1
 8007364:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2224      	movs	r2, #36	@ 0x24
 800736c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	681a      	ldr	r2, [r3, #0]
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f022 0201 	bic.w	r2, r2, #1
 800737e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	681a      	ldr	r2, [r3, #0]
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800738e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	6819      	ldr	r1, [r3, #0]
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	683a      	ldr	r2, [r7, #0]
 800739c:	430a      	orrs	r2, r1
 800739e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	681a      	ldr	r2, [r3, #0]
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f042 0201 	orr.w	r2, r2, #1
 80073ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2220      	movs	r2, #32
 80073b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2200      	movs	r2, #0
 80073bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80073c0:	2300      	movs	r3, #0
 80073c2:	e000      	b.n	80073c6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80073c4:	2302      	movs	r3, #2
  }
}
 80073c6:	4618      	mov	r0, r3
 80073c8:	370c      	adds	r7, #12
 80073ca:	46bd      	mov	sp, r7
 80073cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d0:	4770      	bx	lr

080073d2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80073d2:	b480      	push	{r7}
 80073d4:	b085      	sub	sp, #20
 80073d6:	af00      	add	r7, sp, #0
 80073d8:	6078      	str	r0, [r7, #4]
 80073da:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80073e2:	b2db      	uxtb	r3, r3
 80073e4:	2b20      	cmp	r3, #32
 80073e6:	d139      	bne.n	800745c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80073ee:	2b01      	cmp	r3, #1
 80073f0:	d101      	bne.n	80073f6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80073f2:	2302      	movs	r3, #2
 80073f4:	e033      	b.n	800745e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2201      	movs	r2, #1
 80073fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2224      	movs	r2, #36	@ 0x24
 8007402:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	681a      	ldr	r2, [r3, #0]
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	f022 0201 	bic.w	r2, r2, #1
 8007414:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007424:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007426:	683b      	ldr	r3, [r7, #0]
 8007428:	021b      	lsls	r3, r3, #8
 800742a:	68fa      	ldr	r2, [r7, #12]
 800742c:	4313      	orrs	r3, r2
 800742e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	68fa      	ldr	r2, [r7, #12]
 8007436:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	681a      	ldr	r2, [r3, #0]
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	f042 0201 	orr.w	r2, r2, #1
 8007446:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2220      	movs	r2, #32
 800744c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2200      	movs	r2, #0
 8007454:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007458:	2300      	movs	r3, #0
 800745a:	e000      	b.n	800745e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800745c:	2302      	movs	r3, #2
  }
}
 800745e:	4618      	mov	r0, r3
 8007460:	3714      	adds	r7, #20
 8007462:	46bd      	mov	sp, r7
 8007464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007468:	4770      	bx	lr

0800746a <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800746a:	b580      	push	{r7, lr}
 800746c:	b084      	sub	sp, #16
 800746e:	af00      	add	r7, sp, #0
 8007470:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d101      	bne.n	800747c <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8007478:	2301      	movs	r3, #1
 800747a:	e08f      	b.n	800759c <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8007482:	b2db      	uxtb	r3, r3
 8007484:	2b00      	cmp	r3, #0
 8007486:	d106      	bne.n	8007496 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2200      	movs	r2, #0
 800748c:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8007490:	6878      	ldr	r0, [r7, #4]
 8007492:	f7fa fe45 	bl	8002120 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2202      	movs	r2, #2
 800749a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	699a      	ldr	r2, [r3, #24]
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 80074ac:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	6999      	ldr	r1, [r3, #24]
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	685a      	ldr	r2, [r3, #4]
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	689b      	ldr	r3, [r3, #8]
 80074bc:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80074c2:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	691b      	ldr	r3, [r3, #16]
 80074c8:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	430a      	orrs	r2, r1
 80074d0:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	695b      	ldr	r3, [r3, #20]
 80074d6:	041b      	lsls	r3, r3, #16
 80074d8:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	6999      	ldr	r1, [r3, #24]
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	68fa      	ldr	r2, [r7, #12]
 80074e4:	430a      	orrs	r2, r1
 80074e6:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	69db      	ldr	r3, [r3, #28]
 80074ec:	041b      	lsls	r3, r3, #16
 80074ee:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	6a19      	ldr	r1, [r3, #32]
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	68fa      	ldr	r2, [r7, #12]
 80074fa:	430a      	orrs	r2, r1
 80074fc:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007502:	041b      	lsls	r3, r3, #16
 8007504:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	68fa      	ldr	r2, [r7, #12]
 8007510:	430a      	orrs	r2, r1
 8007512:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007518:	041b      	lsls	r3, r3, #16
 800751a:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	68fa      	ldr	r2, [r7, #12]
 8007526:	430a      	orrs	r2, r1
 8007528:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007530:	021b      	lsls	r3, r3, #8
 8007532:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800753a:	041b      	lsls	r3, r3, #16
 800753c:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 800754c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8007554:	68ba      	ldr	r2, [r7, #8]
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	4313      	orrs	r3, r2
 800755a:	687a      	ldr	r2, [r7, #4]
 800755c:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8007560:	431a      	orrs	r2, r3
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	430a      	orrs	r2, r1
 8007568:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f042 0206 	orr.w	r2, r2, #6
 8007578:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	699a      	ldr	r2, [r3, #24]
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f042 0201 	orr.w	r2, r2, #1
 8007588:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2200      	movs	r2, #0
 800758e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	2201      	movs	r2, #1
 8007596:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 800759a:	2300      	movs	r3, #0
}
 800759c:	4618      	mov	r0, r3
 800759e:	3710      	adds	r7, #16
 80075a0:	46bd      	mov	sp, r7
 80075a2:	bd80      	pop	{r7, pc}

080075a4 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 80075a4:	b580      	push	{r7, lr}
 80075a6:	b084      	sub	sp, #16
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075b2:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80075ba:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	f003 0304 	and.w	r3, r3, #4
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d023      	beq.n	800760e <HAL_LTDC_IRQHandler+0x6a>
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	f003 0304 	and.w	r3, r3, #4
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d01e      	beq.n	800760e <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	f022 0204 	bic.w	r2, r2, #4
 80075de:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	2204      	movs	r2, #4
 80075e6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80075ee:	f043 0201 	orr.w	r2, r3, #1
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2204      	movs	r2, #4
 80075fc:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2200      	movs	r2, #0
 8007604:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8007608:	6878      	ldr	r0, [r7, #4]
 800760a:	f000 f86f 	bl	80076ec <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	f003 0302 	and.w	r3, r3, #2
 8007614:	2b00      	cmp	r3, #0
 8007616:	d023      	beq.n	8007660 <HAL_LTDC_IRQHandler+0xbc>
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	f003 0302 	and.w	r3, r3, #2
 800761e:	2b00      	cmp	r3, #0
 8007620:	d01e      	beq.n	8007660 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f022 0202 	bic.w	r2, r2, #2
 8007630:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	2202      	movs	r2, #2
 8007638:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007640:	f043 0202 	orr.w	r2, r3, #2
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	2204      	movs	r2, #4
 800764e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	2200      	movs	r2, #0
 8007656:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800765a:	6878      	ldr	r0, [r7, #4]
 800765c:	f000 f846 	bl	80076ec <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	f003 0301 	and.w	r3, r3, #1
 8007666:	2b00      	cmp	r3, #0
 8007668:	d01b      	beq.n	80076a2 <HAL_LTDC_IRQHandler+0xfe>
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	f003 0301 	and.w	r3, r3, #1
 8007670:	2b00      	cmp	r3, #0
 8007672:	d016      	beq.n	80076a2 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f022 0201 	bic.w	r2, r2, #1
 8007682:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	2201      	movs	r2, #1
 800768a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2201      	movs	r2, #1
 8007690:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2200      	movs	r2, #0
 8007698:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 800769c:	6878      	ldr	r0, [r7, #4]
 800769e:	f000 f82f 	bl	8007700 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	f003 0308 	and.w	r3, r3, #8
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d01b      	beq.n	80076e4 <HAL_LTDC_IRQHandler+0x140>
 80076ac:	68bb      	ldr	r3, [r7, #8]
 80076ae:	f003 0308 	and.w	r3, r3, #8
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d016      	beq.n	80076e4 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f022 0208 	bic.w	r2, r2, #8
 80076c4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	2208      	movs	r2, #8
 80076cc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	2201      	movs	r2, #1
 80076d2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2200      	movs	r2, #0
 80076da:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 80076de:	6878      	ldr	r0, [r7, #4]
 80076e0:	f000 f818 	bl	8007714 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 80076e4:	bf00      	nop
 80076e6:	3710      	adds	r7, #16
 80076e8:	46bd      	mov	sp, r7
 80076ea:	bd80      	pop	{r7, pc}

080076ec <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 80076ec:	b480      	push	{r7}
 80076ee:	b083      	sub	sp, #12
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 80076f4:	bf00      	nop
 80076f6:	370c      	adds	r7, #12
 80076f8:	46bd      	mov	sp, r7
 80076fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fe:	4770      	bx	lr

08007700 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8007700:	b480      	push	{r7}
 8007702:	b083      	sub	sp, #12
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8007708:	bf00      	nop
 800770a:	370c      	adds	r7, #12
 800770c:	46bd      	mov	sp, r7
 800770e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007712:	4770      	bx	lr

08007714 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8007714:	b480      	push	{r7}
 8007716:	b083      	sub	sp, #12
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 800771c:	bf00      	nop
 800771e:	370c      	adds	r7, #12
 8007720:	46bd      	mov	sp, r7
 8007722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007726:	4770      	bx	lr

08007728 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8007728:	b5b0      	push	{r4, r5, r7, lr}
 800772a:	b084      	sub	sp, #16
 800772c:	af00      	add	r7, sp, #0
 800772e:	60f8      	str	r0, [r7, #12]
 8007730:	60b9      	str	r1, [r7, #8]
 8007732:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800773a:	2b01      	cmp	r3, #1
 800773c:	d101      	bne.n	8007742 <HAL_LTDC_ConfigLayer+0x1a>
 800773e:	2302      	movs	r3, #2
 8007740:	e02c      	b.n	800779c <HAL_LTDC_ConfigLayer+0x74>
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	2201      	movs	r2, #1
 8007746:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	2202      	movs	r2, #2
 800774e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8007752:	68fa      	ldr	r2, [r7, #12]
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2134      	movs	r1, #52	@ 0x34
 8007758:	fb01 f303 	mul.w	r3, r1, r3
 800775c:	4413      	add	r3, r2
 800775e:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8007762:	68bb      	ldr	r3, [r7, #8]
 8007764:	4614      	mov	r4, r2
 8007766:	461d      	mov	r5, r3
 8007768:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800776a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800776c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800776e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007770:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007772:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007774:	682b      	ldr	r3, [r5, #0]
 8007776:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8007778:	687a      	ldr	r2, [r7, #4]
 800777a:	68b9      	ldr	r1, [r7, #8]
 800777c:	68f8      	ldr	r0, [r7, #12]
 800777e:	f000 f811 	bl	80077a4 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	2201      	movs	r2, #1
 8007788:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	2201      	movs	r2, #1
 800778e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	2200      	movs	r2, #0
 8007796:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 800779a:	2300      	movs	r3, #0
}
 800779c:	4618      	mov	r0, r3
 800779e:	3710      	adds	r7, #16
 80077a0:	46bd      	mov	sp, r7
 80077a2:	bdb0      	pop	{r4, r5, r7, pc}

080077a4 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80077a4:	b480      	push	{r7}
 80077a6:	b089      	sub	sp, #36	@ 0x24
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	60f8      	str	r0, [r7, #12]
 80077ac:	60b9      	str	r1, [r7, #8]
 80077ae:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80077b0:	68bb      	ldr	r3, [r7, #8]
 80077b2:	685a      	ldr	r2, [r3, #4]
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	68db      	ldr	r3, [r3, #12]
 80077ba:	0c1b      	lsrs	r3, r3, #16
 80077bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80077c0:	4413      	add	r3, r2
 80077c2:	041b      	lsls	r3, r3, #16
 80077c4:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	461a      	mov	r2, r3
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	01db      	lsls	r3, r3, #7
 80077d0:	4413      	add	r3, r2
 80077d2:	3384      	adds	r3, #132	@ 0x84
 80077d4:	685b      	ldr	r3, [r3, #4]
 80077d6:	68fa      	ldr	r2, [r7, #12]
 80077d8:	6812      	ldr	r2, [r2, #0]
 80077da:	4611      	mov	r1, r2
 80077dc:	687a      	ldr	r2, [r7, #4]
 80077de:	01d2      	lsls	r2, r2, #7
 80077e0:	440a      	add	r2, r1
 80077e2:	3284      	adds	r2, #132	@ 0x84
 80077e4:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80077e8:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80077ea:	68bb      	ldr	r3, [r7, #8]
 80077ec:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	68db      	ldr	r3, [r3, #12]
 80077f4:	0c1b      	lsrs	r3, r3, #16
 80077f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80077fa:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80077fc:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	4619      	mov	r1, r3
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	01db      	lsls	r3, r3, #7
 8007808:	440b      	add	r3, r1
 800780a:	3384      	adds	r3, #132	@ 0x84
 800780c:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800780e:	69fb      	ldr	r3, [r7, #28]
 8007810:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8007812:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8007814:	68bb      	ldr	r3, [r7, #8]
 8007816:	68da      	ldr	r2, [r3, #12]
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	68db      	ldr	r3, [r3, #12]
 800781e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007822:	4413      	add	r3, r2
 8007824:	041b      	lsls	r3, r3, #16
 8007826:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	461a      	mov	r2, r3
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	01db      	lsls	r3, r3, #7
 8007832:	4413      	add	r3, r2
 8007834:	3384      	adds	r3, #132	@ 0x84
 8007836:	689b      	ldr	r3, [r3, #8]
 8007838:	68fa      	ldr	r2, [r7, #12]
 800783a:	6812      	ldr	r2, [r2, #0]
 800783c:	4611      	mov	r1, r2
 800783e:	687a      	ldr	r2, [r7, #4]
 8007840:	01d2      	lsls	r2, r2, #7
 8007842:	440a      	add	r2, r1
 8007844:	3284      	adds	r2, #132	@ 0x84
 8007846:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800784a:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	689a      	ldr	r2, [r3, #8]
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	68db      	ldr	r3, [r3, #12]
 8007856:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800785a:	4413      	add	r3, r2
 800785c:	1c5a      	adds	r2, r3, #1
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	4619      	mov	r1, r3
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	01db      	lsls	r3, r3, #7
 8007868:	440b      	add	r3, r1
 800786a:	3384      	adds	r3, #132	@ 0x84
 800786c:	4619      	mov	r1, r3
 800786e:	69fb      	ldr	r3, [r7, #28]
 8007870:	4313      	orrs	r3, r2
 8007872:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	461a      	mov	r2, r3
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	01db      	lsls	r3, r3, #7
 800787e:	4413      	add	r3, r2
 8007880:	3384      	adds	r3, #132	@ 0x84
 8007882:	691b      	ldr	r3, [r3, #16]
 8007884:	68fa      	ldr	r2, [r7, #12]
 8007886:	6812      	ldr	r2, [r2, #0]
 8007888:	4611      	mov	r1, r2
 800788a:	687a      	ldr	r2, [r7, #4]
 800788c:	01d2      	lsls	r2, r2, #7
 800788e:	440a      	add	r2, r1
 8007890:	3284      	adds	r2, #132	@ 0x84
 8007892:	f023 0307 	bic.w	r3, r3, #7
 8007896:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	461a      	mov	r2, r3
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	01db      	lsls	r3, r3, #7
 80078a2:	4413      	add	r3, r2
 80078a4:	3384      	adds	r3, #132	@ 0x84
 80078a6:	461a      	mov	r2, r3
 80078a8:	68bb      	ldr	r3, [r7, #8]
 80078aa:	691b      	ldr	r3, [r3, #16]
 80078ac:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80078ae:	68bb      	ldr	r3, [r7, #8]
 80078b0:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80078b4:	021b      	lsls	r3, r3, #8
 80078b6:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80078b8:	68bb      	ldr	r3, [r7, #8]
 80078ba:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80078be:	041b      	lsls	r3, r3, #16
 80078c0:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80078c2:	68bb      	ldr	r3, [r7, #8]
 80078c4:	699b      	ldr	r3, [r3, #24]
 80078c6:	061b      	lsls	r3, r3, #24
 80078c8:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 80078ca:	68bb      	ldr	r3, [r7, #8]
 80078cc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80078d0:	461a      	mov	r2, r3
 80078d2:	69fb      	ldr	r3, [r7, #28]
 80078d4:	431a      	orrs	r2, r3
 80078d6:	69bb      	ldr	r3, [r7, #24]
 80078d8:	431a      	orrs	r2, r3
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	4619      	mov	r1, r3
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	01db      	lsls	r3, r3, #7
 80078e4:	440b      	add	r3, r1
 80078e6:	3384      	adds	r3, #132	@ 0x84
 80078e8:	4619      	mov	r1, r3
 80078ea:	697b      	ldr	r3, [r7, #20]
 80078ec:	4313      	orrs	r3, r2
 80078ee:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	461a      	mov	r2, r3
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	01db      	lsls	r3, r3, #7
 80078fa:	4413      	add	r3, r2
 80078fc:	3384      	adds	r3, #132	@ 0x84
 80078fe:	695b      	ldr	r3, [r3, #20]
 8007900:	68fa      	ldr	r2, [r7, #12]
 8007902:	6812      	ldr	r2, [r2, #0]
 8007904:	4611      	mov	r1, r2
 8007906:	687a      	ldr	r2, [r7, #4]
 8007908:	01d2      	lsls	r2, r2, #7
 800790a:	440a      	add	r2, r1
 800790c:	3284      	adds	r2, #132	@ 0x84
 800790e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8007912:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	461a      	mov	r2, r3
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	01db      	lsls	r3, r3, #7
 800791e:	4413      	add	r3, r2
 8007920:	3384      	adds	r3, #132	@ 0x84
 8007922:	461a      	mov	r2, r3
 8007924:	68bb      	ldr	r3, [r7, #8]
 8007926:	695b      	ldr	r3, [r3, #20]
 8007928:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	461a      	mov	r2, r3
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	01db      	lsls	r3, r3, #7
 8007934:	4413      	add	r3, r2
 8007936:	3384      	adds	r3, #132	@ 0x84
 8007938:	69da      	ldr	r2, [r3, #28]
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	4619      	mov	r1, r3
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	01db      	lsls	r3, r3, #7
 8007944:	440b      	add	r3, r1
 8007946:	3384      	adds	r3, #132	@ 0x84
 8007948:	4619      	mov	r1, r3
 800794a:	4b4f      	ldr	r3, [pc, #316]	@ (8007a88 <LTDC_SetConfig+0x2e4>)
 800794c:	4013      	ands	r3, r2
 800794e:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8007950:	68bb      	ldr	r3, [r7, #8]
 8007952:	69da      	ldr	r2, [r3, #28]
 8007954:	68bb      	ldr	r3, [r7, #8]
 8007956:	6a1b      	ldr	r3, [r3, #32]
 8007958:	68f9      	ldr	r1, [r7, #12]
 800795a:	6809      	ldr	r1, [r1, #0]
 800795c:	4608      	mov	r0, r1
 800795e:	6879      	ldr	r1, [r7, #4]
 8007960:	01c9      	lsls	r1, r1, #7
 8007962:	4401      	add	r1, r0
 8007964:	3184      	adds	r1, #132	@ 0x84
 8007966:	4313      	orrs	r3, r2
 8007968:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	461a      	mov	r2, r3
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	01db      	lsls	r3, r3, #7
 8007974:	4413      	add	r3, r2
 8007976:	3384      	adds	r3, #132	@ 0x84
 8007978:	461a      	mov	r2, r3
 800797a:	68bb      	ldr	r3, [r7, #8]
 800797c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800797e:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8007980:	68bb      	ldr	r3, [r7, #8]
 8007982:	691b      	ldr	r3, [r3, #16]
 8007984:	2b00      	cmp	r3, #0
 8007986:	d102      	bne.n	800798e <LTDC_SetConfig+0x1ea>
  {
    tmp = 4U;
 8007988:	2304      	movs	r3, #4
 800798a:	61fb      	str	r3, [r7, #28]
 800798c:	e01b      	b.n	80079c6 <LTDC_SetConfig+0x222>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800798e:	68bb      	ldr	r3, [r7, #8]
 8007990:	691b      	ldr	r3, [r3, #16]
 8007992:	2b01      	cmp	r3, #1
 8007994:	d102      	bne.n	800799c <LTDC_SetConfig+0x1f8>
  {
    tmp = 3U;
 8007996:	2303      	movs	r3, #3
 8007998:	61fb      	str	r3, [r7, #28]
 800799a:	e014      	b.n	80079c6 <LTDC_SetConfig+0x222>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800799c:	68bb      	ldr	r3, [r7, #8]
 800799e:	691b      	ldr	r3, [r3, #16]
 80079a0:	2b04      	cmp	r3, #4
 80079a2:	d00b      	beq.n	80079bc <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80079a4:	68bb      	ldr	r3, [r7, #8]
 80079a6:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80079a8:	2b02      	cmp	r3, #2
 80079aa:	d007      	beq.n	80079bc <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80079ac:	68bb      	ldr	r3, [r7, #8]
 80079ae:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80079b0:	2b03      	cmp	r3, #3
 80079b2:	d003      	beq.n	80079bc <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80079b4:	68bb      	ldr	r3, [r7, #8]
 80079b6:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80079b8:	2b07      	cmp	r3, #7
 80079ba:	d102      	bne.n	80079c2 <LTDC_SetConfig+0x21e>
  {
    tmp = 2U;
 80079bc:	2302      	movs	r3, #2
 80079be:	61fb      	str	r3, [r7, #28]
 80079c0:	e001      	b.n	80079c6 <LTDC_SetConfig+0x222>
  }
  else
  {
    tmp = 1U;
 80079c2:	2301      	movs	r3, #1
 80079c4:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	461a      	mov	r2, r3
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	01db      	lsls	r3, r3, #7
 80079d0:	4413      	add	r3, r2
 80079d2:	3384      	adds	r3, #132	@ 0x84
 80079d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079d6:	68fa      	ldr	r2, [r7, #12]
 80079d8:	6812      	ldr	r2, [r2, #0]
 80079da:	4611      	mov	r1, r2
 80079dc:	687a      	ldr	r2, [r7, #4]
 80079de:	01d2      	lsls	r2, r2, #7
 80079e0:	440a      	add	r2, r1
 80079e2:	3284      	adds	r2, #132	@ 0x84
 80079e4:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 80079e8:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079ee:	69fa      	ldr	r2, [r7, #28]
 80079f0:	fb02 f303 	mul.w	r3, r2, r3
 80079f4:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80079f6:	68bb      	ldr	r3, [r7, #8]
 80079f8:	6859      	ldr	r1, [r3, #4]
 80079fa:	68bb      	ldr	r3, [r7, #8]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	1acb      	subs	r3, r1, r3
 8007a00:	69f9      	ldr	r1, [r7, #28]
 8007a02:	fb01 f303 	mul.w	r3, r1, r3
 8007a06:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8007a08:	68f9      	ldr	r1, [r7, #12]
 8007a0a:	6809      	ldr	r1, [r1, #0]
 8007a0c:	4608      	mov	r0, r1
 8007a0e:	6879      	ldr	r1, [r7, #4]
 8007a10:	01c9      	lsls	r1, r1, #7
 8007a12:	4401      	add	r1, r0
 8007a14:	3184      	adds	r1, #132	@ 0x84
 8007a16:	4313      	orrs	r3, r2
 8007a18:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	461a      	mov	r2, r3
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	01db      	lsls	r3, r3, #7
 8007a24:	4413      	add	r3, r2
 8007a26:	3384      	adds	r3, #132	@ 0x84
 8007a28:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	4619      	mov	r1, r3
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	01db      	lsls	r3, r3, #7
 8007a34:	440b      	add	r3, r1
 8007a36:	3384      	adds	r3, #132	@ 0x84
 8007a38:	4619      	mov	r1, r3
 8007a3a:	4b14      	ldr	r3, [pc, #80]	@ (8007a8c <LTDC_SetConfig+0x2e8>)
 8007a3c:	4013      	ands	r3, r2
 8007a3e:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	461a      	mov	r2, r3
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	01db      	lsls	r3, r3, #7
 8007a4a:	4413      	add	r3, r2
 8007a4c:	3384      	adds	r3, #132	@ 0x84
 8007a4e:	461a      	mov	r2, r3
 8007a50:	68bb      	ldr	r3, [r7, #8]
 8007a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a54:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	461a      	mov	r2, r3
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	01db      	lsls	r3, r3, #7
 8007a60:	4413      	add	r3, r2
 8007a62:	3384      	adds	r3, #132	@ 0x84
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	68fa      	ldr	r2, [r7, #12]
 8007a68:	6812      	ldr	r2, [r2, #0]
 8007a6a:	4611      	mov	r1, r2
 8007a6c:	687a      	ldr	r2, [r7, #4]
 8007a6e:	01d2      	lsls	r2, r2, #7
 8007a70:	440a      	add	r2, r1
 8007a72:	3284      	adds	r2, #132	@ 0x84
 8007a74:	f043 0301 	orr.w	r3, r3, #1
 8007a78:	6013      	str	r3, [r2, #0]
}
 8007a7a:	bf00      	nop
 8007a7c:	3724      	adds	r7, #36	@ 0x24
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a84:	4770      	bx	lr
 8007a86:	bf00      	nop
 8007a88:	fffff8f8 	.word	0xfffff8f8
 8007a8c:	fffff800 	.word	0xfffff800

08007a90 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007a90:	b480      	push	{r7}
 8007a92:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007a94:	4b05      	ldr	r3, [pc, #20]	@ (8007aac <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	4a04      	ldr	r2, [pc, #16]	@ (8007aac <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007a9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007a9e:	6013      	str	r3, [r2, #0]
}
 8007aa0:	bf00      	nop
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa8:	4770      	bx	lr
 8007aaa:	bf00      	nop
 8007aac:	40007000 	.word	0x40007000

08007ab0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b082      	sub	sp, #8
 8007ab4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8007aba:	4b23      	ldr	r3, [pc, #140]	@ (8007b48 <HAL_PWREx_EnableOverDrive+0x98>)
 8007abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007abe:	4a22      	ldr	r2, [pc, #136]	@ (8007b48 <HAL_PWREx_EnableOverDrive+0x98>)
 8007ac0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007ac4:	6413      	str	r3, [r2, #64]	@ 0x40
 8007ac6:	4b20      	ldr	r3, [pc, #128]	@ (8007b48 <HAL_PWREx_EnableOverDrive+0x98>)
 8007ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007aca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007ace:	603b      	str	r3, [r7, #0]
 8007ad0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8007ad2:	4b1e      	ldr	r3, [pc, #120]	@ (8007b4c <HAL_PWREx_EnableOverDrive+0x9c>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	4a1d      	ldr	r2, [pc, #116]	@ (8007b4c <HAL_PWREx_EnableOverDrive+0x9c>)
 8007ad8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007adc:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007ade:	f7fb facf 	bl	8003080 <HAL_GetTick>
 8007ae2:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007ae4:	e009      	b.n	8007afa <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007ae6:	f7fb facb 	bl	8003080 <HAL_GetTick>
 8007aea:	4602      	mov	r2, r0
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	1ad3      	subs	r3, r2, r3
 8007af0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007af4:	d901      	bls.n	8007afa <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8007af6:	2303      	movs	r3, #3
 8007af8:	e022      	b.n	8007b40 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007afa:	4b14      	ldr	r3, [pc, #80]	@ (8007b4c <HAL_PWREx_EnableOverDrive+0x9c>)
 8007afc:	685b      	ldr	r3, [r3, #4]
 8007afe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007b02:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b06:	d1ee      	bne.n	8007ae6 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8007b08:	4b10      	ldr	r3, [pc, #64]	@ (8007b4c <HAL_PWREx_EnableOverDrive+0x9c>)
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	4a0f      	ldr	r2, [pc, #60]	@ (8007b4c <HAL_PWREx_EnableOverDrive+0x9c>)
 8007b0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007b12:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007b14:	f7fb fab4 	bl	8003080 <HAL_GetTick>
 8007b18:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007b1a:	e009      	b.n	8007b30 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007b1c:	f7fb fab0 	bl	8003080 <HAL_GetTick>
 8007b20:	4602      	mov	r2, r0
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	1ad3      	subs	r3, r2, r3
 8007b26:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007b2a:	d901      	bls.n	8007b30 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8007b2c:	2303      	movs	r3, #3
 8007b2e:	e007      	b.n	8007b40 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007b30:	4b06      	ldr	r3, [pc, #24]	@ (8007b4c <HAL_PWREx_EnableOverDrive+0x9c>)
 8007b32:	685b      	ldr	r3, [r3, #4]
 8007b34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b38:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007b3c:	d1ee      	bne.n	8007b1c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8007b3e:	2300      	movs	r3, #0
}
 8007b40:	4618      	mov	r0, r3
 8007b42:	3708      	adds	r7, #8
 8007b44:	46bd      	mov	sp, r7
 8007b46:	bd80      	pop	{r7, pc}
 8007b48:	40023800 	.word	0x40023800
 8007b4c:	40007000 	.word	0x40007000

08007b50 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b086      	sub	sp, #24
 8007b54:	af02      	add	r7, sp, #8
 8007b56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8007b58:	f7fb fa92 	bl	8003080 <HAL_GetTick>
 8007b5c:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d101      	bne.n	8007b68 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8007b64:	2301      	movs	r3, #1
 8007b66:	e067      	b.n	8007c38 <HAL_QSPI_Init+0xe8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b6e:	b2db      	uxtb	r3, r3
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d10b      	bne.n	8007b8c <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2200      	movs	r2, #0
 8007b78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8007b7c:	6878      	ldr	r0, [r7, #4]
 8007b7e:	f7fa fb97 	bl	80022b0 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8007b82:	f241 3188 	movw	r1, #5000	@ 0x1388
 8007b86:	6878      	ldr	r0, [r7, #4]
 8007b88:	f000 f85e 	bl	8007c48 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	689b      	ldr	r3, [r3, #8]
 8007b9a:	3b01      	subs	r3, #1
 8007b9c:	021a      	lsls	r2, r3, #8
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	430a      	orrs	r2, r1
 8007ba4:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007baa:	9300      	str	r3, [sp, #0]
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	2200      	movs	r2, #0
 8007bb0:	2120      	movs	r1, #32
 8007bb2:	6878      	ldr	r0, [r7, #4]
 8007bb4:	f000 f856 	bl	8007c64 <QSPI_WaitFlagStateUntilTimeout>
 8007bb8:	4603      	mov	r3, r0
 8007bba:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8007bbc:	7afb      	ldrb	r3, [r7, #11]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d135      	bne.n	8007c2e <HAL_QSPI_Init+0xde>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	681a      	ldr	r2, [r3, #0]
 8007bc8:	4b1d      	ldr	r3, [pc, #116]	@ (8007c40 <HAL_QSPI_Init+0xf0>)
 8007bca:	4013      	ands	r3, r2
 8007bcc:	687a      	ldr	r2, [r7, #4]
 8007bce:	6852      	ldr	r2, [r2, #4]
 8007bd0:	0611      	lsls	r1, r2, #24
 8007bd2:	687a      	ldr	r2, [r7, #4]
 8007bd4:	68d2      	ldr	r2, [r2, #12]
 8007bd6:	4311      	orrs	r1, r2
 8007bd8:	687a      	ldr	r2, [r7, #4]
 8007bda:	69d2      	ldr	r2, [r2, #28]
 8007bdc:	4311      	orrs	r1, r2
 8007bde:	687a      	ldr	r2, [r7, #4]
 8007be0:	6a12      	ldr	r2, [r2, #32]
 8007be2:	4311      	orrs	r1, r2
 8007be4:	687a      	ldr	r2, [r7, #4]
 8007be6:	6812      	ldr	r2, [r2, #0]
 8007be8:	430b      	orrs	r3, r1
 8007bea:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	685a      	ldr	r2, [r3, #4]
 8007bf2:	4b14      	ldr	r3, [pc, #80]	@ (8007c44 <HAL_QSPI_Init+0xf4>)
 8007bf4:	4013      	ands	r3, r2
 8007bf6:	687a      	ldr	r2, [r7, #4]
 8007bf8:	6912      	ldr	r2, [r2, #16]
 8007bfa:	0411      	lsls	r1, r2, #16
 8007bfc:	687a      	ldr	r2, [r7, #4]
 8007bfe:	6952      	ldr	r2, [r2, #20]
 8007c00:	4311      	orrs	r1, r2
 8007c02:	687a      	ldr	r2, [r7, #4]
 8007c04:	6992      	ldr	r2, [r2, #24]
 8007c06:	4311      	orrs	r1, r2
 8007c08:	687a      	ldr	r2, [r7, #4]
 8007c0a:	6812      	ldr	r2, [r2, #0]
 8007c0c:	430b      	orrs	r3, r1
 8007c0e:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	681a      	ldr	r2, [r3, #0]
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f042 0201 	orr.w	r2, r2, #1
 8007c1e:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2200      	movs	r2, #0
 8007c24:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	2201      	movs	r2, #1
 8007c2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	2200      	movs	r2, #0
 8007c32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 8007c36:	7afb      	ldrb	r3, [r7, #11]
}
 8007c38:	4618      	mov	r0, r3
 8007c3a:	3710      	adds	r7, #16
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	bd80      	pop	{r7, pc}
 8007c40:	00ffff2f 	.word	0x00ffff2f
 8007c44:	ffe0f8fe 	.word	0xffe0f8fe

08007c48 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8007c48:	b480      	push	{r7}
 8007c4a:	b083      	sub	sp, #12
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
 8007c50:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	683a      	ldr	r2, [r7, #0]
 8007c56:	649a      	str	r2, [r3, #72]	@ 0x48
}
 8007c58:	bf00      	nop
 8007c5a:	370c      	adds	r7, #12
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c62:	4770      	bx	lr

08007c64 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b084      	sub	sp, #16
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	60f8      	str	r0, [r7, #12]
 8007c6c:	60b9      	str	r1, [r7, #8]
 8007c6e:	603b      	str	r3, [r7, #0]
 8007c70:	4613      	mov	r3, r2
 8007c72:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8007c74:	e01a      	b.n	8007cac <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c76:	69bb      	ldr	r3, [r7, #24]
 8007c78:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007c7c:	d016      	beq.n	8007cac <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c7e:	f7fb f9ff 	bl	8003080 <HAL_GetTick>
 8007c82:	4602      	mov	r2, r0
 8007c84:	683b      	ldr	r3, [r7, #0]
 8007c86:	1ad3      	subs	r3, r2, r3
 8007c88:	69ba      	ldr	r2, [r7, #24]
 8007c8a:	429a      	cmp	r2, r3
 8007c8c:	d302      	bcc.n	8007c94 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8007c8e:	69bb      	ldr	r3, [r7, #24]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d10b      	bne.n	8007cac <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	2204      	movs	r2, #4
 8007c98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ca0:	f043 0201 	orr.w	r2, r3, #1
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 8007ca8:	2301      	movs	r3, #1
 8007caa:	e00e      	b.n	8007cca <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	689a      	ldr	r2, [r3, #8]
 8007cb2:	68bb      	ldr	r3, [r7, #8]
 8007cb4:	4013      	ands	r3, r2
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	bf14      	ite	ne
 8007cba:	2301      	movne	r3, #1
 8007cbc:	2300      	moveq	r3, #0
 8007cbe:	b2db      	uxtb	r3, r3
 8007cc0:	461a      	mov	r2, r3
 8007cc2:	79fb      	ldrb	r3, [r7, #7]
 8007cc4:	429a      	cmp	r2, r3
 8007cc6:	d1d6      	bne.n	8007c76 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007cc8:	2300      	movs	r3, #0
}
 8007cca:	4618      	mov	r0, r3
 8007ccc:	3710      	adds	r7, #16
 8007cce:	46bd      	mov	sp, r7
 8007cd0:	bd80      	pop	{r7, pc}
	...

08007cd4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b086      	sub	sp, #24
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8007cdc:	2300      	movs	r3, #0
 8007cde:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d101      	bne.n	8007cea <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8007ce6:	2301      	movs	r3, #1
 8007ce8:	e291      	b.n	800820e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	f003 0301 	and.w	r3, r3, #1
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	f000 8087 	beq.w	8007e06 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007cf8:	4b96      	ldr	r3, [pc, #600]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007cfa:	689b      	ldr	r3, [r3, #8]
 8007cfc:	f003 030c 	and.w	r3, r3, #12
 8007d00:	2b04      	cmp	r3, #4
 8007d02:	d00c      	beq.n	8007d1e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007d04:	4b93      	ldr	r3, [pc, #588]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007d06:	689b      	ldr	r3, [r3, #8]
 8007d08:	f003 030c 	and.w	r3, r3, #12
 8007d0c:	2b08      	cmp	r3, #8
 8007d0e:	d112      	bne.n	8007d36 <HAL_RCC_OscConfig+0x62>
 8007d10:	4b90      	ldr	r3, [pc, #576]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007d12:	685b      	ldr	r3, [r3, #4]
 8007d14:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007d18:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007d1c:	d10b      	bne.n	8007d36 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007d1e:	4b8d      	ldr	r3, [pc, #564]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d06c      	beq.n	8007e04 <HAL_RCC_OscConfig+0x130>
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	685b      	ldr	r3, [r3, #4]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d168      	bne.n	8007e04 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007d32:	2301      	movs	r3, #1
 8007d34:	e26b      	b.n	800820e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	685b      	ldr	r3, [r3, #4]
 8007d3a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d3e:	d106      	bne.n	8007d4e <HAL_RCC_OscConfig+0x7a>
 8007d40:	4b84      	ldr	r3, [pc, #528]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	4a83      	ldr	r2, [pc, #524]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007d46:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007d4a:	6013      	str	r3, [r2, #0]
 8007d4c:	e02e      	b.n	8007dac <HAL_RCC_OscConfig+0xd8>
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	685b      	ldr	r3, [r3, #4]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d10c      	bne.n	8007d70 <HAL_RCC_OscConfig+0x9c>
 8007d56:	4b7f      	ldr	r3, [pc, #508]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	4a7e      	ldr	r2, [pc, #504]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007d5c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007d60:	6013      	str	r3, [r2, #0]
 8007d62:	4b7c      	ldr	r3, [pc, #496]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	4a7b      	ldr	r2, [pc, #492]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007d68:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007d6c:	6013      	str	r3, [r2, #0]
 8007d6e:	e01d      	b.n	8007dac <HAL_RCC_OscConfig+0xd8>
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	685b      	ldr	r3, [r3, #4]
 8007d74:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007d78:	d10c      	bne.n	8007d94 <HAL_RCC_OscConfig+0xc0>
 8007d7a:	4b76      	ldr	r3, [pc, #472]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	4a75      	ldr	r2, [pc, #468]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007d80:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007d84:	6013      	str	r3, [r2, #0]
 8007d86:	4b73      	ldr	r3, [pc, #460]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	4a72      	ldr	r2, [pc, #456]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007d8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007d90:	6013      	str	r3, [r2, #0]
 8007d92:	e00b      	b.n	8007dac <HAL_RCC_OscConfig+0xd8>
 8007d94:	4b6f      	ldr	r3, [pc, #444]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	4a6e      	ldr	r2, [pc, #440]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007d9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007d9e:	6013      	str	r3, [r2, #0]
 8007da0:	4b6c      	ldr	r3, [pc, #432]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	4a6b      	ldr	r2, [pc, #428]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007da6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007daa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	685b      	ldr	r3, [r3, #4]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d013      	beq.n	8007ddc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007db4:	f7fb f964 	bl	8003080 <HAL_GetTick>
 8007db8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007dba:	e008      	b.n	8007dce <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007dbc:	f7fb f960 	bl	8003080 <HAL_GetTick>
 8007dc0:	4602      	mov	r2, r0
 8007dc2:	693b      	ldr	r3, [r7, #16]
 8007dc4:	1ad3      	subs	r3, r2, r3
 8007dc6:	2b64      	cmp	r3, #100	@ 0x64
 8007dc8:	d901      	bls.n	8007dce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007dca:	2303      	movs	r3, #3
 8007dcc:	e21f      	b.n	800820e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007dce:	4b61      	ldr	r3, [pc, #388]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d0f0      	beq.n	8007dbc <HAL_RCC_OscConfig+0xe8>
 8007dda:	e014      	b.n	8007e06 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ddc:	f7fb f950 	bl	8003080 <HAL_GetTick>
 8007de0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007de2:	e008      	b.n	8007df6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007de4:	f7fb f94c 	bl	8003080 <HAL_GetTick>
 8007de8:	4602      	mov	r2, r0
 8007dea:	693b      	ldr	r3, [r7, #16]
 8007dec:	1ad3      	subs	r3, r2, r3
 8007dee:	2b64      	cmp	r3, #100	@ 0x64
 8007df0:	d901      	bls.n	8007df6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007df2:	2303      	movs	r3, #3
 8007df4:	e20b      	b.n	800820e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007df6:	4b57      	ldr	r3, [pc, #348]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d1f0      	bne.n	8007de4 <HAL_RCC_OscConfig+0x110>
 8007e02:	e000      	b.n	8007e06 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007e04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f003 0302 	and.w	r3, r3, #2
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d069      	beq.n	8007ee6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007e12:	4b50      	ldr	r3, [pc, #320]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007e14:	689b      	ldr	r3, [r3, #8]
 8007e16:	f003 030c 	and.w	r3, r3, #12
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d00b      	beq.n	8007e36 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007e1e:	4b4d      	ldr	r3, [pc, #308]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007e20:	689b      	ldr	r3, [r3, #8]
 8007e22:	f003 030c 	and.w	r3, r3, #12
 8007e26:	2b08      	cmp	r3, #8
 8007e28:	d11c      	bne.n	8007e64 <HAL_RCC_OscConfig+0x190>
 8007e2a:	4b4a      	ldr	r3, [pc, #296]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007e2c:	685b      	ldr	r3, [r3, #4]
 8007e2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d116      	bne.n	8007e64 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007e36:	4b47      	ldr	r3, [pc, #284]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	f003 0302 	and.w	r3, r3, #2
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d005      	beq.n	8007e4e <HAL_RCC_OscConfig+0x17a>
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	68db      	ldr	r3, [r3, #12]
 8007e46:	2b01      	cmp	r3, #1
 8007e48:	d001      	beq.n	8007e4e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8007e4a:	2301      	movs	r3, #1
 8007e4c:	e1df      	b.n	800820e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e4e:	4b41      	ldr	r3, [pc, #260]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	691b      	ldr	r3, [r3, #16]
 8007e5a:	00db      	lsls	r3, r3, #3
 8007e5c:	493d      	ldr	r1, [pc, #244]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007e5e:	4313      	orrs	r3, r2
 8007e60:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007e62:	e040      	b.n	8007ee6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	68db      	ldr	r3, [r3, #12]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d023      	beq.n	8007eb4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007e6c:	4b39      	ldr	r3, [pc, #228]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	4a38      	ldr	r2, [pc, #224]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007e72:	f043 0301 	orr.w	r3, r3, #1
 8007e76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e78:	f7fb f902 	bl	8003080 <HAL_GetTick>
 8007e7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e7e:	e008      	b.n	8007e92 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007e80:	f7fb f8fe 	bl	8003080 <HAL_GetTick>
 8007e84:	4602      	mov	r2, r0
 8007e86:	693b      	ldr	r3, [r7, #16]
 8007e88:	1ad3      	subs	r3, r2, r3
 8007e8a:	2b02      	cmp	r3, #2
 8007e8c:	d901      	bls.n	8007e92 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8007e8e:	2303      	movs	r3, #3
 8007e90:	e1bd      	b.n	800820e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e92:	4b30      	ldr	r3, [pc, #192]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	f003 0302 	and.w	r3, r3, #2
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d0f0      	beq.n	8007e80 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e9e:	4b2d      	ldr	r3, [pc, #180]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	691b      	ldr	r3, [r3, #16]
 8007eaa:	00db      	lsls	r3, r3, #3
 8007eac:	4929      	ldr	r1, [pc, #164]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007eae:	4313      	orrs	r3, r2
 8007eb0:	600b      	str	r3, [r1, #0]
 8007eb2:	e018      	b.n	8007ee6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007eb4:	4b27      	ldr	r3, [pc, #156]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	4a26      	ldr	r2, [pc, #152]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007eba:	f023 0301 	bic.w	r3, r3, #1
 8007ebe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ec0:	f7fb f8de 	bl	8003080 <HAL_GetTick>
 8007ec4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007ec6:	e008      	b.n	8007eda <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007ec8:	f7fb f8da 	bl	8003080 <HAL_GetTick>
 8007ecc:	4602      	mov	r2, r0
 8007ece:	693b      	ldr	r3, [r7, #16]
 8007ed0:	1ad3      	subs	r3, r2, r3
 8007ed2:	2b02      	cmp	r3, #2
 8007ed4:	d901      	bls.n	8007eda <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007ed6:	2303      	movs	r3, #3
 8007ed8:	e199      	b.n	800820e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007eda:	4b1e      	ldr	r3, [pc, #120]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	f003 0302 	and.w	r3, r3, #2
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d1f0      	bne.n	8007ec8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f003 0308 	and.w	r3, r3, #8
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d038      	beq.n	8007f64 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	695b      	ldr	r3, [r3, #20]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d019      	beq.n	8007f2e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007efa:	4b16      	ldr	r3, [pc, #88]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007efc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007efe:	4a15      	ldr	r2, [pc, #84]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007f00:	f043 0301 	orr.w	r3, r3, #1
 8007f04:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f06:	f7fb f8bb 	bl	8003080 <HAL_GetTick>
 8007f0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007f0c:	e008      	b.n	8007f20 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007f0e:	f7fb f8b7 	bl	8003080 <HAL_GetTick>
 8007f12:	4602      	mov	r2, r0
 8007f14:	693b      	ldr	r3, [r7, #16]
 8007f16:	1ad3      	subs	r3, r2, r3
 8007f18:	2b02      	cmp	r3, #2
 8007f1a:	d901      	bls.n	8007f20 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007f1c:	2303      	movs	r3, #3
 8007f1e:	e176      	b.n	800820e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007f20:	4b0c      	ldr	r3, [pc, #48]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007f22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f24:	f003 0302 	and.w	r3, r3, #2
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d0f0      	beq.n	8007f0e <HAL_RCC_OscConfig+0x23a>
 8007f2c:	e01a      	b.n	8007f64 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007f2e:	4b09      	ldr	r3, [pc, #36]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007f30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f32:	4a08      	ldr	r2, [pc, #32]	@ (8007f54 <HAL_RCC_OscConfig+0x280>)
 8007f34:	f023 0301 	bic.w	r3, r3, #1
 8007f38:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f3a:	f7fb f8a1 	bl	8003080 <HAL_GetTick>
 8007f3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007f40:	e00a      	b.n	8007f58 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007f42:	f7fb f89d 	bl	8003080 <HAL_GetTick>
 8007f46:	4602      	mov	r2, r0
 8007f48:	693b      	ldr	r3, [r7, #16]
 8007f4a:	1ad3      	subs	r3, r2, r3
 8007f4c:	2b02      	cmp	r3, #2
 8007f4e:	d903      	bls.n	8007f58 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007f50:	2303      	movs	r3, #3
 8007f52:	e15c      	b.n	800820e <HAL_RCC_OscConfig+0x53a>
 8007f54:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007f58:	4b91      	ldr	r3, [pc, #580]	@ (80081a0 <HAL_RCC_OscConfig+0x4cc>)
 8007f5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f5c:	f003 0302 	and.w	r3, r3, #2
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d1ee      	bne.n	8007f42 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	f003 0304 	and.w	r3, r3, #4
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	f000 80a4 	beq.w	80080ba <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007f72:	4b8b      	ldr	r3, [pc, #556]	@ (80081a0 <HAL_RCC_OscConfig+0x4cc>)
 8007f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d10d      	bne.n	8007f9a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8007f7e:	4b88      	ldr	r3, [pc, #544]	@ (80081a0 <HAL_RCC_OscConfig+0x4cc>)
 8007f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f82:	4a87      	ldr	r2, [pc, #540]	@ (80081a0 <HAL_RCC_OscConfig+0x4cc>)
 8007f84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007f88:	6413      	str	r3, [r2, #64]	@ 0x40
 8007f8a:	4b85      	ldr	r3, [pc, #532]	@ (80081a0 <HAL_RCC_OscConfig+0x4cc>)
 8007f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007f92:	60bb      	str	r3, [r7, #8]
 8007f94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007f96:	2301      	movs	r3, #1
 8007f98:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007f9a:	4b82      	ldr	r3, [pc, #520]	@ (80081a4 <HAL_RCC_OscConfig+0x4d0>)
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d118      	bne.n	8007fd8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8007fa6:	4b7f      	ldr	r3, [pc, #508]	@ (80081a4 <HAL_RCC_OscConfig+0x4d0>)
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	4a7e      	ldr	r2, [pc, #504]	@ (80081a4 <HAL_RCC_OscConfig+0x4d0>)
 8007fac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007fb0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007fb2:	f7fb f865 	bl	8003080 <HAL_GetTick>
 8007fb6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007fb8:	e008      	b.n	8007fcc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007fba:	f7fb f861 	bl	8003080 <HAL_GetTick>
 8007fbe:	4602      	mov	r2, r0
 8007fc0:	693b      	ldr	r3, [r7, #16]
 8007fc2:	1ad3      	subs	r3, r2, r3
 8007fc4:	2b64      	cmp	r3, #100	@ 0x64
 8007fc6:	d901      	bls.n	8007fcc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8007fc8:	2303      	movs	r3, #3
 8007fca:	e120      	b.n	800820e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007fcc:	4b75      	ldr	r3, [pc, #468]	@ (80081a4 <HAL_RCC_OscConfig+0x4d0>)
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d0f0      	beq.n	8007fba <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	689b      	ldr	r3, [r3, #8]
 8007fdc:	2b01      	cmp	r3, #1
 8007fde:	d106      	bne.n	8007fee <HAL_RCC_OscConfig+0x31a>
 8007fe0:	4b6f      	ldr	r3, [pc, #444]	@ (80081a0 <HAL_RCC_OscConfig+0x4cc>)
 8007fe2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007fe4:	4a6e      	ldr	r2, [pc, #440]	@ (80081a0 <HAL_RCC_OscConfig+0x4cc>)
 8007fe6:	f043 0301 	orr.w	r3, r3, #1
 8007fea:	6713      	str	r3, [r2, #112]	@ 0x70
 8007fec:	e02d      	b.n	800804a <HAL_RCC_OscConfig+0x376>
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	689b      	ldr	r3, [r3, #8]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d10c      	bne.n	8008010 <HAL_RCC_OscConfig+0x33c>
 8007ff6:	4b6a      	ldr	r3, [pc, #424]	@ (80081a0 <HAL_RCC_OscConfig+0x4cc>)
 8007ff8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ffa:	4a69      	ldr	r2, [pc, #420]	@ (80081a0 <HAL_RCC_OscConfig+0x4cc>)
 8007ffc:	f023 0301 	bic.w	r3, r3, #1
 8008000:	6713      	str	r3, [r2, #112]	@ 0x70
 8008002:	4b67      	ldr	r3, [pc, #412]	@ (80081a0 <HAL_RCC_OscConfig+0x4cc>)
 8008004:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008006:	4a66      	ldr	r2, [pc, #408]	@ (80081a0 <HAL_RCC_OscConfig+0x4cc>)
 8008008:	f023 0304 	bic.w	r3, r3, #4
 800800c:	6713      	str	r3, [r2, #112]	@ 0x70
 800800e:	e01c      	b.n	800804a <HAL_RCC_OscConfig+0x376>
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	689b      	ldr	r3, [r3, #8]
 8008014:	2b05      	cmp	r3, #5
 8008016:	d10c      	bne.n	8008032 <HAL_RCC_OscConfig+0x35e>
 8008018:	4b61      	ldr	r3, [pc, #388]	@ (80081a0 <HAL_RCC_OscConfig+0x4cc>)
 800801a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800801c:	4a60      	ldr	r2, [pc, #384]	@ (80081a0 <HAL_RCC_OscConfig+0x4cc>)
 800801e:	f043 0304 	orr.w	r3, r3, #4
 8008022:	6713      	str	r3, [r2, #112]	@ 0x70
 8008024:	4b5e      	ldr	r3, [pc, #376]	@ (80081a0 <HAL_RCC_OscConfig+0x4cc>)
 8008026:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008028:	4a5d      	ldr	r2, [pc, #372]	@ (80081a0 <HAL_RCC_OscConfig+0x4cc>)
 800802a:	f043 0301 	orr.w	r3, r3, #1
 800802e:	6713      	str	r3, [r2, #112]	@ 0x70
 8008030:	e00b      	b.n	800804a <HAL_RCC_OscConfig+0x376>
 8008032:	4b5b      	ldr	r3, [pc, #364]	@ (80081a0 <HAL_RCC_OscConfig+0x4cc>)
 8008034:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008036:	4a5a      	ldr	r2, [pc, #360]	@ (80081a0 <HAL_RCC_OscConfig+0x4cc>)
 8008038:	f023 0301 	bic.w	r3, r3, #1
 800803c:	6713      	str	r3, [r2, #112]	@ 0x70
 800803e:	4b58      	ldr	r3, [pc, #352]	@ (80081a0 <HAL_RCC_OscConfig+0x4cc>)
 8008040:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008042:	4a57      	ldr	r2, [pc, #348]	@ (80081a0 <HAL_RCC_OscConfig+0x4cc>)
 8008044:	f023 0304 	bic.w	r3, r3, #4
 8008048:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	689b      	ldr	r3, [r3, #8]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d015      	beq.n	800807e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008052:	f7fb f815 	bl	8003080 <HAL_GetTick>
 8008056:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008058:	e00a      	b.n	8008070 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800805a:	f7fb f811 	bl	8003080 <HAL_GetTick>
 800805e:	4602      	mov	r2, r0
 8008060:	693b      	ldr	r3, [r7, #16]
 8008062:	1ad3      	subs	r3, r2, r3
 8008064:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008068:	4293      	cmp	r3, r2
 800806a:	d901      	bls.n	8008070 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800806c:	2303      	movs	r3, #3
 800806e:	e0ce      	b.n	800820e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008070:	4b4b      	ldr	r3, [pc, #300]	@ (80081a0 <HAL_RCC_OscConfig+0x4cc>)
 8008072:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008074:	f003 0302 	and.w	r3, r3, #2
 8008078:	2b00      	cmp	r3, #0
 800807a:	d0ee      	beq.n	800805a <HAL_RCC_OscConfig+0x386>
 800807c:	e014      	b.n	80080a8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800807e:	f7fa ffff 	bl	8003080 <HAL_GetTick>
 8008082:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008084:	e00a      	b.n	800809c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008086:	f7fa fffb 	bl	8003080 <HAL_GetTick>
 800808a:	4602      	mov	r2, r0
 800808c:	693b      	ldr	r3, [r7, #16]
 800808e:	1ad3      	subs	r3, r2, r3
 8008090:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008094:	4293      	cmp	r3, r2
 8008096:	d901      	bls.n	800809c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8008098:	2303      	movs	r3, #3
 800809a:	e0b8      	b.n	800820e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800809c:	4b40      	ldr	r3, [pc, #256]	@ (80081a0 <HAL_RCC_OscConfig+0x4cc>)
 800809e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80080a0:	f003 0302 	and.w	r3, r3, #2
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d1ee      	bne.n	8008086 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80080a8:	7dfb      	ldrb	r3, [r7, #23]
 80080aa:	2b01      	cmp	r3, #1
 80080ac:	d105      	bne.n	80080ba <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80080ae:	4b3c      	ldr	r3, [pc, #240]	@ (80081a0 <HAL_RCC_OscConfig+0x4cc>)
 80080b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080b2:	4a3b      	ldr	r2, [pc, #236]	@ (80081a0 <HAL_RCC_OscConfig+0x4cc>)
 80080b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80080b8:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	699b      	ldr	r3, [r3, #24]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	f000 80a4 	beq.w	800820c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80080c4:	4b36      	ldr	r3, [pc, #216]	@ (80081a0 <HAL_RCC_OscConfig+0x4cc>)
 80080c6:	689b      	ldr	r3, [r3, #8]
 80080c8:	f003 030c 	and.w	r3, r3, #12
 80080cc:	2b08      	cmp	r3, #8
 80080ce:	d06b      	beq.n	80081a8 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	699b      	ldr	r3, [r3, #24]
 80080d4:	2b02      	cmp	r3, #2
 80080d6:	d149      	bne.n	800816c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80080d8:	4b31      	ldr	r3, [pc, #196]	@ (80081a0 <HAL_RCC_OscConfig+0x4cc>)
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	4a30      	ldr	r2, [pc, #192]	@ (80081a0 <HAL_RCC_OscConfig+0x4cc>)
 80080de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80080e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080e4:	f7fa ffcc 	bl	8003080 <HAL_GetTick>
 80080e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80080ea:	e008      	b.n	80080fe <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80080ec:	f7fa ffc8 	bl	8003080 <HAL_GetTick>
 80080f0:	4602      	mov	r2, r0
 80080f2:	693b      	ldr	r3, [r7, #16]
 80080f4:	1ad3      	subs	r3, r2, r3
 80080f6:	2b02      	cmp	r3, #2
 80080f8:	d901      	bls.n	80080fe <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80080fa:	2303      	movs	r3, #3
 80080fc:	e087      	b.n	800820e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80080fe:	4b28      	ldr	r3, [pc, #160]	@ (80081a0 <HAL_RCC_OscConfig+0x4cc>)
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008106:	2b00      	cmp	r3, #0
 8008108:	d1f0      	bne.n	80080ec <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	69da      	ldr	r2, [r3, #28]
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	6a1b      	ldr	r3, [r3, #32]
 8008112:	431a      	orrs	r2, r3
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008118:	019b      	lsls	r3, r3, #6
 800811a:	431a      	orrs	r2, r3
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008120:	085b      	lsrs	r3, r3, #1
 8008122:	3b01      	subs	r3, #1
 8008124:	041b      	lsls	r3, r3, #16
 8008126:	431a      	orrs	r2, r3
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800812c:	061b      	lsls	r3, r3, #24
 800812e:	4313      	orrs	r3, r2
 8008130:	4a1b      	ldr	r2, [pc, #108]	@ (80081a0 <HAL_RCC_OscConfig+0x4cc>)
 8008132:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008136:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008138:	4b19      	ldr	r3, [pc, #100]	@ (80081a0 <HAL_RCC_OscConfig+0x4cc>)
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	4a18      	ldr	r2, [pc, #96]	@ (80081a0 <HAL_RCC_OscConfig+0x4cc>)
 800813e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008142:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008144:	f7fa ff9c 	bl	8003080 <HAL_GetTick>
 8008148:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800814a:	e008      	b.n	800815e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800814c:	f7fa ff98 	bl	8003080 <HAL_GetTick>
 8008150:	4602      	mov	r2, r0
 8008152:	693b      	ldr	r3, [r7, #16]
 8008154:	1ad3      	subs	r3, r2, r3
 8008156:	2b02      	cmp	r3, #2
 8008158:	d901      	bls.n	800815e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800815a:	2303      	movs	r3, #3
 800815c:	e057      	b.n	800820e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800815e:	4b10      	ldr	r3, [pc, #64]	@ (80081a0 <HAL_RCC_OscConfig+0x4cc>)
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008166:	2b00      	cmp	r3, #0
 8008168:	d0f0      	beq.n	800814c <HAL_RCC_OscConfig+0x478>
 800816a:	e04f      	b.n	800820c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800816c:	4b0c      	ldr	r3, [pc, #48]	@ (80081a0 <HAL_RCC_OscConfig+0x4cc>)
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	4a0b      	ldr	r2, [pc, #44]	@ (80081a0 <HAL_RCC_OscConfig+0x4cc>)
 8008172:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008176:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008178:	f7fa ff82 	bl	8003080 <HAL_GetTick>
 800817c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800817e:	e008      	b.n	8008192 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008180:	f7fa ff7e 	bl	8003080 <HAL_GetTick>
 8008184:	4602      	mov	r2, r0
 8008186:	693b      	ldr	r3, [r7, #16]
 8008188:	1ad3      	subs	r3, r2, r3
 800818a:	2b02      	cmp	r3, #2
 800818c:	d901      	bls.n	8008192 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800818e:	2303      	movs	r3, #3
 8008190:	e03d      	b.n	800820e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008192:	4b03      	ldr	r3, [pc, #12]	@ (80081a0 <HAL_RCC_OscConfig+0x4cc>)
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800819a:	2b00      	cmp	r3, #0
 800819c:	d1f0      	bne.n	8008180 <HAL_RCC_OscConfig+0x4ac>
 800819e:	e035      	b.n	800820c <HAL_RCC_OscConfig+0x538>
 80081a0:	40023800 	.word	0x40023800
 80081a4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80081a8:	4b1b      	ldr	r3, [pc, #108]	@ (8008218 <HAL_RCC_OscConfig+0x544>)
 80081aa:	685b      	ldr	r3, [r3, #4]
 80081ac:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	699b      	ldr	r3, [r3, #24]
 80081b2:	2b01      	cmp	r3, #1
 80081b4:	d028      	beq.n	8008208 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80081c0:	429a      	cmp	r2, r3
 80081c2:	d121      	bne.n	8008208 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80081ce:	429a      	cmp	r2, r3
 80081d0:	d11a      	bne.n	8008208 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80081d2:	68fa      	ldr	r2, [r7, #12]
 80081d4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80081d8:	4013      	ands	r3, r2
 80081da:	687a      	ldr	r2, [r7, #4]
 80081dc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80081de:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80081e0:	4293      	cmp	r3, r2
 80081e2:	d111      	bne.n	8008208 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081ee:	085b      	lsrs	r3, r3, #1
 80081f0:	3b01      	subs	r3, #1
 80081f2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80081f4:	429a      	cmp	r2, r3
 80081f6:	d107      	bne.n	8008208 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008202:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8008204:	429a      	cmp	r2, r3
 8008206:	d001      	beq.n	800820c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8008208:	2301      	movs	r3, #1
 800820a:	e000      	b.n	800820e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800820c:	2300      	movs	r3, #0
}
 800820e:	4618      	mov	r0, r3
 8008210:	3718      	adds	r7, #24
 8008212:	46bd      	mov	sp, r7
 8008214:	bd80      	pop	{r7, pc}
 8008216:	bf00      	nop
 8008218:	40023800 	.word	0x40023800

0800821c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800821c:	b580      	push	{r7, lr}
 800821e:	b084      	sub	sp, #16
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
 8008224:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8008226:	2300      	movs	r3, #0
 8008228:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d101      	bne.n	8008234 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8008230:	2301      	movs	r3, #1
 8008232:	e0d0      	b.n	80083d6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008234:	4b6a      	ldr	r3, [pc, #424]	@ (80083e0 <HAL_RCC_ClockConfig+0x1c4>)
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f003 030f 	and.w	r3, r3, #15
 800823c:	683a      	ldr	r2, [r7, #0]
 800823e:	429a      	cmp	r2, r3
 8008240:	d910      	bls.n	8008264 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008242:	4b67      	ldr	r3, [pc, #412]	@ (80083e0 <HAL_RCC_ClockConfig+0x1c4>)
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	f023 020f 	bic.w	r2, r3, #15
 800824a:	4965      	ldr	r1, [pc, #404]	@ (80083e0 <HAL_RCC_ClockConfig+0x1c4>)
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	4313      	orrs	r3, r2
 8008250:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008252:	4b63      	ldr	r3, [pc, #396]	@ (80083e0 <HAL_RCC_ClockConfig+0x1c4>)
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	f003 030f 	and.w	r3, r3, #15
 800825a:	683a      	ldr	r2, [r7, #0]
 800825c:	429a      	cmp	r2, r3
 800825e:	d001      	beq.n	8008264 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008260:	2301      	movs	r3, #1
 8008262:	e0b8      	b.n	80083d6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	f003 0302 	and.w	r3, r3, #2
 800826c:	2b00      	cmp	r3, #0
 800826e:	d020      	beq.n	80082b2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	f003 0304 	and.w	r3, r3, #4
 8008278:	2b00      	cmp	r3, #0
 800827a:	d005      	beq.n	8008288 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800827c:	4b59      	ldr	r3, [pc, #356]	@ (80083e4 <HAL_RCC_ClockConfig+0x1c8>)
 800827e:	689b      	ldr	r3, [r3, #8]
 8008280:	4a58      	ldr	r2, [pc, #352]	@ (80083e4 <HAL_RCC_ClockConfig+0x1c8>)
 8008282:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8008286:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	f003 0308 	and.w	r3, r3, #8
 8008290:	2b00      	cmp	r3, #0
 8008292:	d005      	beq.n	80082a0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008294:	4b53      	ldr	r3, [pc, #332]	@ (80083e4 <HAL_RCC_ClockConfig+0x1c8>)
 8008296:	689b      	ldr	r3, [r3, #8]
 8008298:	4a52      	ldr	r2, [pc, #328]	@ (80083e4 <HAL_RCC_ClockConfig+0x1c8>)
 800829a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800829e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80082a0:	4b50      	ldr	r3, [pc, #320]	@ (80083e4 <HAL_RCC_ClockConfig+0x1c8>)
 80082a2:	689b      	ldr	r3, [r3, #8]
 80082a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	689b      	ldr	r3, [r3, #8]
 80082ac:	494d      	ldr	r1, [pc, #308]	@ (80083e4 <HAL_RCC_ClockConfig+0x1c8>)
 80082ae:	4313      	orrs	r3, r2
 80082b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	f003 0301 	and.w	r3, r3, #1
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d040      	beq.n	8008340 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	685b      	ldr	r3, [r3, #4]
 80082c2:	2b01      	cmp	r3, #1
 80082c4:	d107      	bne.n	80082d6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80082c6:	4b47      	ldr	r3, [pc, #284]	@ (80083e4 <HAL_RCC_ClockConfig+0x1c8>)
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d115      	bne.n	80082fe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80082d2:	2301      	movs	r3, #1
 80082d4:	e07f      	b.n	80083d6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	685b      	ldr	r3, [r3, #4]
 80082da:	2b02      	cmp	r3, #2
 80082dc:	d107      	bne.n	80082ee <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80082de:	4b41      	ldr	r3, [pc, #260]	@ (80083e4 <HAL_RCC_ClockConfig+0x1c8>)
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d109      	bne.n	80082fe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80082ea:	2301      	movs	r3, #1
 80082ec:	e073      	b.n	80083d6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80082ee:	4b3d      	ldr	r3, [pc, #244]	@ (80083e4 <HAL_RCC_ClockConfig+0x1c8>)
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	f003 0302 	and.w	r3, r3, #2
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d101      	bne.n	80082fe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80082fa:	2301      	movs	r3, #1
 80082fc:	e06b      	b.n	80083d6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80082fe:	4b39      	ldr	r3, [pc, #228]	@ (80083e4 <HAL_RCC_ClockConfig+0x1c8>)
 8008300:	689b      	ldr	r3, [r3, #8]
 8008302:	f023 0203 	bic.w	r2, r3, #3
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	685b      	ldr	r3, [r3, #4]
 800830a:	4936      	ldr	r1, [pc, #216]	@ (80083e4 <HAL_RCC_ClockConfig+0x1c8>)
 800830c:	4313      	orrs	r3, r2
 800830e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008310:	f7fa feb6 	bl	8003080 <HAL_GetTick>
 8008314:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008316:	e00a      	b.n	800832e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008318:	f7fa feb2 	bl	8003080 <HAL_GetTick>
 800831c:	4602      	mov	r2, r0
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	1ad3      	subs	r3, r2, r3
 8008322:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008326:	4293      	cmp	r3, r2
 8008328:	d901      	bls.n	800832e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800832a:	2303      	movs	r3, #3
 800832c:	e053      	b.n	80083d6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800832e:	4b2d      	ldr	r3, [pc, #180]	@ (80083e4 <HAL_RCC_ClockConfig+0x1c8>)
 8008330:	689b      	ldr	r3, [r3, #8]
 8008332:	f003 020c 	and.w	r2, r3, #12
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	685b      	ldr	r3, [r3, #4]
 800833a:	009b      	lsls	r3, r3, #2
 800833c:	429a      	cmp	r2, r3
 800833e:	d1eb      	bne.n	8008318 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008340:	4b27      	ldr	r3, [pc, #156]	@ (80083e0 <HAL_RCC_ClockConfig+0x1c4>)
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	f003 030f 	and.w	r3, r3, #15
 8008348:	683a      	ldr	r2, [r7, #0]
 800834a:	429a      	cmp	r2, r3
 800834c:	d210      	bcs.n	8008370 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800834e:	4b24      	ldr	r3, [pc, #144]	@ (80083e0 <HAL_RCC_ClockConfig+0x1c4>)
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	f023 020f 	bic.w	r2, r3, #15
 8008356:	4922      	ldr	r1, [pc, #136]	@ (80083e0 <HAL_RCC_ClockConfig+0x1c4>)
 8008358:	683b      	ldr	r3, [r7, #0]
 800835a:	4313      	orrs	r3, r2
 800835c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800835e:	4b20      	ldr	r3, [pc, #128]	@ (80083e0 <HAL_RCC_ClockConfig+0x1c4>)
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	f003 030f 	and.w	r3, r3, #15
 8008366:	683a      	ldr	r2, [r7, #0]
 8008368:	429a      	cmp	r2, r3
 800836a:	d001      	beq.n	8008370 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800836c:	2301      	movs	r3, #1
 800836e:	e032      	b.n	80083d6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	f003 0304 	and.w	r3, r3, #4
 8008378:	2b00      	cmp	r3, #0
 800837a:	d008      	beq.n	800838e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800837c:	4b19      	ldr	r3, [pc, #100]	@ (80083e4 <HAL_RCC_ClockConfig+0x1c8>)
 800837e:	689b      	ldr	r3, [r3, #8]
 8008380:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	68db      	ldr	r3, [r3, #12]
 8008388:	4916      	ldr	r1, [pc, #88]	@ (80083e4 <HAL_RCC_ClockConfig+0x1c8>)
 800838a:	4313      	orrs	r3, r2
 800838c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	f003 0308 	and.w	r3, r3, #8
 8008396:	2b00      	cmp	r3, #0
 8008398:	d009      	beq.n	80083ae <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800839a:	4b12      	ldr	r3, [pc, #72]	@ (80083e4 <HAL_RCC_ClockConfig+0x1c8>)
 800839c:	689b      	ldr	r3, [r3, #8]
 800839e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	691b      	ldr	r3, [r3, #16]
 80083a6:	00db      	lsls	r3, r3, #3
 80083a8:	490e      	ldr	r1, [pc, #56]	@ (80083e4 <HAL_RCC_ClockConfig+0x1c8>)
 80083aa:	4313      	orrs	r3, r2
 80083ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80083ae:	f000 f821 	bl	80083f4 <HAL_RCC_GetSysClockFreq>
 80083b2:	4602      	mov	r2, r0
 80083b4:	4b0b      	ldr	r3, [pc, #44]	@ (80083e4 <HAL_RCC_ClockConfig+0x1c8>)
 80083b6:	689b      	ldr	r3, [r3, #8]
 80083b8:	091b      	lsrs	r3, r3, #4
 80083ba:	f003 030f 	and.w	r3, r3, #15
 80083be:	490a      	ldr	r1, [pc, #40]	@ (80083e8 <HAL_RCC_ClockConfig+0x1cc>)
 80083c0:	5ccb      	ldrb	r3, [r1, r3]
 80083c2:	fa22 f303 	lsr.w	r3, r2, r3
 80083c6:	4a09      	ldr	r2, [pc, #36]	@ (80083ec <HAL_RCC_ClockConfig+0x1d0>)
 80083c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80083ca:	4b09      	ldr	r3, [pc, #36]	@ (80083f0 <HAL_RCC_ClockConfig+0x1d4>)
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	4618      	mov	r0, r3
 80083d0:	f7fa fcf2 	bl	8002db8 <HAL_InitTick>

  return HAL_OK;
 80083d4:	2300      	movs	r3, #0
}
 80083d6:	4618      	mov	r0, r3
 80083d8:	3710      	adds	r7, #16
 80083da:	46bd      	mov	sp, r7
 80083dc:	bd80      	pop	{r7, pc}
 80083de:	bf00      	nop
 80083e0:	40023c00 	.word	0x40023c00
 80083e4:	40023800 	.word	0x40023800
 80083e8:	08014a08 	.word	0x08014a08
 80083ec:	20012000 	.word	0x20012000
 80083f0:	20012004 	.word	0x20012004

080083f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80083f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80083f8:	b090      	sub	sp, #64	@ 0x40
 80083fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80083fc:	2300      	movs	r3, #0
 80083fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8008400:	2300      	movs	r3, #0
 8008402:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008404:	2300      	movs	r3, #0
 8008406:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8008408:	2300      	movs	r3, #0
 800840a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800840c:	4b59      	ldr	r3, [pc, #356]	@ (8008574 <HAL_RCC_GetSysClockFreq+0x180>)
 800840e:	689b      	ldr	r3, [r3, #8]
 8008410:	f003 030c 	and.w	r3, r3, #12
 8008414:	2b08      	cmp	r3, #8
 8008416:	d00d      	beq.n	8008434 <HAL_RCC_GetSysClockFreq+0x40>
 8008418:	2b08      	cmp	r3, #8
 800841a:	f200 80a1 	bhi.w	8008560 <HAL_RCC_GetSysClockFreq+0x16c>
 800841e:	2b00      	cmp	r3, #0
 8008420:	d002      	beq.n	8008428 <HAL_RCC_GetSysClockFreq+0x34>
 8008422:	2b04      	cmp	r3, #4
 8008424:	d003      	beq.n	800842e <HAL_RCC_GetSysClockFreq+0x3a>
 8008426:	e09b      	b.n	8008560 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008428:	4b53      	ldr	r3, [pc, #332]	@ (8008578 <HAL_RCC_GetSysClockFreq+0x184>)
 800842a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800842c:	e09b      	b.n	8008566 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800842e:	4b53      	ldr	r3, [pc, #332]	@ (800857c <HAL_RCC_GetSysClockFreq+0x188>)
 8008430:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008432:	e098      	b.n	8008566 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008434:	4b4f      	ldr	r3, [pc, #316]	@ (8008574 <HAL_RCC_GetSysClockFreq+0x180>)
 8008436:	685b      	ldr	r3, [r3, #4]
 8008438:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800843c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800843e:	4b4d      	ldr	r3, [pc, #308]	@ (8008574 <HAL_RCC_GetSysClockFreq+0x180>)
 8008440:	685b      	ldr	r3, [r3, #4]
 8008442:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008446:	2b00      	cmp	r3, #0
 8008448:	d028      	beq.n	800849c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800844a:	4b4a      	ldr	r3, [pc, #296]	@ (8008574 <HAL_RCC_GetSysClockFreq+0x180>)
 800844c:	685b      	ldr	r3, [r3, #4]
 800844e:	099b      	lsrs	r3, r3, #6
 8008450:	2200      	movs	r2, #0
 8008452:	623b      	str	r3, [r7, #32]
 8008454:	627a      	str	r2, [r7, #36]	@ 0x24
 8008456:	6a3b      	ldr	r3, [r7, #32]
 8008458:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800845c:	2100      	movs	r1, #0
 800845e:	4b47      	ldr	r3, [pc, #284]	@ (800857c <HAL_RCC_GetSysClockFreq+0x188>)
 8008460:	fb03 f201 	mul.w	r2, r3, r1
 8008464:	2300      	movs	r3, #0
 8008466:	fb00 f303 	mul.w	r3, r0, r3
 800846a:	4413      	add	r3, r2
 800846c:	4a43      	ldr	r2, [pc, #268]	@ (800857c <HAL_RCC_GetSysClockFreq+0x188>)
 800846e:	fba0 1202 	umull	r1, r2, r0, r2
 8008472:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008474:	460a      	mov	r2, r1
 8008476:	62ba      	str	r2, [r7, #40]	@ 0x28
 8008478:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800847a:	4413      	add	r3, r2
 800847c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800847e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008480:	2200      	movs	r2, #0
 8008482:	61bb      	str	r3, [r7, #24]
 8008484:	61fa      	str	r2, [r7, #28]
 8008486:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800848a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800848e:	f7f7 febf 	bl	8000210 <__aeabi_uldivmod>
 8008492:	4602      	mov	r2, r0
 8008494:	460b      	mov	r3, r1
 8008496:	4613      	mov	r3, r2
 8008498:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800849a:	e053      	b.n	8008544 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800849c:	4b35      	ldr	r3, [pc, #212]	@ (8008574 <HAL_RCC_GetSysClockFreq+0x180>)
 800849e:	685b      	ldr	r3, [r3, #4]
 80084a0:	099b      	lsrs	r3, r3, #6
 80084a2:	2200      	movs	r2, #0
 80084a4:	613b      	str	r3, [r7, #16]
 80084a6:	617a      	str	r2, [r7, #20]
 80084a8:	693b      	ldr	r3, [r7, #16]
 80084aa:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80084ae:	f04f 0b00 	mov.w	fp, #0
 80084b2:	4652      	mov	r2, sl
 80084b4:	465b      	mov	r3, fp
 80084b6:	f04f 0000 	mov.w	r0, #0
 80084ba:	f04f 0100 	mov.w	r1, #0
 80084be:	0159      	lsls	r1, r3, #5
 80084c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80084c4:	0150      	lsls	r0, r2, #5
 80084c6:	4602      	mov	r2, r0
 80084c8:	460b      	mov	r3, r1
 80084ca:	ebb2 080a 	subs.w	r8, r2, sl
 80084ce:	eb63 090b 	sbc.w	r9, r3, fp
 80084d2:	f04f 0200 	mov.w	r2, #0
 80084d6:	f04f 0300 	mov.w	r3, #0
 80084da:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80084de:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80084e2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80084e6:	ebb2 0408 	subs.w	r4, r2, r8
 80084ea:	eb63 0509 	sbc.w	r5, r3, r9
 80084ee:	f04f 0200 	mov.w	r2, #0
 80084f2:	f04f 0300 	mov.w	r3, #0
 80084f6:	00eb      	lsls	r3, r5, #3
 80084f8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80084fc:	00e2      	lsls	r2, r4, #3
 80084fe:	4614      	mov	r4, r2
 8008500:	461d      	mov	r5, r3
 8008502:	eb14 030a 	adds.w	r3, r4, sl
 8008506:	603b      	str	r3, [r7, #0]
 8008508:	eb45 030b 	adc.w	r3, r5, fp
 800850c:	607b      	str	r3, [r7, #4]
 800850e:	f04f 0200 	mov.w	r2, #0
 8008512:	f04f 0300 	mov.w	r3, #0
 8008516:	e9d7 4500 	ldrd	r4, r5, [r7]
 800851a:	4629      	mov	r1, r5
 800851c:	028b      	lsls	r3, r1, #10
 800851e:	4621      	mov	r1, r4
 8008520:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008524:	4621      	mov	r1, r4
 8008526:	028a      	lsls	r2, r1, #10
 8008528:	4610      	mov	r0, r2
 800852a:	4619      	mov	r1, r3
 800852c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800852e:	2200      	movs	r2, #0
 8008530:	60bb      	str	r3, [r7, #8]
 8008532:	60fa      	str	r2, [r7, #12]
 8008534:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008538:	f7f7 fe6a 	bl	8000210 <__aeabi_uldivmod>
 800853c:	4602      	mov	r2, r0
 800853e:	460b      	mov	r3, r1
 8008540:	4613      	mov	r3, r2
 8008542:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8008544:	4b0b      	ldr	r3, [pc, #44]	@ (8008574 <HAL_RCC_GetSysClockFreq+0x180>)
 8008546:	685b      	ldr	r3, [r3, #4]
 8008548:	0c1b      	lsrs	r3, r3, #16
 800854a:	f003 0303 	and.w	r3, r3, #3
 800854e:	3301      	adds	r3, #1
 8008550:	005b      	lsls	r3, r3, #1
 8008552:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8008554:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008558:	fbb2 f3f3 	udiv	r3, r2, r3
 800855c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800855e:	e002      	b.n	8008566 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008560:	4b05      	ldr	r3, [pc, #20]	@ (8008578 <HAL_RCC_GetSysClockFreq+0x184>)
 8008562:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008564:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008566:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8008568:	4618      	mov	r0, r3
 800856a:	3740      	adds	r7, #64	@ 0x40
 800856c:	46bd      	mov	sp, r7
 800856e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008572:	bf00      	nop
 8008574:	40023800 	.word	0x40023800
 8008578:	00f42400 	.word	0x00f42400
 800857c:	017d7840 	.word	0x017d7840

08008580 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008580:	b480      	push	{r7}
 8008582:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008584:	4b03      	ldr	r3, [pc, #12]	@ (8008594 <HAL_RCC_GetHCLKFreq+0x14>)
 8008586:	681b      	ldr	r3, [r3, #0]
}
 8008588:	4618      	mov	r0, r3
 800858a:	46bd      	mov	sp, r7
 800858c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008590:	4770      	bx	lr
 8008592:	bf00      	nop
 8008594:	20012000 	.word	0x20012000

08008598 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008598:	b580      	push	{r7, lr}
 800859a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800859c:	f7ff fff0 	bl	8008580 <HAL_RCC_GetHCLKFreq>
 80085a0:	4602      	mov	r2, r0
 80085a2:	4b05      	ldr	r3, [pc, #20]	@ (80085b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80085a4:	689b      	ldr	r3, [r3, #8]
 80085a6:	0a9b      	lsrs	r3, r3, #10
 80085a8:	f003 0307 	and.w	r3, r3, #7
 80085ac:	4903      	ldr	r1, [pc, #12]	@ (80085bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80085ae:	5ccb      	ldrb	r3, [r1, r3]
 80085b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80085b4:	4618      	mov	r0, r3
 80085b6:	bd80      	pop	{r7, pc}
 80085b8:	40023800 	.word	0x40023800
 80085bc:	08014a18 	.word	0x08014a18

080085c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80085c0:	b580      	push	{r7, lr}
 80085c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80085c4:	f7ff ffdc 	bl	8008580 <HAL_RCC_GetHCLKFreq>
 80085c8:	4602      	mov	r2, r0
 80085ca:	4b05      	ldr	r3, [pc, #20]	@ (80085e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80085cc:	689b      	ldr	r3, [r3, #8]
 80085ce:	0b5b      	lsrs	r3, r3, #13
 80085d0:	f003 0307 	and.w	r3, r3, #7
 80085d4:	4903      	ldr	r1, [pc, #12]	@ (80085e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80085d6:	5ccb      	ldrb	r3, [r1, r3]
 80085d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80085dc:	4618      	mov	r0, r3
 80085de:	bd80      	pop	{r7, pc}
 80085e0:	40023800 	.word	0x40023800
 80085e4:	08014a18 	.word	0x08014a18

080085e8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80085e8:	b480      	push	{r7}
 80085ea:	b083      	sub	sp, #12
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]
 80085f0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	220f      	movs	r2, #15
 80085f6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80085f8:	4b12      	ldr	r3, [pc, #72]	@ (8008644 <HAL_RCC_GetClockConfig+0x5c>)
 80085fa:	689b      	ldr	r3, [r3, #8]
 80085fc:	f003 0203 	and.w	r2, r3, #3
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8008604:	4b0f      	ldr	r3, [pc, #60]	@ (8008644 <HAL_RCC_GetClockConfig+0x5c>)
 8008606:	689b      	ldr	r3, [r3, #8]
 8008608:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8008610:	4b0c      	ldr	r3, [pc, #48]	@ (8008644 <HAL_RCC_GetClockConfig+0x5c>)
 8008612:	689b      	ldr	r3, [r3, #8]
 8008614:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800861c:	4b09      	ldr	r3, [pc, #36]	@ (8008644 <HAL_RCC_GetClockConfig+0x5c>)
 800861e:	689b      	ldr	r3, [r3, #8]
 8008620:	08db      	lsrs	r3, r3, #3
 8008622:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800862a:	4b07      	ldr	r3, [pc, #28]	@ (8008648 <HAL_RCC_GetClockConfig+0x60>)
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	f003 020f 	and.w	r2, r3, #15
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	601a      	str	r2, [r3, #0]
}
 8008636:	bf00      	nop
 8008638:	370c      	adds	r7, #12
 800863a:	46bd      	mov	sp, r7
 800863c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008640:	4770      	bx	lr
 8008642:	bf00      	nop
 8008644:	40023800 	.word	0x40023800
 8008648:	40023c00 	.word	0x40023c00

0800864c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800864c:	b580      	push	{r7, lr}
 800864e:	b088      	sub	sp, #32
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8008654:	2300      	movs	r3, #0
 8008656:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8008658:	2300      	movs	r3, #0
 800865a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800865c:	2300      	movs	r3, #0
 800865e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8008660:	2300      	movs	r3, #0
 8008662:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8008664:	2300      	movs	r3, #0
 8008666:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	f003 0301 	and.w	r3, r3, #1
 8008670:	2b00      	cmp	r3, #0
 8008672:	d012      	beq.n	800869a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008674:	4b69      	ldr	r3, [pc, #420]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008676:	689b      	ldr	r3, [r3, #8]
 8008678:	4a68      	ldr	r2, [pc, #416]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800867a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800867e:	6093      	str	r3, [r2, #8]
 8008680:	4b66      	ldr	r3, [pc, #408]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008682:	689a      	ldr	r2, [r3, #8]
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008688:	4964      	ldr	r1, [pc, #400]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800868a:	4313      	orrs	r3, r2
 800868c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008692:	2b00      	cmp	r3, #0
 8008694:	d101      	bne.n	800869a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8008696:	2301      	movs	r3, #1
 8008698:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d017      	beq.n	80086d6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80086a6:	4b5d      	ldr	r3, [pc, #372]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80086a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80086ac:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086b4:	4959      	ldr	r1, [pc, #356]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80086b6:	4313      	orrs	r3, r2
 80086b8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086c0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80086c4:	d101      	bne.n	80086ca <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80086c6:	2301      	movs	r3, #1
 80086c8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d101      	bne.n	80086d6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80086d2:	2301      	movs	r3, #1
 80086d4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d017      	beq.n	8008712 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80086e2:	4b4e      	ldr	r3, [pc, #312]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80086e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80086e8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086f0:	494a      	ldr	r1, [pc, #296]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80086f2:	4313      	orrs	r3, r2
 80086f4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086fc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008700:	d101      	bne.n	8008706 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8008702:	2301      	movs	r3, #1
 8008704:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800870a:	2b00      	cmp	r3, #0
 800870c:	d101      	bne.n	8008712 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800870e:	2301      	movs	r3, #1
 8008710:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800871a:	2b00      	cmp	r3, #0
 800871c:	d001      	beq.n	8008722 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800871e:	2301      	movs	r3, #1
 8008720:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	f003 0320 	and.w	r3, r3, #32
 800872a:	2b00      	cmp	r3, #0
 800872c:	f000 808b 	beq.w	8008846 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008730:	4b3a      	ldr	r3, [pc, #232]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008732:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008734:	4a39      	ldr	r2, [pc, #228]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008736:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800873a:	6413      	str	r3, [r2, #64]	@ 0x40
 800873c:	4b37      	ldr	r3, [pc, #220]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800873e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008740:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008744:	60bb      	str	r3, [r7, #8]
 8008746:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008748:	4b35      	ldr	r3, [pc, #212]	@ (8008820 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	4a34      	ldr	r2, [pc, #208]	@ (8008820 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800874e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008752:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008754:	f7fa fc94 	bl	8003080 <HAL_GetTick>
 8008758:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800875a:	e008      	b.n	800876e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800875c:	f7fa fc90 	bl	8003080 <HAL_GetTick>
 8008760:	4602      	mov	r2, r0
 8008762:	697b      	ldr	r3, [r7, #20]
 8008764:	1ad3      	subs	r3, r2, r3
 8008766:	2b64      	cmp	r3, #100	@ 0x64
 8008768:	d901      	bls.n	800876e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800876a:	2303      	movs	r3, #3
 800876c:	e357      	b.n	8008e1e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800876e:	4b2c      	ldr	r3, [pc, #176]	@ (8008820 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008776:	2b00      	cmp	r3, #0
 8008778:	d0f0      	beq.n	800875c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800877a:	4b28      	ldr	r3, [pc, #160]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800877c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800877e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008782:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008784:	693b      	ldr	r3, [r7, #16]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d035      	beq.n	80087f6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800878e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008792:	693a      	ldr	r2, [r7, #16]
 8008794:	429a      	cmp	r2, r3
 8008796:	d02e      	beq.n	80087f6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008798:	4b20      	ldr	r3, [pc, #128]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800879a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800879c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80087a0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80087a2:	4b1e      	ldr	r3, [pc, #120]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80087a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80087a6:	4a1d      	ldr	r2, [pc, #116]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80087a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80087ac:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80087ae:	4b1b      	ldr	r3, [pc, #108]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80087b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80087b2:	4a1a      	ldr	r2, [pc, #104]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80087b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80087b8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80087ba:	4a18      	ldr	r2, [pc, #96]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80087bc:	693b      	ldr	r3, [r7, #16]
 80087be:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80087c0:	4b16      	ldr	r3, [pc, #88]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80087c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80087c4:	f003 0301 	and.w	r3, r3, #1
 80087c8:	2b01      	cmp	r3, #1
 80087ca:	d114      	bne.n	80087f6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80087cc:	f7fa fc58 	bl	8003080 <HAL_GetTick>
 80087d0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80087d2:	e00a      	b.n	80087ea <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80087d4:	f7fa fc54 	bl	8003080 <HAL_GetTick>
 80087d8:	4602      	mov	r2, r0
 80087da:	697b      	ldr	r3, [r7, #20]
 80087dc:	1ad3      	subs	r3, r2, r3
 80087de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80087e2:	4293      	cmp	r3, r2
 80087e4:	d901      	bls.n	80087ea <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80087e6:	2303      	movs	r3, #3
 80087e8:	e319      	b.n	8008e1e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80087ea:	4b0c      	ldr	r3, [pc, #48]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80087ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80087ee:	f003 0302 	and.w	r3, r3, #2
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d0ee      	beq.n	80087d4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80087fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008802:	d111      	bne.n	8008828 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8008804:	4b05      	ldr	r3, [pc, #20]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008806:	689b      	ldr	r3, [r3, #8]
 8008808:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8008810:	4b04      	ldr	r3, [pc, #16]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8008812:	400b      	ands	r3, r1
 8008814:	4901      	ldr	r1, [pc, #4]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008816:	4313      	orrs	r3, r2
 8008818:	608b      	str	r3, [r1, #8]
 800881a:	e00b      	b.n	8008834 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800881c:	40023800 	.word	0x40023800
 8008820:	40007000 	.word	0x40007000
 8008824:	0ffffcff 	.word	0x0ffffcff
 8008828:	4baa      	ldr	r3, [pc, #680]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800882a:	689b      	ldr	r3, [r3, #8]
 800882c:	4aa9      	ldr	r2, [pc, #676]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800882e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8008832:	6093      	str	r3, [r2, #8]
 8008834:	4ba7      	ldr	r3, [pc, #668]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008836:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800883c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008840:	49a4      	ldr	r1, [pc, #656]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008842:	4313      	orrs	r3, r2
 8008844:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	f003 0310 	and.w	r3, r3, #16
 800884e:	2b00      	cmp	r3, #0
 8008850:	d010      	beq.n	8008874 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008852:	4ba0      	ldr	r3, [pc, #640]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008854:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008858:	4a9e      	ldr	r2, [pc, #632]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800885a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800885e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8008862:	4b9c      	ldr	r3, [pc, #624]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008864:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800886c:	4999      	ldr	r1, [pc, #612]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800886e:	4313      	orrs	r3, r2
 8008870:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800887c:	2b00      	cmp	r3, #0
 800887e:	d00a      	beq.n	8008896 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008880:	4b94      	ldr	r3, [pc, #592]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008882:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008886:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800888e:	4991      	ldr	r1, [pc, #580]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008890:	4313      	orrs	r3, r2
 8008892:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d00a      	beq.n	80088b8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80088a2:	4b8c      	ldr	r3, [pc, #560]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80088a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088a8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80088b0:	4988      	ldr	r1, [pc, #544]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80088b2:	4313      	orrs	r3, r2
 80088b4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d00a      	beq.n	80088da <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80088c4:	4b83      	ldr	r3, [pc, #524]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80088c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088ca:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80088d2:	4980      	ldr	r1, [pc, #512]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80088d4:	4313      	orrs	r3, r2
 80088d6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d00a      	beq.n	80088fc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80088e6:	4b7b      	ldr	r3, [pc, #492]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80088e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088ec:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80088f4:	4977      	ldr	r1, [pc, #476]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80088f6:	4313      	orrs	r3, r2
 80088f8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008904:	2b00      	cmp	r3, #0
 8008906:	d00a      	beq.n	800891e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008908:	4b72      	ldr	r3, [pc, #456]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800890a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800890e:	f023 0203 	bic.w	r2, r3, #3
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008916:	496f      	ldr	r1, [pc, #444]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008918:	4313      	orrs	r3, r2
 800891a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008926:	2b00      	cmp	r3, #0
 8008928:	d00a      	beq.n	8008940 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800892a:	4b6a      	ldr	r3, [pc, #424]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800892c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008930:	f023 020c 	bic.w	r2, r3, #12
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008938:	4966      	ldr	r1, [pc, #408]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800893a:	4313      	orrs	r3, r2
 800893c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008948:	2b00      	cmp	r3, #0
 800894a:	d00a      	beq.n	8008962 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800894c:	4b61      	ldr	r3, [pc, #388]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800894e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008952:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800895a:	495e      	ldr	r1, [pc, #376]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800895c:	4313      	orrs	r3, r2
 800895e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800896a:	2b00      	cmp	r3, #0
 800896c:	d00a      	beq.n	8008984 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800896e:	4b59      	ldr	r3, [pc, #356]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008970:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008974:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800897c:	4955      	ldr	r1, [pc, #340]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800897e:	4313      	orrs	r3, r2
 8008980:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800898c:	2b00      	cmp	r3, #0
 800898e:	d00a      	beq.n	80089a6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008990:	4b50      	ldr	r3, [pc, #320]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008992:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008996:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800899e:	494d      	ldr	r1, [pc, #308]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80089a0:	4313      	orrs	r3, r2
 80089a2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d00a      	beq.n	80089c8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80089b2:	4b48      	ldr	r3, [pc, #288]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80089b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089b8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80089c0:	4944      	ldr	r1, [pc, #272]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80089c2:	4313      	orrs	r3, r2
 80089c4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d00a      	beq.n	80089ea <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80089d4:	4b3f      	ldr	r3, [pc, #252]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80089d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089da:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80089e2:	493c      	ldr	r1, [pc, #240]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80089e4:	4313      	orrs	r3, r2
 80089e6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d00a      	beq.n	8008a0c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80089f6:	4b37      	ldr	r3, [pc, #220]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80089f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089fc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a04:	4933      	ldr	r1, [pc, #204]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008a06:	4313      	orrs	r3, r2
 8008a08:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d00a      	beq.n	8008a2e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008a18:	4b2e      	ldr	r3, [pc, #184]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008a1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a1e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008a26:	492b      	ldr	r1, [pc, #172]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008a28:	4313      	orrs	r3, r2
 8008a2a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d011      	beq.n	8008a5e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8008a3a:	4b26      	ldr	r3, [pc, #152]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008a3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a40:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008a48:	4922      	ldr	r1, [pc, #136]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008a4a:	4313      	orrs	r3, r2
 8008a4c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008a54:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008a58:	d101      	bne.n	8008a5e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8008a5a:	2301      	movs	r3, #1
 8008a5c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	f003 0308 	and.w	r3, r3, #8
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d001      	beq.n	8008a6e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8008a6a:	2301      	movs	r3, #1
 8008a6c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d00a      	beq.n	8008a90 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008a7a:	4b16      	ldr	r3, [pc, #88]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008a7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a80:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008a88:	4912      	ldr	r1, [pc, #72]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008a8a:	4313      	orrs	r3, r2
 8008a8c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d00b      	beq.n	8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8008a9c:	4b0d      	ldr	r3, [pc, #52]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008a9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008aa2:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008aac:	4909      	ldr	r1, [pc, #36]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008aae:	4313      	orrs	r3, r2
 8008ab0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008ab4:	69fb      	ldr	r3, [r7, #28]
 8008ab6:	2b01      	cmp	r3, #1
 8008ab8:	d006      	beq.n	8008ac8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	f000 80d9 	beq.w	8008c7a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008ac8:	4b02      	ldr	r3, [pc, #8]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	4a01      	ldr	r2, [pc, #4]	@ (8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008ace:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008ad2:	e001      	b.n	8008ad8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8008ad4:	40023800 	.word	0x40023800
 8008ad8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008ada:	f7fa fad1 	bl	8003080 <HAL_GetTick>
 8008ade:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008ae0:	e008      	b.n	8008af4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008ae2:	f7fa facd 	bl	8003080 <HAL_GetTick>
 8008ae6:	4602      	mov	r2, r0
 8008ae8:	697b      	ldr	r3, [r7, #20]
 8008aea:	1ad3      	subs	r3, r2, r3
 8008aec:	2b64      	cmp	r3, #100	@ 0x64
 8008aee:	d901      	bls.n	8008af4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008af0:	2303      	movs	r3, #3
 8008af2:	e194      	b.n	8008e1e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008af4:	4b6c      	ldr	r3, [pc, #432]	@ (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d1f0      	bne.n	8008ae2 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	f003 0301 	and.w	r3, r3, #1
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d021      	beq.n	8008b50 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d11d      	bne.n	8008b50 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008b14:	4b64      	ldr	r3, [pc, #400]	@ (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008b16:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008b1a:	0c1b      	lsrs	r3, r3, #16
 8008b1c:	f003 0303 	and.w	r3, r3, #3
 8008b20:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008b22:	4b61      	ldr	r3, [pc, #388]	@ (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008b24:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008b28:	0e1b      	lsrs	r3, r3, #24
 8008b2a:	f003 030f 	and.w	r3, r3, #15
 8008b2e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	685b      	ldr	r3, [r3, #4]
 8008b34:	019a      	lsls	r2, r3, #6
 8008b36:	693b      	ldr	r3, [r7, #16]
 8008b38:	041b      	lsls	r3, r3, #16
 8008b3a:	431a      	orrs	r2, r3
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	061b      	lsls	r3, r3, #24
 8008b40:	431a      	orrs	r2, r3
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	689b      	ldr	r3, [r3, #8]
 8008b46:	071b      	lsls	r3, r3, #28
 8008b48:	4957      	ldr	r1, [pc, #348]	@ (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008b4a:	4313      	orrs	r3, r2
 8008b4c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d004      	beq.n	8008b66 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b60:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008b64:	d00a      	beq.n	8008b7c <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d02e      	beq.n	8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b76:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008b7a:	d129      	bne.n	8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008b7c:	4b4a      	ldr	r3, [pc, #296]	@ (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008b7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008b82:	0c1b      	lsrs	r3, r3, #16
 8008b84:	f003 0303 	and.w	r3, r3, #3
 8008b88:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008b8a:	4b47      	ldr	r3, [pc, #284]	@ (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008b8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008b90:	0f1b      	lsrs	r3, r3, #28
 8008b92:	f003 0307 	and.w	r3, r3, #7
 8008b96:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	685b      	ldr	r3, [r3, #4]
 8008b9c:	019a      	lsls	r2, r3, #6
 8008b9e:	693b      	ldr	r3, [r7, #16]
 8008ba0:	041b      	lsls	r3, r3, #16
 8008ba2:	431a      	orrs	r2, r3
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	68db      	ldr	r3, [r3, #12]
 8008ba8:	061b      	lsls	r3, r3, #24
 8008baa:	431a      	orrs	r2, r3
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	071b      	lsls	r3, r3, #28
 8008bb0:	493d      	ldr	r1, [pc, #244]	@ (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008bb2:	4313      	orrs	r3, r2
 8008bb4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8008bb8:	4b3b      	ldr	r3, [pc, #236]	@ (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008bba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008bbe:	f023 021f 	bic.w	r2, r3, #31
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bc6:	3b01      	subs	r3, #1
 8008bc8:	4937      	ldr	r1, [pc, #220]	@ (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008bca:	4313      	orrs	r3, r2
 8008bcc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d01d      	beq.n	8008c18 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008bdc:	4b32      	ldr	r3, [pc, #200]	@ (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008bde:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008be2:	0e1b      	lsrs	r3, r3, #24
 8008be4:	f003 030f 	and.w	r3, r3, #15
 8008be8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008bea:	4b2f      	ldr	r3, [pc, #188]	@ (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008bec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008bf0:	0f1b      	lsrs	r3, r3, #28
 8008bf2:	f003 0307 	and.w	r3, r3, #7
 8008bf6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	685b      	ldr	r3, [r3, #4]
 8008bfc:	019a      	lsls	r2, r3, #6
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	691b      	ldr	r3, [r3, #16]
 8008c02:	041b      	lsls	r3, r3, #16
 8008c04:	431a      	orrs	r2, r3
 8008c06:	693b      	ldr	r3, [r7, #16]
 8008c08:	061b      	lsls	r3, r3, #24
 8008c0a:	431a      	orrs	r2, r3
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	071b      	lsls	r3, r3, #28
 8008c10:	4925      	ldr	r1, [pc, #148]	@ (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008c12:	4313      	orrs	r3, r2
 8008c14:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d011      	beq.n	8008c48 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	685b      	ldr	r3, [r3, #4]
 8008c28:	019a      	lsls	r2, r3, #6
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	691b      	ldr	r3, [r3, #16]
 8008c2e:	041b      	lsls	r3, r3, #16
 8008c30:	431a      	orrs	r2, r3
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	68db      	ldr	r3, [r3, #12]
 8008c36:	061b      	lsls	r3, r3, #24
 8008c38:	431a      	orrs	r2, r3
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	689b      	ldr	r3, [r3, #8]
 8008c3e:	071b      	lsls	r3, r3, #28
 8008c40:	4919      	ldr	r1, [pc, #100]	@ (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008c42:	4313      	orrs	r3, r2
 8008c44:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008c48:	4b17      	ldr	r3, [pc, #92]	@ (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	4a16      	ldr	r2, [pc, #88]	@ (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008c4e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008c52:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008c54:	f7fa fa14 	bl	8003080 <HAL_GetTick>
 8008c58:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008c5a:	e008      	b.n	8008c6e <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008c5c:	f7fa fa10 	bl	8003080 <HAL_GetTick>
 8008c60:	4602      	mov	r2, r0
 8008c62:	697b      	ldr	r3, [r7, #20]
 8008c64:	1ad3      	subs	r3, r2, r3
 8008c66:	2b64      	cmp	r3, #100	@ 0x64
 8008c68:	d901      	bls.n	8008c6e <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008c6a:	2303      	movs	r3, #3
 8008c6c:	e0d7      	b.n	8008e1e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008c6e:	4b0e      	ldr	r3, [pc, #56]	@ (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d0f0      	beq.n	8008c5c <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8008c7a:	69bb      	ldr	r3, [r7, #24]
 8008c7c:	2b01      	cmp	r3, #1
 8008c7e:	f040 80cd 	bne.w	8008e1c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8008c82:	4b09      	ldr	r3, [pc, #36]	@ (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	4a08      	ldr	r2, [pc, #32]	@ (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008c88:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008c8c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008c8e:	f7fa f9f7 	bl	8003080 <HAL_GetTick>
 8008c92:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008c94:	e00a      	b.n	8008cac <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008c96:	f7fa f9f3 	bl	8003080 <HAL_GetTick>
 8008c9a:	4602      	mov	r2, r0
 8008c9c:	697b      	ldr	r3, [r7, #20]
 8008c9e:	1ad3      	subs	r3, r2, r3
 8008ca0:	2b64      	cmp	r3, #100	@ 0x64
 8008ca2:	d903      	bls.n	8008cac <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008ca4:	2303      	movs	r3, #3
 8008ca6:	e0ba      	b.n	8008e1e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8008ca8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008cac:	4b5e      	ldr	r3, [pc, #376]	@ (8008e28 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008cb4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008cb8:	d0ed      	beq.n	8008c96 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d003      	beq.n	8008cce <HAL_RCCEx_PeriphCLKConfig+0x682>
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d009      	beq.n	8008ce2 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d02e      	beq.n	8008d38 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d12a      	bne.n	8008d38 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008ce2:	4b51      	ldr	r3, [pc, #324]	@ (8008e28 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008ce4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ce8:	0c1b      	lsrs	r3, r3, #16
 8008cea:	f003 0303 	and.w	r3, r3, #3
 8008cee:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008cf0:	4b4d      	ldr	r3, [pc, #308]	@ (8008e28 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008cf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008cf6:	0f1b      	lsrs	r3, r3, #28
 8008cf8:	f003 0307 	and.w	r3, r3, #7
 8008cfc:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	695b      	ldr	r3, [r3, #20]
 8008d02:	019a      	lsls	r2, r3, #6
 8008d04:	693b      	ldr	r3, [r7, #16]
 8008d06:	041b      	lsls	r3, r3, #16
 8008d08:	431a      	orrs	r2, r3
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	699b      	ldr	r3, [r3, #24]
 8008d0e:	061b      	lsls	r3, r3, #24
 8008d10:	431a      	orrs	r2, r3
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	071b      	lsls	r3, r3, #28
 8008d16:	4944      	ldr	r1, [pc, #272]	@ (8008e28 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008d18:	4313      	orrs	r3, r2
 8008d1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8008d1e:	4b42      	ldr	r3, [pc, #264]	@ (8008e28 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008d20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008d24:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d2c:	3b01      	subs	r3, #1
 8008d2e:	021b      	lsls	r3, r3, #8
 8008d30:	493d      	ldr	r1, [pc, #244]	@ (8008e28 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008d32:	4313      	orrs	r3, r2
 8008d34:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d022      	beq.n	8008d8a <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008d48:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d4c:	d11d      	bne.n	8008d8a <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008d4e:	4b36      	ldr	r3, [pc, #216]	@ (8008e28 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008d50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d54:	0e1b      	lsrs	r3, r3, #24
 8008d56:	f003 030f 	and.w	r3, r3, #15
 8008d5a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008d5c:	4b32      	ldr	r3, [pc, #200]	@ (8008e28 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008d5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d62:	0f1b      	lsrs	r3, r3, #28
 8008d64:	f003 0307 	and.w	r3, r3, #7
 8008d68:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	695b      	ldr	r3, [r3, #20]
 8008d6e:	019a      	lsls	r2, r3, #6
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	6a1b      	ldr	r3, [r3, #32]
 8008d74:	041b      	lsls	r3, r3, #16
 8008d76:	431a      	orrs	r2, r3
 8008d78:	693b      	ldr	r3, [r7, #16]
 8008d7a:	061b      	lsls	r3, r3, #24
 8008d7c:	431a      	orrs	r2, r3
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	071b      	lsls	r3, r3, #28
 8008d82:	4929      	ldr	r1, [pc, #164]	@ (8008e28 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008d84:	4313      	orrs	r3, r2
 8008d86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	f003 0308 	and.w	r3, r3, #8
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d028      	beq.n	8008de8 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008d96:	4b24      	ldr	r3, [pc, #144]	@ (8008e28 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008d98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d9c:	0e1b      	lsrs	r3, r3, #24
 8008d9e:	f003 030f 	and.w	r3, r3, #15
 8008da2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008da4:	4b20      	ldr	r3, [pc, #128]	@ (8008e28 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008da6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008daa:	0c1b      	lsrs	r3, r3, #16
 8008dac:	f003 0303 	and.w	r3, r3, #3
 8008db0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	695b      	ldr	r3, [r3, #20]
 8008db6:	019a      	lsls	r2, r3, #6
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	041b      	lsls	r3, r3, #16
 8008dbc:	431a      	orrs	r2, r3
 8008dbe:	693b      	ldr	r3, [r7, #16]
 8008dc0:	061b      	lsls	r3, r3, #24
 8008dc2:	431a      	orrs	r2, r3
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	69db      	ldr	r3, [r3, #28]
 8008dc8:	071b      	lsls	r3, r3, #28
 8008dca:	4917      	ldr	r1, [pc, #92]	@ (8008e28 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008dcc:	4313      	orrs	r3, r2
 8008dce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8008dd2:	4b15      	ldr	r3, [pc, #84]	@ (8008e28 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008dd4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008dd8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008de0:	4911      	ldr	r1, [pc, #68]	@ (8008e28 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008de2:	4313      	orrs	r3, r2
 8008de4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8008de8:	4b0f      	ldr	r3, [pc, #60]	@ (8008e28 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	4a0e      	ldr	r2, [pc, #56]	@ (8008e28 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008dee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008df2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008df4:	f7fa f944 	bl	8003080 <HAL_GetTick>
 8008df8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008dfa:	e008      	b.n	8008e0e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008dfc:	f7fa f940 	bl	8003080 <HAL_GetTick>
 8008e00:	4602      	mov	r2, r0
 8008e02:	697b      	ldr	r3, [r7, #20]
 8008e04:	1ad3      	subs	r3, r2, r3
 8008e06:	2b64      	cmp	r3, #100	@ 0x64
 8008e08:	d901      	bls.n	8008e0e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008e0a:	2303      	movs	r3, #3
 8008e0c:	e007      	b.n	8008e1e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008e0e:	4b06      	ldr	r3, [pc, #24]	@ (8008e28 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008e16:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008e1a:	d1ef      	bne.n	8008dfc <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8008e1c:	2300      	movs	r3, #0
}
 8008e1e:	4618      	mov	r0, r3
 8008e20:	3720      	adds	r7, #32
 8008e22:	46bd      	mov	sp, r7
 8008e24:	bd80      	pop	{r7, pc}
 8008e26:	bf00      	nop
 8008e28:	40023800 	.word	0x40023800

08008e2c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008e2c:	b480      	push	{r7}
 8008e2e:	b087      	sub	sp, #28
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8008e34:	2300      	movs	r3, #0
 8008e36:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 8008e38:	2300      	movs	r3, #0
 8008e3a:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 8008e40:	2300      	movs	r3, #0
 8008e42:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8008e4a:	f040 808d 	bne.w	8008f68 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  {
    saiclocksource = RCC->DCKCFGR1;
 8008e4e:	4b93      	ldr	r3, [pc, #588]	@ (800909c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008e50:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008e54:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 8008e56:	68bb      	ldr	r3, [r7, #8]
 8008e58:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8008e5c:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 8008e5e:	68bb      	ldr	r3, [r7, #8]
 8008e60:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008e64:	d07c      	beq.n	8008f60 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8008e66:	68bb      	ldr	r3, [r7, #8]
 8008e68:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008e6c:	d87b      	bhi.n	8008f66 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 8008e6e:	68bb      	ldr	r3, [r7, #8]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d004      	beq.n	8008e7e <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 8008e74:	68bb      	ldr	r3, [r7, #8]
 8008e76:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008e7a:	d039      	beq.n	8008ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 8008e7c:	e073      	b.n	8008f66 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8008e7e:	4b87      	ldr	r3, [pc, #540]	@ (800909c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008e80:	685b      	ldr	r3, [r3, #4]
 8008e82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d108      	bne.n	8008e9c <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008e8a:	4b84      	ldr	r3, [pc, #528]	@ (800909c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008e8c:	685b      	ldr	r3, [r3, #4]
 8008e8e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008e92:	4a83      	ldr	r2, [pc, #524]	@ (80090a0 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8008e94:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e98:	613b      	str	r3, [r7, #16]
 8008e9a:	e007      	b.n	8008eac <HAL_RCCEx_GetPeriphCLKFreq+0x80>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8008e9c:	4b7f      	ldr	r3, [pc, #508]	@ (800909c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008e9e:	685b      	ldr	r3, [r3, #4]
 8008ea0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008ea4:	4a7f      	ldr	r2, [pc, #508]	@ (80090a4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8008ea6:	fbb2 f3f3 	udiv	r3, r2, r3
 8008eaa:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 8008eac:	4b7b      	ldr	r3, [pc, #492]	@ (800909c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008eae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008eb2:	0e1b      	lsrs	r3, r3, #24
 8008eb4:	f003 030f 	and.w	r3, r3, #15
 8008eb8:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 8008eba:	4b78      	ldr	r3, [pc, #480]	@ (800909c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008ebc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ec0:	099b      	lsrs	r3, r3, #6
 8008ec2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ec6:	693a      	ldr	r2, [r7, #16]
 8008ec8:	fb03 f202 	mul.w	r2, r3, r2
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ed2:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 8008ed4:	4b71      	ldr	r3, [pc, #452]	@ (800909c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008ed6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008eda:	0a1b      	lsrs	r3, r3, #8
 8008edc:	f003 031f 	and.w	r3, r3, #31
 8008ee0:	3301      	adds	r3, #1
 8008ee2:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8008ee4:	697a      	ldr	r2, [r7, #20]
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	fbb2 f3f3 	udiv	r3, r2, r3
 8008eec:	617b      	str	r3, [r7, #20]
        break;
 8008eee:	e03b      	b.n	8008f68 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8008ef0:	4b6a      	ldr	r3, [pc, #424]	@ (800909c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008ef2:	685b      	ldr	r3, [r3, #4]
 8008ef4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d108      	bne.n	8008f0e <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008efc:	4b67      	ldr	r3, [pc, #412]	@ (800909c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008efe:	685b      	ldr	r3, [r3, #4]
 8008f00:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008f04:	4a66      	ldr	r2, [pc, #408]	@ (80090a0 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8008f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f0a:	613b      	str	r3, [r7, #16]
 8008f0c:	e007      	b.n	8008f1e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8008f0e:	4b63      	ldr	r3, [pc, #396]	@ (800909c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008f10:	685b      	ldr	r3, [r3, #4]
 8008f12:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008f16:	4a63      	ldr	r2, [pc, #396]	@ (80090a4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8008f18:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f1c:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 8008f1e:	4b5f      	ldr	r3, [pc, #380]	@ (800909c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008f20:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008f24:	0e1b      	lsrs	r3, r3, #24
 8008f26:	f003 030f 	and.w	r3, r3, #15
 8008f2a:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 8008f2c:	4b5b      	ldr	r3, [pc, #364]	@ (800909c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008f2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008f32:	099b      	lsrs	r3, r3, #6
 8008f34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f38:	693a      	ldr	r2, [r7, #16]
 8008f3a:	fb03 f202 	mul.w	r2, r3, r2
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f44:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 8008f46:	4b55      	ldr	r3, [pc, #340]	@ (800909c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008f48:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008f4c:	f003 031f 	and.w	r3, r3, #31
 8008f50:	3301      	adds	r3, #1
 8008f52:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8008f54:	697a      	ldr	r2, [r7, #20]
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f5c:	617b      	str	r3, [r7, #20]
        break;
 8008f5e:	e003      	b.n	8008f68 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = EXTERNAL_CLOCK_VALUE;
 8008f60:	4b51      	ldr	r3, [pc, #324]	@ (80090a8 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8008f62:	617b      	str	r3, [r7, #20]
        break;
 8008f64:	e000      	b.n	8008f68 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        break;
 8008f66:	bf00      	nop
      }
    }
  }

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008f6e:	f040 808d 	bne.w	800908c <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  {
    saiclocksource = RCC->DCKCFGR1;
 8008f72:	4b4a      	ldr	r3, [pc, #296]	@ (800909c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008f74:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008f78:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 8008f7a:	68bb      	ldr	r3, [r7, #8]
 8008f7c:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8008f80:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 8008f82:	68bb      	ldr	r3, [r7, #8]
 8008f84:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008f88:	d07c      	beq.n	8009084 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 8008f8a:	68bb      	ldr	r3, [r7, #8]
 8008f8c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008f90:	d87b      	bhi.n	800908a <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 8008f92:	68bb      	ldr	r3, [r7, #8]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d004      	beq.n	8008fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 8008f98:	68bb      	ldr	r3, [r7, #8]
 8008f9a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008f9e:	d039      	beq.n	8009014 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 8008fa0:	e073      	b.n	800908a <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8008fa2:	4b3e      	ldr	r3, [pc, #248]	@ (800909c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008fa4:	685b      	ldr	r3, [r3, #4]
 8008fa6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d108      	bne.n	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008fae:	4b3b      	ldr	r3, [pc, #236]	@ (800909c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008fb0:	685b      	ldr	r3, [r3, #4]
 8008fb2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008fb6:	4a3a      	ldr	r2, [pc, #232]	@ (80090a0 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8008fb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fbc:	613b      	str	r3, [r7, #16]
 8008fbe:	e007      	b.n	8008fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8008fc0:	4b36      	ldr	r3, [pc, #216]	@ (800909c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008fc2:	685b      	ldr	r3, [r3, #4]
 8008fc4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008fc8:	4a36      	ldr	r2, [pc, #216]	@ (80090a4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8008fca:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fce:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 8008fd0:	4b32      	ldr	r3, [pc, #200]	@ (800909c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008fd6:	0e1b      	lsrs	r3, r3, #24
 8008fd8:	f003 030f 	and.w	r3, r3, #15
 8008fdc:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 8008fde:	4b2f      	ldr	r3, [pc, #188]	@ (800909c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008fe0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008fe4:	099b      	lsrs	r3, r3, #6
 8008fe6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008fea:	693a      	ldr	r2, [r7, #16]
 8008fec:	fb03 f202 	mul.w	r2, r3, r2
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ff6:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 8008ff8:	4b28      	ldr	r3, [pc, #160]	@ (800909c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008ffa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008ffe:	0a1b      	lsrs	r3, r3, #8
 8009000:	f003 031f 	and.w	r3, r3, #31
 8009004:	3301      	adds	r3, #1
 8009006:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8009008:	697a      	ldr	r2, [r7, #20]
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009010:	617b      	str	r3, [r7, #20]
        break;
 8009012:	e03b      	b.n	800908c <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8009014:	4b21      	ldr	r3, [pc, #132]	@ (800909c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009016:	685b      	ldr	r3, [r3, #4]
 8009018:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800901c:	2b00      	cmp	r3, #0
 800901e:	d108      	bne.n	8009032 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8009020:	4b1e      	ldr	r3, [pc, #120]	@ (800909c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009022:	685b      	ldr	r3, [r3, #4]
 8009024:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009028:	4a1d      	ldr	r2, [pc, #116]	@ (80090a0 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800902a:	fbb2 f3f3 	udiv	r3, r2, r3
 800902e:	613b      	str	r3, [r7, #16]
 8009030:	e007      	b.n	8009042 <HAL_RCCEx_GetPeriphCLKFreq+0x216>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8009032:	4b1a      	ldr	r3, [pc, #104]	@ (800909c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009034:	685b      	ldr	r3, [r3, #4]
 8009036:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800903a:	4a1a      	ldr	r2, [pc, #104]	@ (80090a4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800903c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009040:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 8009042:	4b16      	ldr	r3, [pc, #88]	@ (800909c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009044:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009048:	0e1b      	lsrs	r3, r3, #24
 800904a:	f003 030f 	and.w	r3, r3, #15
 800904e:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 8009050:	4b12      	ldr	r3, [pc, #72]	@ (800909c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009052:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009056:	099b      	lsrs	r3, r3, #6
 8009058:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800905c:	693a      	ldr	r2, [r7, #16]
 800905e:	fb03 f202 	mul.w	r2, r3, r2
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	fbb2 f3f3 	udiv	r3, r2, r3
 8009068:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800906a:	4b0c      	ldr	r3, [pc, #48]	@ (800909c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800906c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009070:	f003 031f 	and.w	r3, r3, #31
 8009074:	3301      	adds	r3, #1
 8009076:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8009078:	697a      	ldr	r2, [r7, #20]
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009080:	617b      	str	r3, [r7, #20]
        break;
 8009082:	e003      	b.n	800908c <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        frequency = EXTERNAL_CLOCK_VALUE;
 8009084:	4b08      	ldr	r3, [pc, #32]	@ (80090a8 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8009086:	617b      	str	r3, [r7, #20]
        break;
 8009088:	e000      	b.n	800908c <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        break;
 800908a:	bf00      	nop
      }
    }
  }

  return frequency;
 800908c:	697b      	ldr	r3, [r7, #20]
}
 800908e:	4618      	mov	r0, r3
 8009090:	371c      	adds	r7, #28
 8009092:	46bd      	mov	sp, r7
 8009094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009098:	4770      	bx	lr
 800909a:	bf00      	nop
 800909c:	40023800 	.word	0x40023800
 80090a0:	00f42400 	.word	0x00f42400
 80090a4:	017d7840 	.word	0x017d7840
 80090a8:	00bb8000 	.word	0x00bb8000

080090ac <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80090ac:	b580      	push	{r7, lr}
 80090ae:	b084      	sub	sp, #16
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d101      	bne.n	80090be <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80090ba:	2301      	movs	r3, #1
 80090bc:	e071      	b.n	80091a2 <HAL_RTC_Init+0xf6>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	7f5b      	ldrb	r3, [r3, #29]
 80090c2:	b2db      	uxtb	r3, r3
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d105      	bne.n	80090d4 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	2200      	movs	r2, #0
 80090cc:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80090ce:	6878      	ldr	r0, [r7, #4]
 80090d0:	f7f9 f97e 	bl	80023d0 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	2202      	movs	r2, #2
 80090d8:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	68db      	ldr	r3, [r3, #12]
 80090e0:	f003 0310 	and.w	r3, r3, #16
 80090e4:	2b10      	cmp	r3, #16
 80090e6:	d053      	beq.n	8009190 <HAL_RTC_Init+0xe4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	22ca      	movs	r2, #202	@ 0xca
 80090ee:	625a      	str	r2, [r3, #36]	@ 0x24
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	2253      	movs	r2, #83	@ 0x53
 80090f6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80090f8:	6878      	ldr	r0, [r7, #4]
 80090fa:	f000 fac7 	bl	800968c <RTC_EnterInitMode>
 80090fe:	4603      	mov	r3, r0
 8009100:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8009102:	7bfb      	ldrb	r3, [r7, #15]
 8009104:	2b00      	cmp	r3, #0
 8009106:	d12a      	bne.n	800915e <HAL_RTC_Init+0xb2>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	6899      	ldr	r1, [r3, #8]
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681a      	ldr	r2, [r3, #0]
 8009112:	4b26      	ldr	r3, [pc, #152]	@ (80091ac <HAL_RTC_Init+0x100>)
 8009114:	400b      	ands	r3, r1
 8009116:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	6899      	ldr	r1, [r3, #8]
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	685a      	ldr	r2, [r3, #4]
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	691b      	ldr	r3, [r3, #16]
 8009126:	431a      	orrs	r2, r3
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	695b      	ldr	r3, [r3, #20]
 800912c:	431a      	orrs	r2, r3
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	430a      	orrs	r2, r1
 8009134:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	687a      	ldr	r2, [r7, #4]
 800913c:	68d2      	ldr	r2, [r2, #12]
 800913e:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	6919      	ldr	r1, [r3, #16]
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	689b      	ldr	r3, [r3, #8]
 800914a:	041a      	lsls	r2, r3, #16
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	430a      	orrs	r2, r1
 8009152:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8009154:	6878      	ldr	r0, [r7, #4]
 8009156:	f000 fad0 	bl	80096fa <RTC_ExitInitMode>
 800915a:	4603      	mov	r3, r0
 800915c:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800915e:	7bfb      	ldrb	r3, [r7, #15]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d110      	bne.n	8009186 <HAL_RTC_Init+0xda>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	f022 0208 	bic.w	r2, r2, #8
 8009172:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	699a      	ldr	r2, [r3, #24]
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	430a      	orrs	r2, r1
 8009184:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	22ff      	movs	r2, #255	@ 0xff
 800918c:	625a      	str	r2, [r3, #36]	@ 0x24
 800918e:	e001      	b.n	8009194 <HAL_RTC_Init+0xe8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8009190:	2300      	movs	r3, #0
 8009192:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8009194:	7bfb      	ldrb	r3, [r7, #15]
 8009196:	2b00      	cmp	r3, #0
 8009198:	d102      	bne.n	80091a0 <HAL_RTC_Init+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	2201      	movs	r2, #1
 800919e:	775a      	strb	r2, [r3, #29]
  }

  return status;
 80091a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80091a2:	4618      	mov	r0, r3
 80091a4:	3710      	adds	r7, #16
 80091a6:	46bd      	mov	sp, r7
 80091a8:	bd80      	pop	{r7, pc}
 80091aa:	bf00      	nop
 80091ac:	ff8fffbf 	.word	0xff8fffbf

080091b0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80091b0:	b590      	push	{r4, r7, lr}
 80091b2:	b087      	sub	sp, #28
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	60f8      	str	r0, [r7, #12]
 80091b8:	60b9      	str	r1, [r7, #8]
 80091ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80091bc:	2300      	movs	r3, #0
 80091be:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	7f1b      	ldrb	r3, [r3, #28]
 80091c4:	2b01      	cmp	r3, #1
 80091c6:	d101      	bne.n	80091cc <HAL_RTC_SetTime+0x1c>
 80091c8:	2302      	movs	r3, #2
 80091ca:	e085      	b.n	80092d8 <HAL_RTC_SetTime+0x128>
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	2201      	movs	r2, #1
 80091d0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	2202      	movs	r2, #2
 80091d6:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d126      	bne.n	800922c <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	689b      	ldr	r3, [r3, #8]
 80091e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d102      	bne.n	80091f2 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80091ec:	68bb      	ldr	r3, [r7, #8]
 80091ee:	2200      	movs	r2, #0
 80091f0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80091f2:	68bb      	ldr	r3, [r7, #8]
 80091f4:	781b      	ldrb	r3, [r3, #0]
 80091f6:	4618      	mov	r0, r3
 80091f8:	f000 faa4 	bl	8009744 <RTC_ByteToBcd2>
 80091fc:	4603      	mov	r3, r0
 80091fe:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8009200:	68bb      	ldr	r3, [r7, #8]
 8009202:	785b      	ldrb	r3, [r3, #1]
 8009204:	4618      	mov	r0, r3
 8009206:	f000 fa9d 	bl	8009744 <RTC_ByteToBcd2>
 800920a:	4603      	mov	r3, r0
 800920c:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800920e:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8009210:	68bb      	ldr	r3, [r7, #8]
 8009212:	789b      	ldrb	r3, [r3, #2]
 8009214:	4618      	mov	r0, r3
 8009216:	f000 fa95 	bl	8009744 <RTC_ByteToBcd2>
 800921a:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800921c:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8009220:	68bb      	ldr	r3, [r7, #8]
 8009222:	78db      	ldrb	r3, [r3, #3]
 8009224:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8009226:	4313      	orrs	r3, r2
 8009228:	617b      	str	r3, [r7, #20]
 800922a:	e018      	b.n	800925e <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	689b      	ldr	r3, [r3, #8]
 8009232:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009236:	2b00      	cmp	r3, #0
 8009238:	d102      	bne.n	8009240 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800923a:	68bb      	ldr	r3, [r7, #8]
 800923c:	2200      	movs	r2, #0
 800923e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8009240:	68bb      	ldr	r3, [r7, #8]
 8009242:	781b      	ldrb	r3, [r3, #0]
 8009244:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8009246:	68bb      	ldr	r3, [r7, #8]
 8009248:	785b      	ldrb	r3, [r3, #1]
 800924a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800924c:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800924e:	68ba      	ldr	r2, [r7, #8]
 8009250:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8009252:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8009254:	68bb      	ldr	r3, [r7, #8]
 8009256:	78db      	ldrb	r3, [r3, #3]
 8009258:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800925a:	4313      	orrs	r3, r2
 800925c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	22ca      	movs	r2, #202	@ 0xca
 8009264:	625a      	str	r2, [r3, #36]	@ 0x24
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	2253      	movs	r2, #83	@ 0x53
 800926c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800926e:	68f8      	ldr	r0, [r7, #12]
 8009270:	f000 fa0c 	bl	800968c <RTC_EnterInitMode>
 8009274:	4603      	mov	r3, r0
 8009276:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8009278:	7cfb      	ldrb	r3, [r7, #19]
 800927a:	2b00      	cmp	r3, #0
 800927c:	d11e      	bne.n	80092bc <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	681a      	ldr	r2, [r3, #0]
 8009282:	6979      	ldr	r1, [r7, #20]
 8009284:	4b16      	ldr	r3, [pc, #88]	@ (80092e0 <HAL_RTC_SetTime+0x130>)
 8009286:	400b      	ands	r3, r1
 8009288:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	689a      	ldr	r2, [r3, #8]
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8009298:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	6899      	ldr	r1, [r3, #8]
 80092a0:	68bb      	ldr	r3, [r7, #8]
 80092a2:	68da      	ldr	r2, [r3, #12]
 80092a4:	68bb      	ldr	r3, [r7, #8]
 80092a6:	691b      	ldr	r3, [r3, #16]
 80092a8:	431a      	orrs	r2, r3
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	430a      	orrs	r2, r1
 80092b0:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80092b2:	68f8      	ldr	r0, [r7, #12]
 80092b4:	f000 fa21 	bl	80096fa <RTC_ExitInitMode>
 80092b8:	4603      	mov	r3, r0
 80092ba:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80092bc:	7cfb      	ldrb	r3, [r7, #19]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d102      	bne.n	80092c8 <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	2201      	movs	r2, #1
 80092c6:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	22ff      	movs	r2, #255	@ 0xff
 80092ce:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	2200      	movs	r2, #0
 80092d4:	771a      	strb	r2, [r3, #28]

  return status;
 80092d6:	7cfb      	ldrb	r3, [r7, #19]
}
 80092d8:	4618      	mov	r0, r3
 80092da:	371c      	adds	r7, #28
 80092dc:	46bd      	mov	sp, r7
 80092de:	bd90      	pop	{r4, r7, pc}
 80092e0:	007f7f7f 	.word	0x007f7f7f

080092e4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80092e4:	b590      	push	{r4, r7, lr}
 80092e6:	b087      	sub	sp, #28
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	60f8      	str	r0, [r7, #12]
 80092ec:	60b9      	str	r1, [r7, #8]
 80092ee:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80092f0:	2300      	movs	r3, #0
 80092f2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	7f1b      	ldrb	r3, [r3, #28]
 80092f8:	2b01      	cmp	r3, #1
 80092fa:	d101      	bne.n	8009300 <HAL_RTC_SetDate+0x1c>
 80092fc:	2302      	movs	r3, #2
 80092fe:	e06f      	b.n	80093e0 <HAL_RTC_SetDate+0xfc>
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	2201      	movs	r2, #1
 8009304:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	2202      	movs	r2, #2
 800930a:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	2b00      	cmp	r3, #0
 8009310:	d10e      	bne.n	8009330 <HAL_RTC_SetDate+0x4c>
 8009312:	68bb      	ldr	r3, [r7, #8]
 8009314:	785b      	ldrb	r3, [r3, #1]
 8009316:	f003 0310 	and.w	r3, r3, #16
 800931a:	2b00      	cmp	r3, #0
 800931c:	d008      	beq.n	8009330 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800931e:	68bb      	ldr	r3, [r7, #8]
 8009320:	785b      	ldrb	r3, [r3, #1]
 8009322:	f023 0310 	bic.w	r3, r3, #16
 8009326:	b2db      	uxtb	r3, r3
 8009328:	330a      	adds	r3, #10
 800932a:	b2da      	uxtb	r2, r3
 800932c:	68bb      	ldr	r3, [r7, #8]
 800932e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	2b00      	cmp	r3, #0
 8009334:	d11c      	bne.n	8009370 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8009336:	68bb      	ldr	r3, [r7, #8]
 8009338:	78db      	ldrb	r3, [r3, #3]
 800933a:	4618      	mov	r0, r3
 800933c:	f000 fa02 	bl	8009744 <RTC_ByteToBcd2>
 8009340:	4603      	mov	r3, r0
 8009342:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8009344:	68bb      	ldr	r3, [r7, #8]
 8009346:	785b      	ldrb	r3, [r3, #1]
 8009348:	4618      	mov	r0, r3
 800934a:	f000 f9fb 	bl	8009744 <RTC_ByteToBcd2>
 800934e:	4603      	mov	r3, r0
 8009350:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8009352:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8009354:	68bb      	ldr	r3, [r7, #8]
 8009356:	789b      	ldrb	r3, [r3, #2]
 8009358:	4618      	mov	r0, r3
 800935a:	f000 f9f3 	bl	8009744 <RTC_ByteToBcd2>
 800935e:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8009360:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8009364:	68bb      	ldr	r3, [r7, #8]
 8009366:	781b      	ldrb	r3, [r3, #0]
 8009368:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800936a:	4313      	orrs	r3, r2
 800936c:	617b      	str	r3, [r7, #20]
 800936e:	e00e      	b.n	800938e <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8009370:	68bb      	ldr	r3, [r7, #8]
 8009372:	78db      	ldrb	r3, [r3, #3]
 8009374:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8009376:	68bb      	ldr	r3, [r7, #8]
 8009378:	785b      	ldrb	r3, [r3, #1]
 800937a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800937c:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800937e:	68ba      	ldr	r2, [r7, #8]
 8009380:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8009382:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8009384:	68bb      	ldr	r3, [r7, #8]
 8009386:	781b      	ldrb	r3, [r3, #0]
 8009388:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800938a:	4313      	orrs	r3, r2
 800938c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	22ca      	movs	r2, #202	@ 0xca
 8009394:	625a      	str	r2, [r3, #36]	@ 0x24
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	2253      	movs	r2, #83	@ 0x53
 800939c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800939e:	68f8      	ldr	r0, [r7, #12]
 80093a0:	f000 f974 	bl	800968c <RTC_EnterInitMode>
 80093a4:	4603      	mov	r3, r0
 80093a6:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80093a8:	7cfb      	ldrb	r3, [r7, #19]
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d10a      	bne.n	80093c4 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	681a      	ldr	r2, [r3, #0]
 80093b2:	6979      	ldr	r1, [r7, #20]
 80093b4:	4b0c      	ldr	r3, [pc, #48]	@ (80093e8 <HAL_RTC_SetDate+0x104>)
 80093b6:	400b      	ands	r3, r1
 80093b8:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80093ba:	68f8      	ldr	r0, [r7, #12]
 80093bc:	f000 f99d 	bl	80096fa <RTC_ExitInitMode>
 80093c0:	4603      	mov	r3, r0
 80093c2:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80093c4:	7cfb      	ldrb	r3, [r7, #19]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d102      	bne.n	80093d0 <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	2201      	movs	r2, #1
 80093ce:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	22ff      	movs	r2, #255	@ 0xff
 80093d6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	2200      	movs	r2, #0
 80093dc:	771a      	strb	r2, [r3, #28]

  return status;
 80093de:	7cfb      	ldrb	r3, [r7, #19]
}
 80093e0:	4618      	mov	r0, r3
 80093e2:	371c      	adds	r7, #28
 80093e4:	46bd      	mov	sp, r7
 80093e6:	bd90      	pop	{r4, r7, pc}
 80093e8:	00ffff3f 	.word	0x00ffff3f

080093ec <HAL_RTC_SetAlarm>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80093ec:	b590      	push	{r4, r7, lr}
 80093ee:	b089      	sub	sp, #36	@ 0x24
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	60f8      	str	r0, [r7, #12]
 80093f4:	60b9      	str	r1, [r7, #8]
 80093f6:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 80093f8:	2300      	movs	r3, #0
 80093fa:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U;
 80093fc:	2300      	movs	r3, #0
 80093fe:	61fb      	str	r3, [r7, #28]
  uint32_t subsecondtmpreg = 0U;
 8009400:	2300      	movs	r3, #0
 8009402:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	7f1b      	ldrb	r3, [r3, #28]
 8009408:	2b01      	cmp	r3, #1
 800940a:	d101      	bne.n	8009410 <HAL_RTC_SetAlarm+0x24>
 800940c:	2302      	movs	r3, #2
 800940e:	e113      	b.n	8009638 <HAL_RTC_SetAlarm+0x24c>
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	2201      	movs	r2, #1
 8009414:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	2202      	movs	r2, #2
 800941a:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	2b00      	cmp	r3, #0
 8009420:	d137      	bne.n	8009492 <HAL_RTC_SetAlarm+0xa6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	689b      	ldr	r3, [r3, #8]
 8009428:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800942c:	2b00      	cmp	r3, #0
 800942e:	d102      	bne.n	8009436 <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8009430:	68bb      	ldr	r3, [r7, #8]
 8009432:	2200      	movs	r2, #0
 8009434:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8009436:	68bb      	ldr	r3, [r7, #8]
 8009438:	781b      	ldrb	r3, [r3, #0]
 800943a:	4618      	mov	r0, r3
 800943c:	f000 f982 	bl	8009744 <RTC_ByteToBcd2>
 8009440:	4603      	mov	r3, r0
 8009442:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8009444:	68bb      	ldr	r3, [r7, #8]
 8009446:	785b      	ldrb	r3, [r3, #1]
 8009448:	4618      	mov	r0, r3
 800944a:	f000 f97b 	bl	8009744 <RTC_ByteToBcd2>
 800944e:	4603      	mov	r3, r0
 8009450:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8009452:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8009454:	68bb      	ldr	r3, [r7, #8]
 8009456:	789b      	ldrb	r3, [r3, #2]
 8009458:	4618      	mov	r0, r3
 800945a:	f000 f973 	bl	8009744 <RTC_ByteToBcd2>
 800945e:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8009460:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8009464:	68bb      	ldr	r3, [r7, #8]
 8009466:	78db      	ldrb	r3, [r3, #3]
 8009468:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800946a:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800946e:	68bb      	ldr	r3, [r7, #8]
 8009470:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009474:	4618      	mov	r0, r3
 8009476:	f000 f965 	bl	8009744 <RTC_ByteToBcd2>
 800947a:	4603      	mov	r3, r0
 800947c:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 800947e:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 8009482:	68bb      	ldr	r3, [r7, #8]
 8009484:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8009486:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8009488:	68bb      	ldr	r3, [r7, #8]
 800948a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800948c:	4313      	orrs	r3, r2
 800948e:	61fb      	str	r3, [r7, #28]
 8009490:	e023      	b.n	80094da <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	689b      	ldr	r3, [r3, #8]
 8009498:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800949c:	2b00      	cmp	r3, #0
 800949e:	d102      	bne.n	80094a6 <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80094a0:	68bb      	ldr	r3, [r7, #8]
 80094a2:	2200      	movs	r2, #0
 80094a4:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80094a6:	68bb      	ldr	r3, [r7, #8]
 80094a8:	781b      	ldrb	r3, [r3, #0]
 80094aa:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 80094ac:	68bb      	ldr	r3, [r7, #8]
 80094ae:	785b      	ldrb	r3, [r3, #1]
 80094b0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80094b2:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 80094b4:	68ba      	ldr	r2, [r7, #8]
 80094b6:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 80094b8:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 80094ba:	68bb      	ldr	r3, [r7, #8]
 80094bc:	78db      	ldrb	r3, [r3, #3]
 80094be:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 80094c0:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80094c2:	68bb      	ldr	r3, [r7, #8]
 80094c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80094c8:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 80094ca:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 80094cc:	68bb      	ldr	r3, [r7, #8]
 80094ce:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80094d0:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 80094d2:	68bb      	ldr	r3, [r7, #8]
 80094d4:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80094d6:	4313      	orrs	r3, r2
 80094d8:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80094da:	68bb      	ldr	r3, [r7, #8]
 80094dc:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 80094de:	68bb      	ldr	r3, [r7, #8]
 80094e0:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80094e2:	4313      	orrs	r3, r2
 80094e4:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	22ca      	movs	r2, #202	@ 0xca
 80094ec:	625a      	str	r2, [r3, #36]	@ 0x24
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	2253      	movs	r2, #83	@ 0x53
 80094f4:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 80094f6:	68bb      	ldr	r3, [r7, #8]
 80094f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80094fe:	d148      	bne.n	8009592 <HAL_RTC_SetAlarm+0x1a6>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	689a      	ldr	r2, [r3, #8]
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800950e:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	689a      	ldr	r2, [r3, #8]
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800951e:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	68db      	ldr	r3, [r3, #12]
 8009526:	b2da      	uxtb	r2, r3
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8009530:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009532:	f7f9 fda5 	bl	8003080 <HAL_GetTick>
 8009536:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8009538:	e013      	b.n	8009562 <HAL_RTC_SetAlarm+0x176>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800953a:	f7f9 fda1 	bl	8003080 <HAL_GetTick>
 800953e:	4602      	mov	r2, r0
 8009540:	69bb      	ldr	r3, [r7, #24]
 8009542:	1ad3      	subs	r3, r2, r3
 8009544:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009548:	d90b      	bls.n	8009562 <HAL_RTC_SetAlarm+0x176>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	22ff      	movs	r2, #255	@ 0xff
 8009550:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	2203      	movs	r2, #3
 8009556:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	2200      	movs	r2, #0
 800955c:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800955e:	2303      	movs	r3, #3
 8009560:	e06a      	b.n	8009638 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	68db      	ldr	r3, [r3, #12]
 8009568:	f003 0301 	and.w	r3, r3, #1
 800956c:	2b00      	cmp	r3, #0
 800956e:	d0e4      	beq.n	800953a <HAL_RTC_SetAlarm+0x14e>
      }
    }

    /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	69fa      	ldr	r2, [r7, #28]
 8009576:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	697a      	ldr	r2, [r7, #20]
 800957e:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	689a      	ldr	r2, [r3, #8]
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800958e:	609a      	str	r2, [r3, #8]
 8009590:	e047      	b.n	8009622 <HAL_RTC_SetAlarm+0x236>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	689a      	ldr	r2, [r3, #8]
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80095a0:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	689a      	ldr	r2, [r3, #8]
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80095b0:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	68db      	ldr	r3, [r3, #12]
 80095b8:	b2da      	uxtb	r2, r3
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	f462 7220 	orn	r2, r2, #640	@ 0x280
 80095c2:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80095c4:	f7f9 fd5c 	bl	8003080 <HAL_GetTick>
 80095c8:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80095ca:	e013      	b.n	80095f4 <HAL_RTC_SetAlarm+0x208>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80095cc:	f7f9 fd58 	bl	8003080 <HAL_GetTick>
 80095d0:	4602      	mov	r2, r0
 80095d2:	69bb      	ldr	r3, [r7, #24]
 80095d4:	1ad3      	subs	r3, r2, r3
 80095d6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80095da:	d90b      	bls.n	80095f4 <HAL_RTC_SetAlarm+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	22ff      	movs	r2, #255	@ 0xff
 80095e2:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	2203      	movs	r2, #3
 80095e8:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	2200      	movs	r2, #0
 80095ee:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80095f0:	2303      	movs	r3, #3
 80095f2:	e021      	b.n	8009638 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	68db      	ldr	r3, [r3, #12]
 80095fa:	f003 0302 	and.w	r3, r3, #2
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d0e4      	beq.n	80095cc <HAL_RTC_SetAlarm+0x1e0>
      }
    }

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	69fa      	ldr	r2, [r7, #28]
 8009608:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	697a      	ldr	r2, [r7, #20]
 8009610:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	689a      	ldr	r2, [r3, #8]
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009620:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	22ff      	movs	r2, #255	@ 0xff
 8009628:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	2201      	movs	r2, #1
 800962e:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	2200      	movs	r2, #0
 8009634:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8009636:	2300      	movs	r3, #0
}
 8009638:	4618      	mov	r0, r3
 800963a:	3724      	adds	r7, #36	@ 0x24
 800963c:	46bd      	mov	sp, r7
 800963e:	bd90      	pop	{r4, r7, pc}

08009640 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b084      	sub	sp, #16
 8009644:	af00      	add	r7, sp, #0
 8009646:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009648:	2300      	movs	r3, #0
 800964a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	4a0d      	ldr	r2, [pc, #52]	@ (8009688 <HAL_RTC_WaitForSynchro+0x48>)
 8009652:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009654:	f7f9 fd14 	bl	8003080 <HAL_GetTick>
 8009658:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800965a:	e009      	b.n	8009670 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800965c:	f7f9 fd10 	bl	8003080 <HAL_GetTick>
 8009660:	4602      	mov	r2, r0
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	1ad3      	subs	r3, r2, r3
 8009666:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800966a:	d901      	bls.n	8009670 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800966c:	2303      	movs	r3, #3
 800966e:	e007      	b.n	8009680 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	68db      	ldr	r3, [r3, #12]
 8009676:	f003 0320 	and.w	r3, r3, #32
 800967a:	2b00      	cmp	r3, #0
 800967c:	d0ee      	beq.n	800965c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800967e:	2300      	movs	r3, #0
}
 8009680:	4618      	mov	r0, r3
 8009682:	3710      	adds	r7, #16
 8009684:	46bd      	mov	sp, r7
 8009686:	bd80      	pop	{r7, pc}
 8009688:	0001ff5f 	.word	0x0001ff5f

0800968c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b084      	sub	sp, #16
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009694:	2300      	movs	r3, #0
 8009696:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8009698:	2300      	movs	r3, #0
 800969a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	68db      	ldr	r3, [r3, #12]
 80096a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d122      	bne.n	80096f0 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	68da      	ldr	r2, [r3, #12]
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80096b8:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80096ba:	f7f9 fce1 	bl	8003080 <HAL_GetTick>
 80096be:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80096c0:	e00c      	b.n	80096dc <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80096c2:	f7f9 fcdd 	bl	8003080 <HAL_GetTick>
 80096c6:	4602      	mov	r2, r0
 80096c8:	68bb      	ldr	r3, [r7, #8]
 80096ca:	1ad3      	subs	r3, r2, r3
 80096cc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80096d0:	d904      	bls.n	80096dc <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	2204      	movs	r2, #4
 80096d6:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80096d8:	2301      	movs	r3, #1
 80096da:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	68db      	ldr	r3, [r3, #12]
 80096e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d102      	bne.n	80096f0 <RTC_EnterInitMode+0x64>
 80096ea:	7bfb      	ldrb	r3, [r7, #15]
 80096ec:	2b01      	cmp	r3, #1
 80096ee:	d1e8      	bne.n	80096c2 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80096f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80096f2:	4618      	mov	r0, r3
 80096f4:	3710      	adds	r7, #16
 80096f6:	46bd      	mov	sp, r7
 80096f8:	bd80      	pop	{r7, pc}

080096fa <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80096fa:	b580      	push	{r7, lr}
 80096fc:	b084      	sub	sp, #16
 80096fe:	af00      	add	r7, sp, #0
 8009700:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009702:	2300      	movs	r3, #0
 8009704:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	68da      	ldr	r2, [r3, #12]
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009714:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	689b      	ldr	r3, [r3, #8]
 800971c:	f003 0320 	and.w	r3, r3, #32
 8009720:	2b00      	cmp	r3, #0
 8009722:	d10a      	bne.n	800973a <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009724:	6878      	ldr	r0, [r7, #4]
 8009726:	f7ff ff8b 	bl	8009640 <HAL_RTC_WaitForSynchro>
 800972a:	4603      	mov	r3, r0
 800972c:	2b00      	cmp	r3, #0
 800972e:	d004      	beq.n	800973a <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	2204      	movs	r2, #4
 8009734:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8009736:	2301      	movs	r3, #1
 8009738:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800973a:	7bfb      	ldrb	r3, [r7, #15]
}
 800973c:	4618      	mov	r0, r3
 800973e:	3710      	adds	r7, #16
 8009740:	46bd      	mov	sp, r7
 8009742:	bd80      	pop	{r7, pc}

08009744 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8009744:	b480      	push	{r7}
 8009746:	b085      	sub	sp, #20
 8009748:	af00      	add	r7, sp, #0
 800974a:	4603      	mov	r3, r0
 800974c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800974e:	2300      	movs	r3, #0
 8009750:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8009752:	e005      	b.n	8009760 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	3301      	adds	r3, #1
 8009758:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800975a:	79fb      	ldrb	r3, [r7, #7]
 800975c:	3b0a      	subs	r3, #10
 800975e:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8009760:	79fb      	ldrb	r3, [r7, #7]
 8009762:	2b09      	cmp	r3, #9
 8009764:	d8f6      	bhi.n	8009754 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	b2db      	uxtb	r3, r3
 800976a:	011b      	lsls	r3, r3, #4
 800976c:	b2da      	uxtb	r2, r3
 800976e:	79fb      	ldrb	r3, [r7, #7]
 8009770:	4313      	orrs	r3, r2
 8009772:	b2db      	uxtb	r3, r3
}
 8009774:	4618      	mov	r0, r3
 8009776:	3714      	adds	r7, #20
 8009778:	46bd      	mov	sp, r7
 800977a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800977e:	4770      	bx	lr

08009780 <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_POS1: PI8 is selected as RTC Timestamp Pin.
  *             @arg RTC_TIMESTAMPPIN_POS2: PC1 is selected as RTC Timestamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t RTC_TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 8009780:	b480      	push	{r7}
 8009782:	b087      	sub	sp, #28
 8009784:	af00      	add	r7, sp, #0
 8009786:	60f8      	str	r0, [r7, #12]
 8009788:	60b9      	str	r1, [r7, #8]
 800978a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800978c:	2300      	movs	r3, #0
 800978e:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(RTC_TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	7f1b      	ldrb	r3, [r3, #28]
 8009794:	2b01      	cmp	r3, #1
 8009796:	d101      	bne.n	800979c <HAL_RTCEx_SetTimeStamp+0x1c>
 8009798:	2302      	movs	r3, #2
 800979a:	e050      	b.n	800983e <HAL_RTCEx_SetTimeStamp+0xbe>
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	2201      	movs	r2, #1
 80097a0:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	2202      	movs	r2, #2
 80097a6:	775a      	strb	r2, [r3, #29]

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	f022 0206 	bic.w	r2, r2, #6
 80097b6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	687a      	ldr	r2, [r7, #4]
 80097c4:	430a      	orrs	r2, r1
 80097c6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	689a      	ldr	r2, [r3, #8]
 80097ce:	4b1f      	ldr	r3, [pc, #124]	@ (800984c <HAL_RTCEx_SetTimeStamp+0xcc>)
 80097d0:	4013      	ands	r3, r2
 80097d2:	617b      	str	r3, [r7, #20]

  /* Configure the Timestamp TSEDGE bit */
  tmpreg |= RTC_TimeStampEdge;
 80097d4:	697a      	ldr	r2, [r7, #20]
 80097d6:	68bb      	ldr	r3, [r7, #8]
 80097d8:	4313      	orrs	r3, r2
 80097da:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	22ca      	movs	r2, #202	@ 0xca
 80097e2:	625a      	str	r2, [r3, #36]	@ 0x24
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	2253      	movs	r2, #83	@ 0x53
 80097ea:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Copy the desired configuration into the CR register */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	697a      	ldr	r2, [r7, #20]
 80097f2:	609a      	str	r2, [r3, #8]

  /* Clear RTC Timestamp flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF);
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	68db      	ldr	r3, [r3, #12]
 80097fa:	b2da      	uxtb	r2, r3
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	f462 6208 	orn	r2, r2, #2176	@ 0x880
 8009804:	60da      	str	r2, [r3, #12]

  /* Clear RTC Timestamp overrun Flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSOVF);
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	68db      	ldr	r3, [r3, #12]
 800980c:	b2da      	uxtb	r2, r3
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	f462 5284 	orn	r2, r2, #4224	@ 0x1080
 8009816:	60da      	str	r2, [r3, #12]

  /* Enable the Timestamp saving */
  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	689a      	ldr	r2, [r3, #8]
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009826:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	22ff      	movs	r2, #255	@ 0xff
 800982e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	2201      	movs	r2, #1
 8009834:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	2200      	movs	r2, #0
 800983a:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800983c:	2300      	movs	r3, #0
}
 800983e:	4618      	mov	r0, r3
 8009840:	371c      	adds	r7, #28
 8009842:	46bd      	mov	sp, r7
 8009844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009848:	4770      	bx	lr
 800984a:	bf00      	nop
 800984c:	fffff7f7 	.word	0xfffff7f7

08009850 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8009850:	b580      	push	{r7, lr}
 8009852:	b086      	sub	sp, #24
 8009854:	af00      	add	r7, sp, #0
 8009856:	60f8      	str	r0, [r7, #12]
 8009858:	60b9      	str	r1, [r7, #8]
 800985a:	607a      	str	r2, [r7, #4]
 800985c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800985e:	2300      	movs	r3, #0
 8009860:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 8009862:	68bb      	ldr	r3, [r7, #8]
 8009864:	2b02      	cmp	r3, #2
 8009866:	d904      	bls.n	8009872 <HAL_SAI_InitProtocol+0x22>
 8009868:	68bb      	ldr	r3, [r7, #8]
 800986a:	3b03      	subs	r3, #3
 800986c:	2b01      	cmp	r3, #1
 800986e:	d812      	bhi.n	8009896 <HAL_SAI_InitProtocol+0x46>
 8009870:	e008      	b.n	8009884 <HAL_SAI_InitProtocol+0x34>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 8009872:	683b      	ldr	r3, [r7, #0]
 8009874:	687a      	ldr	r2, [r7, #4]
 8009876:	68b9      	ldr	r1, [r7, #8]
 8009878:	68f8      	ldr	r0, [r7, #12]
 800987a:	f000 fb01 	bl	8009e80 <SAI_InitI2S>
 800987e:	4603      	mov	r3, r0
 8009880:	75fb      	strb	r3, [r7, #23]
      break;
 8009882:	e00b      	b.n	800989c <HAL_SAI_InitProtocol+0x4c>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 8009884:	683b      	ldr	r3, [r7, #0]
 8009886:	687a      	ldr	r2, [r7, #4]
 8009888:	68b9      	ldr	r1, [r7, #8]
 800988a:	68f8      	ldr	r0, [r7, #12]
 800988c:	f000 fba6 	bl	8009fdc <SAI_InitPCM>
 8009890:	4603      	mov	r3, r0
 8009892:	75fb      	strb	r3, [r7, #23]
      break;
 8009894:	e002      	b.n	800989c <HAL_SAI_InitProtocol+0x4c>
    default :
      status = HAL_ERROR;
 8009896:	2301      	movs	r3, #1
 8009898:	75fb      	strb	r3, [r7, #23]
      break;
 800989a:	bf00      	nop
  }

  if (status == HAL_OK)
 800989c:	7dfb      	ldrb	r3, [r7, #23]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d104      	bne.n	80098ac <HAL_SAI_InitProtocol+0x5c>
  {
    status = HAL_SAI_Init(hsai);
 80098a2:	68f8      	ldr	r0, [r7, #12]
 80098a4:	f000 f808 	bl	80098b8 <HAL_SAI_Init>
 80098a8:	4603      	mov	r3, r0
 80098aa:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80098ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80098ae:	4618      	mov	r0, r3
 80098b0:	3718      	adds	r7, #24
 80098b2:	46bd      	mov	sp, r7
 80098b4:	bd80      	pop	{r7, pc}
	...

080098b8 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 80098b8:	b580      	push	{r7, lr}
 80098ba:	b088      	sub	sp, #32
 80098bc:	af00      	add	r7, sp, #0
 80098be:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 80098c0:	2300      	movs	r3, #0
 80098c2:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 80098c4:	2300      	movs	r3, #0
 80098c6:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 80098c8:	2300      	movs	r3, #0
 80098ca:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d101      	bne.n	80098d6 <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 80098d2:	2301      	movs	r3, #1
 80098d4:	e156      	b.n	8009b84 <HAL_SAI_Init+0x2cc>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80098dc:	b2db      	uxtb	r3, r3
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d106      	bne.n	80098f0 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	2200      	movs	r2, #0
 80098e6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80098ea:	6878      	ldr	r0, [r7, #4]
 80098ec:	f7f9 f984 	bl	8002bf8 <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	2202      	movs	r2, #2
 80098f4:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 80098f8:	6878      	ldr	r0, [r7, #4]
 80098fa:	f000 fc25 	bl	800a148 <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	68db      	ldr	r3, [r3, #12]
 8009902:	2b02      	cmp	r3, #2
 8009904:	d00c      	beq.n	8009920 <HAL_SAI_Init+0x68>
 8009906:	2b02      	cmp	r3, #2
 8009908:	d80d      	bhi.n	8009926 <HAL_SAI_Init+0x6e>
 800990a:	2b00      	cmp	r3, #0
 800990c:	d002      	beq.n	8009914 <HAL_SAI_Init+0x5c>
 800990e:	2b01      	cmp	r3, #1
 8009910:	d003      	beq.n	800991a <HAL_SAI_Init+0x62>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
    default:
      break;
 8009912:	e008      	b.n	8009926 <HAL_SAI_Init+0x6e>
      tmpregisterGCR = 0;
 8009914:	2300      	movs	r3, #0
 8009916:	61fb      	str	r3, [r7, #28]
      break;
 8009918:	e006      	b.n	8009928 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800991a:	2310      	movs	r3, #16
 800991c:	61fb      	str	r3, [r7, #28]
      break;
 800991e:	e003      	b.n	8009928 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8009920:	2320      	movs	r3, #32
 8009922:	61fb      	str	r3, [r7, #28]
      break;
 8009924:	e000      	b.n	8009928 <HAL_SAI_Init+0x70>
      break;
 8009926:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	689b      	ldr	r3, [r3, #8]
 800992c:	2b03      	cmp	r3, #3
 800992e:	d81e      	bhi.n	800996e <HAL_SAI_Init+0xb6>
 8009930:	a201      	add	r2, pc, #4	@ (adr r2, 8009938 <HAL_SAI_Init+0x80>)
 8009932:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009936:	bf00      	nop
 8009938:	08009949 	.word	0x08009949
 800993c:	0800994f 	.word	0x0800994f
 8009940:	08009957 	.word	0x08009957
 8009944:	0800995f 	.word	0x0800995f
  {
    case SAI_ASYNCHRONOUS :
    {
      syncen_bits = 0;
 8009948:	2300      	movs	r3, #0
 800994a:	617b      	str	r3, [r7, #20]
    }
    break;
 800994c:	e010      	b.n	8009970 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
    {
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800994e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009952:	617b      	str	r3, [r7, #20]
    }
    break;
 8009954:	e00c      	b.n	8009970 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8009956:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800995a:	617b      	str	r3, [r7, #20]
    }
    break;
 800995c:	e008      	b.n	8009970 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800995e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009962:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8009964:	69fb      	ldr	r3, [r7, #28]
 8009966:	f043 0301 	orr.w	r3, r3, #1
 800996a:	61fb      	str	r3, [r7, #28]
    }
    break;
 800996c:	e000      	b.n	8009970 <HAL_SAI_Init+0xb8>
    default:
      break;
 800996e:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	4a85      	ldr	r2, [pc, #532]	@ (8009b8c <HAL_SAI_Init+0x2d4>)
 8009976:	4293      	cmp	r3, r2
 8009978:	d004      	beq.n	8009984 <HAL_SAI_Init+0xcc>
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	4a84      	ldr	r2, [pc, #528]	@ (8009b90 <HAL_SAI_Init+0x2d8>)
 8009980:	4293      	cmp	r3, r2
 8009982:	d103      	bne.n	800998c <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 8009984:	4a83      	ldr	r2, [pc, #524]	@ (8009b94 <HAL_SAI_Init+0x2dc>)
 8009986:	69fb      	ldr	r3, [r7, #28]
 8009988:	6013      	str	r3, [r2, #0]
 800998a:	e002      	b.n	8009992 <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 800998c:	4a82      	ldr	r2, [pc, #520]	@ (8009b98 <HAL_SAI_Init+0x2e0>)
 800998e:	69fb      	ldr	r3, [r7, #28]
 8009990:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	69db      	ldr	r3, [r3, #28]
 8009996:	2b00      	cmp	r3, #0
 8009998:	d04c      	beq.n	8009a34 <HAL_SAI_Init+0x17c>
  {
    uint32_t freq = 0;
 800999a:	2300      	movs	r3, #0
 800999c:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	4a7a      	ldr	r2, [pc, #488]	@ (8009b8c <HAL_SAI_Init+0x2d4>)
 80099a4:	4293      	cmp	r3, r2
 80099a6:	d004      	beq.n	80099b2 <HAL_SAI_Init+0xfa>
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	4a78      	ldr	r2, [pc, #480]	@ (8009b90 <HAL_SAI_Init+0x2d8>)
 80099ae:	4293      	cmp	r3, r2
 80099b0:	d104      	bne.n	80099bc <HAL_SAI_Init+0x104>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 80099b2:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80099b6:	f7ff fa39 	bl	8008e2c <HAL_RCCEx_GetPeriphCLKFreq>
 80099ba:	6138      	str	r0, [r7, #16]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	4a76      	ldr	r2, [pc, #472]	@ (8009b9c <HAL_SAI_Init+0x2e4>)
 80099c2:	4293      	cmp	r3, r2
 80099c4:	d004      	beq.n	80099d0 <HAL_SAI_Init+0x118>
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	4a75      	ldr	r2, [pc, #468]	@ (8009ba0 <HAL_SAI_Init+0x2e8>)
 80099cc:	4293      	cmp	r3, r2
 80099ce:	d104      	bne.n	80099da <HAL_SAI_Init+0x122>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 80099d0:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80099d4:	f7ff fa2a 	bl	8008e2c <HAL_RCCEx_GetPeriphCLKFreq>
 80099d8:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 80099da:	693a      	ldr	r2, [r7, #16]
 80099dc:	4613      	mov	r3, r2
 80099de:	009b      	lsls	r3, r3, #2
 80099e0:	4413      	add	r3, r2
 80099e2:	005b      	lsls	r3, r3, #1
 80099e4:	461a      	mov	r2, r3
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	69db      	ldr	r3, [r3, #28]
 80099ea:	025b      	lsls	r3, r3, #9
 80099ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80099f0:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	4a6b      	ldr	r2, [pc, #428]	@ (8009ba4 <HAL_SAI_Init+0x2ec>)
 80099f6:	fba2 2303 	umull	r2, r3, r2, r3
 80099fa:	08da      	lsrs	r2, r3, #3
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10) > 8)
 8009a00:	68f9      	ldr	r1, [r7, #12]
 8009a02:	4b68      	ldr	r3, [pc, #416]	@ (8009ba4 <HAL_SAI_Init+0x2ec>)
 8009a04:	fba3 2301 	umull	r2, r3, r3, r1
 8009a08:	08da      	lsrs	r2, r3, #3
 8009a0a:	4613      	mov	r3, r2
 8009a0c:	009b      	lsls	r3, r3, #2
 8009a0e:	4413      	add	r3, r2
 8009a10:	005b      	lsls	r3, r3, #1
 8009a12:	1aca      	subs	r2, r1, r3
 8009a14:	2a08      	cmp	r2, #8
 8009a16:	d904      	bls.n	8009a22 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv += 1;
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	6a1b      	ldr	r3, [r3, #32]
 8009a1c:	1c5a      	adds	r2, r3, #1
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	621a      	str	r2, [r3, #32]
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a26:	2b04      	cmp	r3, #4
 8009a28:	d104      	bne.n	8009a34 <HAL_SAI_Init+0x17c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	6a1b      	ldr	r3, [r3, #32]
 8009a2e:	085a      	lsrs	r2, r3, #1
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	685b      	ldr	r3, [r3, #4]
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d003      	beq.n	8009a44 <HAL_SAI_Init+0x18c>
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	685b      	ldr	r3, [r3, #4]
 8009a40:	2b02      	cmp	r3, #2
 8009a42:	d109      	bne.n	8009a58 <HAL_SAI_Init+0x1a0>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a48:	2b01      	cmp	r3, #1
 8009a4a:	d101      	bne.n	8009a50 <HAL_SAI_Init+0x198>
 8009a4c:	2300      	movs	r3, #0
 8009a4e:	e001      	b.n	8009a54 <HAL_SAI_Init+0x19c>
 8009a50:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009a54:	61bb      	str	r3, [r7, #24]
 8009a56:	e008      	b.n	8009a6a <HAL_SAI_Init+0x1b2>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a5c:	2b01      	cmp	r3, #1
 8009a5e:	d102      	bne.n	8009a66 <HAL_SAI_Init+0x1ae>
 8009a60:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009a64:	e000      	b.n	8009a68 <HAL_SAI_Init+0x1b0>
 8009a66:	2300      	movs	r3, #0
 8009a68:	61bb      	str	r3, [r7, #24]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	6819      	ldr	r1, [r3, #0]
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681a      	ldr	r2, [r3, #0]
 8009a74:	4b4c      	ldr	r3, [pc, #304]	@ (8009ba8 <HAL_SAI_Init+0x2f0>)
 8009a76:	400b      	ands	r3, r1
 8009a78:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	6819      	ldr	r1, [r3, #0]
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	685a      	ldr	r2, [r3, #4]
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a88:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009a8e:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a94:	431a      	orrs	r2, r3
 8009a96:	69bb      	ldr	r3, [r7, #24]
 8009a98:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                               \
 8009a9a:	697b      	ldr	r3, [r7, #20]
 8009a9c:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                               \
 8009aa2:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	691b      	ldr	r3, [r3, #16]
 8009aa8:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009aae:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	6a1b      	ldr	r3, [r3, #32]
 8009ab4:	051b      	lsls	r3, r3, #20
 8009ab6:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	430a      	orrs	r2, r1
 8009abe:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	6859      	ldr	r1, [r3, #4]
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681a      	ldr	r2, [r3, #0]
 8009aca:	4b38      	ldr	r3, [pc, #224]	@ (8009bac <HAL_SAI_Init+0x2f4>)
 8009acc:	400b      	ands	r3, r1
 8009ace:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	6859      	ldr	r1, [r3, #4]
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	699a      	ldr	r2, [r3, #24]
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ade:	431a      	orrs	r2, r3
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ae4:	431a      	orrs	r2, r3
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	430a      	orrs	r2, r1
 8009aec:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	6899      	ldr	r1, [r3, #8]
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	681a      	ldr	r2, [r3, #0]
 8009af8:	4b2d      	ldr	r3, [pc, #180]	@ (8009bb0 <HAL_SAI_Init+0x2f8>)
 8009afa:	400b      	ands	r3, r1
 8009afc:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	6899      	ldr	r1, [r3, #8]
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b08:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 8009b0e:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 8009b14:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 8009b1a:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b20:	3b01      	subs	r3, #1
 8009b22:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8009b24:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	430a      	orrs	r2, r1
 8009b2c:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	68d9      	ldr	r1, [r3, #12]
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681a      	ldr	r2, [r3, #0]
 8009b38:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8009b3c:	400b      	ands	r3, r1
 8009b3e:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	68d9      	ldr	r1, [r3, #12]
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b4e:	431a      	orrs	r2, r3
                            | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b54:	041b      	lsls	r3, r3, #16
 8009b56:	431a      	orrs	r2, r3
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009b5c:	3b01      	subs	r3, #1
 8009b5e:	021b      	lsls	r3, r3, #8
 8009b60:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	430a      	orrs	r2, r1
 8009b68:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	2200      	movs	r2, #0
 8009b6e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	2201      	movs	r2, #1
 8009b76:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8009b82:	2300      	movs	r3, #0
}
 8009b84:	4618      	mov	r0, r3
 8009b86:	3720      	adds	r7, #32
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	bd80      	pop	{r7, pc}
 8009b8c:	40015804 	.word	0x40015804
 8009b90:	40015824 	.word	0x40015824
 8009b94:	40015800 	.word	0x40015800
 8009b98:	40015c00 	.word	0x40015c00
 8009b9c:	40015c04 	.word	0x40015c04
 8009ba0:	40015c24 	.word	0x40015c24
 8009ba4:	cccccccd 	.word	0xcccccccd
 8009ba8:	ff05c010 	.word	0xff05c010
 8009bac:	ffff1ff0 	.word	0xffff1ff0
 8009bb0:	fff88000 	.word	0xfff88000

08009bb4 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8009bb4:	b580      	push	{r7, lr}
 8009bb6:	b086      	sub	sp, #24
 8009bb8:	af00      	add	r7, sp, #0
 8009bba:	60f8      	str	r0, [r7, #12]
 8009bbc:	60b9      	str	r1, [r7, #8]
 8009bbe:	4613      	mov	r3, r2
 8009bc0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 8009bc2:	f7f9 fa5d 	bl	8003080 <HAL_GetTick>
 8009bc6:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0))
 8009bc8:	68bb      	ldr	r3, [r7, #8]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d002      	beq.n	8009bd4 <HAL_SAI_Transmit_DMA+0x20>
 8009bce:	88fb      	ldrh	r3, [r7, #6]
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d101      	bne.n	8009bd8 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8009bd4:	2301      	movs	r3, #1
 8009bd6:	e093      	b.n	8009d00 <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8009bde:	b2db      	uxtb	r3, r3
 8009be0:	2b01      	cmp	r3, #1
 8009be2:	f040 808c 	bne.w	8009cfe <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8009bec:	2b01      	cmp	r3, #1
 8009bee:	d101      	bne.n	8009bf4 <HAL_SAI_Transmit_DMA+0x40>
 8009bf0:	2302      	movs	r3, #2
 8009bf2:	e085      	b.n	8009d00 <HAL_SAI_Transmit_DMA+0x14c>
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	2201      	movs	r2, #1
 8009bf8:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	68ba      	ldr	r2, [r7, #8]
 8009c00:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	88fa      	ldrh	r2, [r7, #6]
 8009c06:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	88fa      	ldrh	r2, [r7, #6]
 8009c0e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	2200      	movs	r2, #0
 8009c16:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	2212      	movs	r2, #18
 8009c1e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c26:	4a38      	ldr	r2, [pc, #224]	@ (8009d08 <HAL_SAI_Transmit_DMA+0x154>)
 8009c28:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c2e:	4a37      	ldr	r2, [pc, #220]	@ (8009d0c <HAL_SAI_Transmit_DMA+0x158>)
 8009c30:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c36:	4a36      	ldr	r2, [pc, #216]	@ (8009d10 <HAL_SAI_Transmit_DMA+0x15c>)
 8009c38:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c3e:	2200      	movs	r2, #0
 8009c40:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009c4a:	4619      	mov	r1, r3
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	331c      	adds	r3, #28
 8009c52:	461a      	mov	r2, r3
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009c5a:	f7f9 ffd5 	bl	8003c08 <HAL_DMA_Start_IT>
 8009c5e:	4603      	mov	r3, r0
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d005      	beq.n	8009c70 <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	2200      	movs	r2, #0
 8009c68:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 8009c6c:	2301      	movs	r3, #1
 8009c6e:	e047      	b.n	8009d00 <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8009c70:	2100      	movs	r1, #0
 8009c72:	68f8      	ldr	r0, [r7, #12]
 8009c74:	f000 fa32 	bl	800a0dc <SAI_InterruptFlag>
 8009c78:	4601      	mov	r1, r0
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	691a      	ldr	r2, [r3, #16]
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	430a      	orrs	r2, r1
 8009c86:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	681a      	ldr	r2, [r3, #0]
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8009c96:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8009c98:	e015      	b.n	8009cc6 <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 8009c9a:	f7f9 f9f1 	bl	8003080 <HAL_GetTick>
 8009c9e:	4602      	mov	r2, r0
 8009ca0:	697b      	ldr	r3, [r7, #20]
 8009ca2:	1ad3      	subs	r3, r2, r3
 8009ca4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009ca8:	d90d      	bls.n	8009cc6 <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009cb0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	2200      	movs	r2, #0
 8009cbe:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8009cc2:	2303      	movs	r3, #3
 8009cc4:	e01c      	b.n	8009d00 <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	695b      	ldr	r3, [r3, #20]
 8009ccc:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d0e2      	beq.n	8009c9a <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d107      	bne.n	8009cf2 <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	681a      	ldr	r2, [r3, #0]
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8009cf0:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	2200      	movs	r2, #0
 8009cf6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8009cfa:	2300      	movs	r3, #0
 8009cfc:	e000      	b.n	8009d00 <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 8009cfe:	2302      	movs	r3, #2
  }
}
 8009d00:	4618      	mov	r0, r3
 8009d02:	3718      	adds	r7, #24
 8009d04:	46bd      	mov	sp, r7
 8009d06:	bd80      	pop	{r7, pc}
 8009d08:	0800a219 	.word	0x0800a219
 8009d0c:	0800a1b9 	.word	0x0800a1b9
 8009d10:	0800a2b1 	.word	0x0800a2b1

08009d14 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8009d14:	b580      	push	{r7, lr}
 8009d16:	b084      	sub	sp, #16
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	60f8      	str	r0, [r7, #12]
 8009d1c:	60b9      	str	r1, [r7, #8]
 8009d1e:	4613      	mov	r3, r2
 8009d20:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0))
 8009d22:	68bb      	ldr	r3, [r7, #8]
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d002      	beq.n	8009d2e <HAL_SAI_Receive_DMA+0x1a>
 8009d28:	88fb      	ldrh	r3, [r7, #6]
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d101      	bne.n	8009d32 <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8009d2e:	2301      	movs	r3, #1
 8009d30:	e074      	b.n	8009e1c <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8009d38:	b2db      	uxtb	r3, r3
 8009d3a:	2b01      	cmp	r3, #1
 8009d3c:	d16d      	bne.n	8009e1a <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8009d44:	2b01      	cmp	r3, #1
 8009d46:	d101      	bne.n	8009d4c <HAL_SAI_Receive_DMA+0x38>
 8009d48:	2302      	movs	r3, #2
 8009d4a:	e067      	b.n	8009e1c <HAL_SAI_Receive_DMA+0x108>
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	2201      	movs	r2, #1
 8009d50:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	68ba      	ldr	r2, [r7, #8]
 8009d58:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	88fa      	ldrh	r2, [r7, #6]
 8009d5e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	88fa      	ldrh	r2, [r7, #6]
 8009d66:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	2222      	movs	r2, #34	@ 0x22
 8009d76:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009d7e:	4a29      	ldr	r2, [pc, #164]	@ (8009e24 <HAL_SAI_Receive_DMA+0x110>)
 8009d80:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009d86:	4a28      	ldr	r2, [pc, #160]	@ (8009e28 <HAL_SAI_Receive_DMA+0x114>)
 8009d88:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009d8e:	4a27      	ldr	r2, [pc, #156]	@ (8009e2c <HAL_SAI_Receive_DMA+0x118>)
 8009d90:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009d96:	2200      	movs	r2, #0
 8009d98:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	331c      	adds	r3, #28
 8009da4:	4619      	mov	r1, r3
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009daa:	461a      	mov	r2, r3
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009db2:	f7f9 ff29 	bl	8003c08 <HAL_DMA_Start_IT>
 8009db6:	4603      	mov	r3, r0
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d005      	beq.n	8009dc8 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	2200      	movs	r2, #0
 8009dc0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 8009dc4:	2301      	movs	r3, #1
 8009dc6:	e029      	b.n	8009e1c <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8009dc8:	2100      	movs	r1, #0
 8009dca:	68f8      	ldr	r0, [r7, #12]
 8009dcc:	f000 f986 	bl	800a0dc <SAI_InterruptFlag>
 8009dd0:	4601      	mov	r1, r0
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	691a      	ldr	r2, [r3, #16]
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	430a      	orrs	r2, r1
 8009dde:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	681a      	ldr	r2, [r3, #0]
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8009dee:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d107      	bne.n	8009e0e <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	681a      	ldr	r2, [r3, #0]
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8009e0c:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	2200      	movs	r2, #0
 8009e12:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8009e16:	2300      	movs	r3, #0
 8009e18:	e000      	b.n	8009e1c <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 8009e1a:	2302      	movs	r3, #2
  }
}
 8009e1c:	4618      	mov	r0, r3
 8009e1e:	3710      	adds	r7, #16
 8009e20:	46bd      	mov	sp, r7
 8009e22:	bd80      	pop	{r7, pc}
 8009e24:	0800a295 	.word	0x0800a295
 8009e28:	0800a235 	.word	0x0800a235
 8009e2c:	0800a2b1 	.word	0x0800a2b1

08009e30 <HAL_SAI_TxCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8009e30:	b480      	push	{r7}
 8009e32:	b083      	sub	sp, #12
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxCpltCallback could be implemented in the user file
   */
}
 8009e38:	bf00      	nop
 8009e3a:	370c      	adds	r7, #12
 8009e3c:	46bd      	mov	sp, r7
 8009e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e42:	4770      	bx	lr

08009e44 <HAL_SAI_TxHalfCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8009e44:	b480      	push	{r7}
 8009e46:	b083      	sub	sp, #12
 8009e48:	af00      	add	r7, sp, #0
 8009e4a:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxHalfCpltCallback could be implemented in the user file
   */
}
 8009e4c:	bf00      	nop
 8009e4e:	370c      	adds	r7, #12
 8009e50:	46bd      	mov	sp, r7
 8009e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e56:	4770      	bx	lr

08009e58 <HAL_SAI_RxHalfCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8009e58:	b480      	push	{r7}
 8009e5a:	b083      	sub	sp, #12
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009e60:	bf00      	nop
 8009e62:	370c      	adds	r7, #12
 8009e64:	46bd      	mov	sp, r7
 8009e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e6a:	4770      	bx	lr

08009e6c <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8009e6c:	b480      	push	{r7}
 8009e6e:	b083      	sub	sp, #12
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 8009e74:	bf00      	nop
 8009e76:	370c      	adds	r7, #12
 8009e78:	46bd      	mov	sp, r7
 8009e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e7e:	4770      	bx	lr

08009e80 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *                    the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8009e80:	b480      	push	{r7}
 8009e82:	b085      	sub	sp, #20
 8009e84:	af00      	add	r7, sp, #0
 8009e86:	60f8      	str	r0, [r7, #12]
 8009e88:	60b9      	str	r1, [r7, #8]
 8009e8a:	607a      	str	r2, [r7, #4]
 8009e8c:	603b      	str	r3, [r7, #0]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	2200      	movs	r2, #0
 8009e92:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	2200      	movs	r2, #0
 8009e98:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	685b      	ldr	r3, [r3, #4]
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d003      	beq.n	8009eaa <SAI_InitI2S+0x2a>
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	685b      	ldr	r3, [r3, #4]
 8009ea6:	2b02      	cmp	r3, #2
 8009ea8:	d103      	bne.n	8009eb2 <SAI_InitI2S+0x32>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	2200      	movs	r2, #0
 8009eae:	63da      	str	r2, [r3, #60]	@ 0x3c
 8009eb0:	e002      	b.n	8009eb8 <SAI_InitI2S+0x38>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	2201      	movs	r2, #1
 8009eb6:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8009ebe:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009ec6:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	2200      	movs	r2, #0
 8009ecc:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	683a      	ldr	r2, [r7, #0]
 8009ed2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1) != 0)
 8009ed4:	683b      	ldr	r3, [r7, #0]
 8009ed6:	f003 0301 	and.w	r3, r3, #1
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d001      	beq.n	8009ee2 <SAI_InitI2S+0x62>
  {
    return HAL_ERROR;
 8009ede:	2301      	movs	r3, #1
 8009ee0:	e076      	b.n	8009fd0 <SAI_InitI2S+0x150>
  }

  if (protocol == SAI_I2S_STANDARD)
 8009ee2:	68bb      	ldr	r3, [r7, #8]
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d107      	bne.n	8009ef8 <SAI_InitI2S+0x78>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	2200      	movs	r2, #0
 8009eec:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8009ef4:	651a      	str	r2, [r3, #80]	@ 0x50
 8009ef6:	e006      	b.n	8009f06 <SAI_InitI2S+0x86>
  }
  else
  {
    /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8009efe:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	2200      	movs	r2, #0
 8009f04:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	2b03      	cmp	r3, #3
 8009f0a:	d84f      	bhi.n	8009fac <SAI_InitI2S+0x12c>
 8009f0c:	a201      	add	r2, pc, #4	@ (adr r2, 8009f14 <SAI_InitI2S+0x94>)
 8009f0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f12:	bf00      	nop
 8009f14:	08009f25 	.word	0x08009f25
 8009f18:	08009f47 	.word	0x08009f47
 8009f1c:	08009f69 	.word	0x08009f69
 8009f20:	08009f8b 	.word	0x08009f8b
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	2280      	movs	r2, #128	@ 0x80
 8009f28:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * (nbslot / 2);
 8009f2a:	683b      	ldr	r3, [r7, #0]
 8009f2c:	085b      	lsrs	r3, r3, #1
 8009f2e:	015a      	lsls	r2, r3, #5
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16 * (nbslot / 2);
 8009f34:	683b      	ldr	r3, [r7, #0]
 8009f36:	085b      	lsrs	r3, r3, #1
 8009f38:	011a      	lsls	r2, r3, #4
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	2240      	movs	r2, #64	@ 0x40
 8009f42:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8009f44:	e034      	b.n	8009fb0 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	2280      	movs	r2, #128	@ 0x80
 8009f4a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 8009f4c:	683b      	ldr	r3, [r7, #0]
 8009f4e:	085b      	lsrs	r3, r3, #1
 8009f50:	019a      	lsls	r2, r3, #6
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 8009f56:	683b      	ldr	r3, [r7, #0]
 8009f58:	085b      	lsrs	r3, r3, #1
 8009f5a:	015a      	lsls	r2, r3, #5
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	2280      	movs	r2, #128	@ 0x80
 8009f64:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8009f66:	e023      	b.n	8009fb0 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	22c0      	movs	r2, #192	@ 0xc0
 8009f6c:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 8009f6e:	683b      	ldr	r3, [r7, #0]
 8009f70:	085b      	lsrs	r3, r3, #1
 8009f72:	019a      	lsls	r2, r3, #6
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 8009f78:	683b      	ldr	r3, [r7, #0]
 8009f7a:	085b      	lsrs	r3, r3, #1
 8009f7c:	015a      	lsls	r2, r3, #5
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	2280      	movs	r2, #128	@ 0x80
 8009f86:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8009f88:	e012      	b.n	8009fb0 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	22e0      	movs	r2, #224	@ 0xe0
 8009f8e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 8009f90:	683b      	ldr	r3, [r7, #0]
 8009f92:	085b      	lsrs	r3, r3, #1
 8009f94:	019a      	lsls	r2, r3, #6
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 8009f9a:	683b      	ldr	r3, [r7, #0]
 8009f9c:	085b      	lsrs	r3, r3, #1
 8009f9e:	015a      	lsls	r2, r3, #5
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	2280      	movs	r2, #128	@ 0x80
 8009fa8:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8009faa:	e001      	b.n	8009fb0 <SAI_InitI2S+0x130>
    default :
      return HAL_ERROR;
 8009fac:	2301      	movs	r3, #1
 8009fae:	e00f      	b.n	8009fd0 <SAI_InitI2S+0x150>
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8009fb0:	68bb      	ldr	r3, [r7, #8]
 8009fb2:	2b02      	cmp	r3, #2
 8009fb4:	d10b      	bne.n	8009fce <SAI_InitI2S+0x14e>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	2b01      	cmp	r3, #1
 8009fba:	d102      	bne.n	8009fc2 <SAI_InitI2S+0x142>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	2210      	movs	r2, #16
 8009fc0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	2b02      	cmp	r3, #2
 8009fc6:	d102      	bne.n	8009fce <SAI_InitI2S+0x14e>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	2208      	movs	r2, #8
 8009fcc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return HAL_OK;
 8009fce:	2300      	movs	r3, #0
}
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	3714      	adds	r7, #20
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fda:	4770      	bx	lr

08009fdc <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8009fdc:	b480      	push	{r7}
 8009fde:	b085      	sub	sp, #20
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	60f8      	str	r0, [r7, #12]
 8009fe4:	60b9      	str	r1, [r7, #8]
 8009fe6:	607a      	str	r2, [r7, #4]
 8009fe8:	603b      	str	r3, [r7, #0]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	2200      	movs	r2, #0
 8009fee:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	2200      	movs	r2, #0
 8009ff4:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	685b      	ldr	r3, [r3, #4]
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d003      	beq.n	800a006 <SAI_InitPCM+0x2a>
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	685b      	ldr	r3, [r3, #4]
 800a002:	2b02      	cmp	r3, #2
 800a004:	d103      	bne.n	800a00e <SAI_InitPCM+0x32>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	2201      	movs	r2, #1
 800a00a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800a00c:	e002      	b.n	800a014 <SAI_InitPCM+0x38>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	2200      	movs	r2, #0
 800a012:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	2200      	movs	r2, #0
 800a018:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800a020:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800a028:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	2200      	movs	r2, #0
 800a02e:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	683a      	ldr	r2, [r7, #0]
 800a034:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a03c:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 800a03e:	68bb      	ldr	r3, [r7, #8]
 800a040:	2b04      	cmp	r3, #4
 800a042:	d103      	bne.n	800a04c <SAI_InitPCM+0x70>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	2201      	movs	r2, #1
 800a048:	645a      	str	r2, [r3, #68]	@ 0x44
 800a04a:	e002      	b.n	800a052 <SAI_InitPCM+0x76>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	220d      	movs	r2, #13
 800a050:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	2b03      	cmp	r3, #3
 800a056:	d837      	bhi.n	800a0c8 <SAI_InitPCM+0xec>
 800a058:	a201      	add	r2, pc, #4	@ (adr r2, 800a060 <SAI_InitPCM+0x84>)
 800a05a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a05e:	bf00      	nop
 800a060:	0800a071 	.word	0x0800a071
 800a064:	0800a087 	.word	0x0800a087
 800a068:	0800a09d 	.word	0x0800a09d
 800a06c:	0800a0b3 	.word	0x0800a0b3
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	2280      	movs	r2, #128	@ 0x80
 800a074:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16 * nbslot;
 800a076:	683b      	ldr	r3, [r7, #0]
 800a078:	011a      	lsls	r2, r3, #4
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	2240      	movs	r2, #64	@ 0x40
 800a082:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800a084:	e022      	b.n	800a0cc <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	2280      	movs	r2, #128	@ 0x80
 800a08a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 800a08c:	683b      	ldr	r3, [r7, #0]
 800a08e:	015a      	lsls	r2, r3, #5
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	2280      	movs	r2, #128	@ 0x80
 800a098:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800a09a:	e017      	b.n	800a0cc <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	22c0      	movs	r2, #192	@ 0xc0
 800a0a0:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 800a0a2:	683b      	ldr	r3, [r7, #0]
 800a0a4:	015a      	lsls	r2, r3, #5
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	2280      	movs	r2, #128	@ 0x80
 800a0ae:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800a0b0:	e00c      	b.n	800a0cc <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	22e0      	movs	r2, #224	@ 0xe0
 800a0b6:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 800a0b8:	683b      	ldr	r3, [r7, #0]
 800a0ba:	015a      	lsls	r2, r3, #5
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	2280      	movs	r2, #128	@ 0x80
 800a0c4:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800a0c6:	e001      	b.n	800a0cc <SAI_InitPCM+0xf0>
    default :
      return HAL_ERROR;
 800a0c8:	2301      	movs	r3, #1
 800a0ca:	e000      	b.n	800a0ce <SAI_InitPCM+0xf2>
  }

  return HAL_OK;
 800a0cc:	2300      	movs	r3, #0
}
 800a0ce:	4618      	mov	r0, r3
 800a0d0:	3714      	adds	r7, #20
 800a0d2:	46bd      	mov	sp, r7
 800a0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d8:	4770      	bx	lr
 800a0da:	bf00      	nop

0800a0dc <SAI_InterruptFlag>:
  *                the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, uint32_t mode)
{
 800a0dc:	b480      	push	{r7}
 800a0de:	b085      	sub	sp, #20
 800a0e0:	af00      	add	r7, sp, #0
 800a0e2:	6078      	str	r0, [r7, #4]
 800a0e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800a0e6:	2301      	movs	r3, #1
 800a0e8:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 800a0ea:	683b      	ldr	r3, [r7, #0]
 800a0ec:	2b01      	cmp	r3, #1
 800a0ee:	d103      	bne.n	800a0f8 <SAI_InterruptFlag+0x1c>
  {
    tmpIT |= SAI_IT_FREQ;
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	f043 0308 	orr.w	r3, r3, #8
 800a0f6:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a0fc:	2b08      	cmp	r3, #8
 800a0fe:	d10b      	bne.n	800a118 <SAI_InterruptFlag+0x3c>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800a104:	2b03      	cmp	r3, #3
 800a106:	d003      	beq.n	800a110 <SAI_InterruptFlag+0x34>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	685b      	ldr	r3, [r3, #4]
 800a10c:	2b01      	cmp	r3, #1
 800a10e:	d103      	bne.n	800a118 <SAI_InterruptFlag+0x3c>
  {
    tmpIT |= SAI_IT_CNRDY;
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	f043 0310 	orr.w	r3, r3, #16
 800a116:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	685b      	ldr	r3, [r3, #4]
 800a11c:	2b03      	cmp	r3, #3
 800a11e:	d003      	beq.n	800a128 <SAI_InterruptFlag+0x4c>
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	685b      	ldr	r3, [r3, #4]
 800a124:	2b02      	cmp	r3, #2
 800a126:	d104      	bne.n	800a132 <SAI_InterruptFlag+0x56>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800a12e:	60fb      	str	r3, [r7, #12]
 800a130:	e003      	b.n	800a13a <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	f043 0304 	orr.w	r3, r3, #4
 800a138:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800a13a:	68fb      	ldr	r3, [r7, #12]
}
 800a13c:	4618      	mov	r0, r3
 800a13e:	3714      	adds	r7, #20
 800a140:	46bd      	mov	sp, r7
 800a142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a146:	4770      	bx	lr

0800a148 <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800a148:	b480      	push	{r7}
 800a14a:	b085      	sub	sp, #20
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7 / 1000);
 800a150:	4b17      	ldr	r3, [pc, #92]	@ (800a1b0 <SAI_Disable+0x68>)
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	4a17      	ldr	r2, [pc, #92]	@ (800a1b4 <SAI_Disable+0x6c>)
 800a156:	fba2 2303 	umull	r2, r3, r2, r3
 800a15a:	0b1b      	lsrs	r3, r3, #12
 800a15c:	009b      	lsls	r3, r3, #2
 800a15e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800a160:	2300      	movs	r3, #0
 800a162:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	681a      	ldr	r2, [r3, #0]
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800a172:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	1e5a      	subs	r2, r3, #1
 800a178:	60fa      	str	r2, [r7, #12]
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d10a      	bne.n	800a194 <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a184:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 800a18e:	2303      	movs	r3, #3
 800a190:	72fb      	strb	r3, [r7, #11]
      break;
 800a192:	e006      	b.n	800a1a2 <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d1e8      	bne.n	800a174 <SAI_Disable+0x2c>

  return status;
 800a1a2:	7afb      	ldrb	r3, [r7, #11]
}
 800a1a4:	4618      	mov	r0, r3
 800a1a6:	3714      	adds	r7, #20
 800a1a8:	46bd      	mov	sp, r7
 800a1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ae:	4770      	bx	lr
 800a1b0:	20012000 	.word	0x20012000
 800a1b4:	95cbec1b 	.word	0x95cbec1b

0800a1b8 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 800a1b8:	b580      	push	{r7, lr}
 800a1ba:	b084      	sub	sp, #16
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1c4:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	69db      	ldr	r3, [r3, #28]
 800a1ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a1ce:	d01c      	beq.n	800a20a <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	2200      	movs	r2, #0
 800a1d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	681a      	ldr	r2, [r3, #0]
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800a1e6:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800a1e8:	2100      	movs	r1, #0
 800a1ea:	68f8      	ldr	r0, [r7, #12]
 800a1ec:	f7ff ff76 	bl	800a0dc <SAI_InterruptFlag>
 800a1f0:	4603      	mov	r3, r0
 800a1f2:	43d9      	mvns	r1, r3
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	691a      	ldr	r2, [r3, #16]
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	400a      	ands	r2, r1
 800a200:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	2201      	movs	r2, #1
 800a206:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 800a20a:	68f8      	ldr	r0, [r7, #12]
 800a20c:	f7ff fe10 	bl	8009e30 <HAL_SAI_TxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800a210:	bf00      	nop
 800a212:	3710      	adds	r7, #16
 800a214:	46bd      	mov	sp, r7
 800a216:	bd80      	pop	{r7, pc}

0800a218 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a218:	b580      	push	{r7, lr}
 800a21a:	b084      	sub	sp, #16
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a224:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 800a226:	68f8      	ldr	r0, [r7, #12]
 800a228:	f7ff fe0c 	bl	8009e44 <HAL_SAI_TxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800a22c:	bf00      	nop
 800a22e:	3710      	adds	r7, #16
 800a230:	46bd      	mov	sp, r7
 800a232:	bd80      	pop	{r7, pc}

0800a234 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800a234:	b580      	push	{r7, lr}
 800a236:	b084      	sub	sp, #16
 800a238:	af00      	add	r7, sp, #0
 800a23a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a240:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	69db      	ldr	r3, [r3, #28]
 800a246:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a24a:	d01c      	beq.n	800a286 <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	681a      	ldr	r2, [r3, #0]
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800a25a:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	2200      	movs	r2, #0
 800a260:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800a264:	2100      	movs	r1, #0
 800a266:	68f8      	ldr	r0, [r7, #12]
 800a268:	f7ff ff38 	bl	800a0dc <SAI_InterruptFlag>
 800a26c:	4603      	mov	r3, r0
 800a26e:	43d9      	mvns	r1, r3
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	691a      	ldr	r2, [r3, #16]
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	400a      	ands	r2, r1
 800a27c:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	2201      	movs	r2, #1
 800a282:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 800a286:	68f8      	ldr	r0, [r7, #12]
 800a288:	f7f7 fc44 	bl	8001b14 <HAL_SAI_RxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800a28c:	bf00      	nop
 800a28e:	3710      	adds	r7, #16
 800a290:	46bd      	mov	sp, r7
 800a292:	bd80      	pop	{r7, pc}

0800a294 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a294:	b580      	push	{r7, lr}
 800a296:	b084      	sub	sp, #16
 800a298:	af00      	add	r7, sp, #0
 800a29a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2a0:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 800a2a2:	68f8      	ldr	r0, [r7, #12]
 800a2a4:	f7ff fdd8 	bl	8009e58 <HAL_SAI_RxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800a2a8:	bf00      	nop
 800a2aa:	3710      	adds	r7, #16
 800a2ac:	46bd      	mov	sp, r7
 800a2ae:	bd80      	pop	{r7, pc}

0800a2b0 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800a2b0:	b580      	push	{r7, lr}
 800a2b2:	b084      	sub	sp, #16
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2bc:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a2c4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if ((hsai->hdmatx->ErrorCode == HAL_DMA_ERROR_TE) || (hsai->hdmarx->ErrorCode == HAL_DMA_ERROR_TE))
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a2d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a2d4:	2b01      	cmp	r3, #1
 800a2d6:	d004      	beq.n	800a2e2 <SAI_DMAError+0x32>
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a2dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a2de:	2b01      	cmp	r3, #1
 800a2e0:	d112      	bne.n	800a308 <SAI_DMAError+0x58>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	681a      	ldr	r2, [r3, #0]
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800a2f0:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 800a2f2:	68f8      	ldr	r0, [r7, #12]
 800a2f4:	f7ff ff28 	bl	800a148 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	2201      	movs	r2, #1
 800a2fc:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	2200      	movs	r2, #0
 800a304:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  }
  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800a308:	68f8      	ldr	r0, [r7, #12]
 800a30a:	f7ff fdaf 	bl	8009e6c <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800a30e:	bf00      	nop
 800a310:	3710      	adds	r7, #16
 800a312:	46bd      	mov	sp, r7
 800a314:	bd80      	pop	{r7, pc}

0800a316 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800a316:	b580      	push	{r7, lr}
 800a318:	b082      	sub	sp, #8
 800a31a:	af00      	add	r7, sp, #0
 800a31c:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	2b00      	cmp	r3, #0
 800a322:	d101      	bne.n	800a328 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800a324:	2301      	movs	r3, #1
 800a326:	e022      	b.n	800a36e <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800a32e:	b2db      	uxtb	r3, r3
 800a330:	2b00      	cmp	r3, #0
 800a332:	d105      	bne.n	800a340 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	2200      	movs	r2, #0
 800a338:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800a33a:	6878      	ldr	r0, [r7, #4]
 800a33c:	f7f8 f876 	bl	800242c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	2203      	movs	r2, #3
 800a344:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800a348:	6878      	ldr	r0, [r7, #4]
 800a34a:	f000 f815 	bl	800a378 <HAL_SD_InitCard>
 800a34e:	4603      	mov	r3, r0
 800a350:	2b00      	cmp	r3, #0
 800a352:	d001      	beq.n	800a358 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800a354:	2301      	movs	r3, #1
 800a356:	e00a      	b.n	800a36e <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	2200      	movs	r2, #0
 800a35c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	2200      	movs	r2, #0
 800a362:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	2201      	movs	r2, #1
 800a368:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800a36c:	2300      	movs	r3, #0
}
 800a36e:	4618      	mov	r0, r3
 800a370:	3708      	adds	r7, #8
 800a372:	46bd      	mov	sp, r7
 800a374:	bd80      	pop	{r7, pc}
	...

0800a378 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800a378:	b5b0      	push	{r4, r5, r7, lr}
 800a37a:	b08e      	sub	sp, #56	@ 0x38
 800a37c:	af04      	add	r7, sp, #16
 800a37e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800a380:	2300      	movs	r3, #0
 800a382:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 800a384:	2300      	movs	r3, #0
 800a386:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800a388:	2300      	movs	r3, #0
 800a38a:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800a38c:	2300      	movs	r3, #0
 800a38e:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800a390:	2300      	movs	r3, #0
 800a392:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 800a394:	2376      	movs	r3, #118	@ 0x76
 800a396:	623b      	str	r3, [r7, #32]

  /* Initialize SDMMC peripheral interface with default configuration */
  SDMMC_Init(hsd->Instance, Init);
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681d      	ldr	r5, [r3, #0]
 800a39c:	466c      	mov	r4, sp
 800a39e:	f107 0318 	add.w	r3, r7, #24
 800a3a2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a3a6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a3aa:	f107 030c 	add.w	r3, r7, #12
 800a3ae:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a3b0:	4628      	mov	r0, r5
 800a3b2:	f002 ffc3 	bl	800d33c <SDMMC_Init>

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	685a      	ldr	r2, [r3, #4]
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a3c4:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	4618      	mov	r0, r3
 800a3cc:	f002 ffef 	bl	800d3ae <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	685a      	ldr	r2, [r3, #4]
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a3de:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800a3e0:	2002      	movs	r0, #2
 800a3e2:	f7f8 fe59 	bl	8003098 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800a3e6:	6878      	ldr	r0, [r7, #4]
 800a3e8:	f000 fe10 	bl	800b00c <SD_PowerON>
 800a3ec:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800a3ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d00b      	beq.n	800a40c <HAL_SD_InitCard+0x94>
  {
    hsd->State = HAL_SD_STATE_READY;
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	2201      	movs	r2, #1
 800a3f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a402:	431a      	orrs	r2, r3
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800a408:	2301      	movs	r3, #1
 800a40a:	e02e      	b.n	800a46a <HAL_SD_InitCard+0xf2>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800a40c:	6878      	ldr	r0, [r7, #4]
 800a40e:	f000 fd2f 	bl	800ae70 <SD_InitCard>
 800a412:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800a414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a416:	2b00      	cmp	r3, #0
 800a418:	d00b      	beq.n	800a432 <HAL_SD_InitCard+0xba>
  {
    hsd->State = HAL_SD_STATE_READY;
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	2201      	movs	r2, #1
 800a41e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a428:	431a      	orrs	r2, r3
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800a42e:	2301      	movs	r3, #1
 800a430:	e01b      	b.n	800a46a <HAL_SD_InitCard+0xf2>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a43a:	4618      	mov	r0, r3
 800a43c:	f003 f84a 	bl	800d4d4 <SDMMC_CmdBlockLength>
 800a440:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800a442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a444:	2b00      	cmp	r3, #0
 800a446:	d00f      	beq.n	800a468 <HAL_SD_InitCard+0xf0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	4a09      	ldr	r2, [pc, #36]	@ (800a474 <HAL_SD_InitCard+0xfc>)
 800a44e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a456:	431a      	orrs	r2, r3
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	2201      	movs	r2, #1
 800a460:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800a464:	2301      	movs	r3, #1
 800a466:	e000      	b.n	800a46a <HAL_SD_InitCard+0xf2>
  }

  return HAL_OK;
 800a468:	2300      	movs	r3, #0
}
 800a46a:	4618      	mov	r0, r3
 800a46c:	3728      	adds	r7, #40	@ 0x28
 800a46e:	46bd      	mov	sp, r7
 800a470:	bdb0      	pop	{r4, r5, r7, pc}
 800a472:	bf00      	nop
 800a474:	004005ff 	.word	0x004005ff

0800a478 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800a478:	b580      	push	{r7, lr}
 800a47a:	b08c      	sub	sp, #48	@ 0x30
 800a47c:	af00      	add	r7, sp, #0
 800a47e:	60f8      	str	r0, [r7, #12]
 800a480:	60b9      	str	r1, [r7, #8]
 800a482:	607a      	str	r2, [r7, #4]
 800a484:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800a48a:	68bb      	ldr	r3, [r7, #8]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d107      	bne.n	800a4a0 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a494:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800a49c:	2301      	movs	r3, #1
 800a49e:	e0c3      	b.n	800a628 <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800a4a6:	b2db      	uxtb	r3, r3
 800a4a8:	2b01      	cmp	r3, #1
 800a4aa:	f040 80bc 	bne.w	800a626 <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	2200      	movs	r2, #0
 800a4b2:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800a4b4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a4b6:	683b      	ldr	r3, [r7, #0]
 800a4b8:	441a      	add	r2, r3
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a4be:	429a      	cmp	r2, r3
 800a4c0:	d907      	bls.n	800a4d2 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4c6:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800a4ce:	2301      	movs	r3, #1
 800a4d0:	e0aa      	b.n	800a628 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	2203      	movs	r2, #3
 800a4d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	2200      	movs	r2, #0
 800a4e0:	62da      	str	r2, [r3, #44]	@ 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 800a4f0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4f6:	4a4e      	ldr	r2, [pc, #312]	@ (800a630 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 800a4f8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4fe:	4a4d      	ldr	r2, [pc, #308]	@ (800a634 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 800a500:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a506:	2200      	movs	r2, #0
 800a508:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a50e:	2200      	movs	r2, #0
 800a510:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a522:	689a      	ldr	r2, [r3, #8]
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	430a      	orrs	r2, r1
 800a52c:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	3380      	adds	r3, #128	@ 0x80
 800a538:	4619      	mov	r1, r3
 800a53a:	68ba      	ldr	r2, [r7, #8]
 800a53c:	683b      	ldr	r3, [r7, #0]
 800a53e:	025b      	lsls	r3, r3, #9
 800a540:	089b      	lsrs	r3, r3, #2
 800a542:	f7f9 fb61 	bl	8003c08 <HAL_DMA_Start_IT>
 800a546:	4603      	mov	r3, r0
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d017      	beq.n	800a57c <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 800a55a:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	4a35      	ldr	r2, [pc, #212]	@ (800a638 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800a562:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a568:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	2201      	movs	r2, #1
 800a574:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800a578:	2301      	movs	r3, #1
 800a57a:	e055      	b.n	800a628 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	f042 0208 	orr.w	r2, r2, #8
 800a58a:	62da      	str	r2, [r3, #44]	@ 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a590:	2b01      	cmp	r3, #1
 800a592:	d002      	beq.n	800a59a <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 800a594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a596:	025b      	lsls	r3, r3, #9
 800a598:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a59a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a59e:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800a5a0:	683b      	ldr	r3, [r7, #0]
 800a5a2:	025b      	lsls	r3, r3, #9
 800a5a4:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800a5a6:	2390      	movs	r3, #144	@ 0x90
 800a5a8:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800a5aa:	2302      	movs	r3, #2
 800a5ac:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800a5ae:	2300      	movs	r3, #0
 800a5b0:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800a5b2:	2301      	movs	r3, #1
 800a5b4:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	f107 0210 	add.w	r2, r7, #16
 800a5be:	4611      	mov	r1, r2
 800a5c0:	4618      	mov	r0, r3
 800a5c2:	f002 ff5b 	bl	800d47c <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800a5c6:	683b      	ldr	r3, [r7, #0]
 800a5c8:	2b01      	cmp	r3, #1
 800a5ca:	d90a      	bls.n	800a5e2 <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	2282      	movs	r2, #130	@ 0x82
 800a5d0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a5d8:	4618      	mov	r0, r3
 800a5da:	f002 ffbf 	bl	800d55c <SDMMC_CmdReadMultiBlock>
 800a5de:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800a5e0:	e009      	b.n	800a5f6 <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	2281      	movs	r2, #129	@ 0x81
 800a5e6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a5ee:	4618      	mov	r0, r3
 800a5f0:	f002 ff92 	bl	800d518 <SDMMC_CmdReadSingleBlock>
 800a5f4:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800a5f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d012      	beq.n	800a622 <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	4a0d      	ldr	r2, [pc, #52]	@ (800a638 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800a602:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a608:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a60a:	431a      	orrs	r2, r3
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	2201      	movs	r2, #1
 800a614:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	2200      	movs	r2, #0
 800a61c:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 800a61e:	2301      	movs	r3, #1
 800a620:	e002      	b.n	800a628 <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 800a622:	2300      	movs	r3, #0
 800a624:	e000      	b.n	800a628 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 800a626:	2302      	movs	r3, #2
  }
}
 800a628:	4618      	mov	r0, r3
 800a62a:	3730      	adds	r7, #48	@ 0x30
 800a62c:	46bd      	mov	sp, r7
 800a62e:	bd80      	pop	{r7, pc}
 800a630:	0800ad5b 	.word	0x0800ad5b
 800a634:	0800adcd 	.word	0x0800adcd
 800a638:	004005ff 	.word	0x004005ff

0800a63c <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800a63c:	b580      	push	{r7, lr}
 800a63e:	b08c      	sub	sp, #48	@ 0x30
 800a640:	af00      	add	r7, sp, #0
 800a642:	60f8      	str	r0, [r7, #12]
 800a644:	60b9      	str	r1, [r7, #8]
 800a646:	607a      	str	r2, [r7, #4]
 800a648:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800a64e:	68bb      	ldr	r3, [r7, #8]
 800a650:	2b00      	cmp	r3, #0
 800a652:	d107      	bne.n	800a664 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a658:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800a660:	2301      	movs	r3, #1
 800a662:	e0c6      	b.n	800a7f2 <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800a66a:	b2db      	uxtb	r3, r3
 800a66c:	2b01      	cmp	r3, #1
 800a66e:	f040 80bf 	bne.w	800a7f0 <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	2200      	movs	r2, #0
 800a676:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800a678:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a67a:	683b      	ldr	r3, [r7, #0]
 800a67c:	441a      	add	r2, r3
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a682:	429a      	cmp	r2, r3
 800a684:	d907      	bls.n	800a696 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a68a:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800a692:	2301      	movs	r3, #1
 800a694:	e0ad      	b.n	800a7f2 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	2203      	movs	r2, #3
 800a69a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	2200      	movs	r2, #0
 800a6a4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	f042 021a 	orr.w	r2, r2, #26
 800a6b4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6ba:	4a50      	ldr	r2, [pc, #320]	@ (800a7fc <HAL_SD_WriteBlocks_DMA+0x1c0>)
 800a6bc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6c2:	4a4f      	ldr	r2, [pc, #316]	@ (800a800 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 800a6c4:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a6d2:	2b01      	cmp	r3, #1
 800a6d4:	d002      	beq.n	800a6dc <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800a6d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6d8:	025b      	lsls	r3, r3, #9
 800a6da:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800a6dc:	683b      	ldr	r3, [r7, #0]
 800a6de:	2b01      	cmp	r3, #1
 800a6e0:	d90a      	bls.n	800a6f8 <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	22a0      	movs	r2, #160	@ 0xa0
 800a6e6:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a6ee:	4618      	mov	r0, r3
 800a6f0:	f002 ff78 	bl	800d5e4 <SDMMC_CmdWriteMultiBlock>
 800a6f4:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800a6f6:	e009      	b.n	800a70c <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	2290      	movs	r2, #144	@ 0x90
 800a6fc:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a704:	4618      	mov	r0, r3
 800a706:	f002 ff4b 	bl	800d5a0 <SDMMC_CmdWriteSingleBlock>
 800a70a:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800a70c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d012      	beq.n	800a738 <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	4a3b      	ldr	r2, [pc, #236]	@ (800a804 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800a718:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a71e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a720:	431a      	orrs	r2, r3
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	2201      	movs	r2, #1
 800a72a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	2200      	movs	r2, #0
 800a732:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800a734:	2301      	movs	r3, #1
 800a736:	e05c      	b.n	800a7f2 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	f042 0208 	orr.w	r2, r2, #8
 800a746:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a74c:	2240      	movs	r2, #64	@ 0x40
 800a74e:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a760:	689a      	ldr	r2, [r3, #8]
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	430a      	orrs	r2, r1
 800a76a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800a770:	68b9      	ldr	r1, [r7, #8]
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	3380      	adds	r3, #128	@ 0x80
 800a778:	461a      	mov	r2, r3
 800a77a:	683b      	ldr	r3, [r7, #0]
 800a77c:	025b      	lsls	r3, r3, #9
 800a77e:	089b      	lsrs	r3, r3, #2
 800a780:	f7f9 fa42 	bl	8003c08 <HAL_DMA_Start_IT>
 800a784:	4603      	mov	r3, r0
 800a786:	2b00      	cmp	r3, #0
 800a788:	d01a      	beq.n	800a7c0 <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	f022 021a 	bic.w	r2, r2, #26
 800a798:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	4a19      	ldr	r2, [pc, #100]	@ (800a804 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800a7a0:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7a6:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	2201      	movs	r2, #1
 800a7b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	2200      	movs	r2, #0
 800a7ba:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800a7bc:	2301      	movs	r3, #1
 800a7be:	e018      	b.n	800a7f2 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a7c0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a7c4:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800a7c6:	683b      	ldr	r3, [r7, #0]
 800a7c8:	025b      	lsls	r3, r3, #9
 800a7ca:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800a7cc:	2390      	movs	r3, #144	@ 0x90
 800a7ce:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800a7d0:	2300      	movs	r3, #0
 800a7d2:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800a7d8:	2301      	movs	r3, #1
 800a7da:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	f107 0210 	add.w	r2, r7, #16
 800a7e4:	4611      	mov	r1, r2
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	f002 fe48 	bl	800d47c <SDMMC_ConfigData>

      return HAL_OK;
 800a7ec:	2300      	movs	r3, #0
 800a7ee:	e000      	b.n	800a7f2 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 800a7f0:	2302      	movs	r3, #2
  }
}
 800a7f2:	4618      	mov	r0, r3
 800a7f4:	3730      	adds	r7, #48	@ 0x30
 800a7f6:	46bd      	mov	sp, r7
 800a7f8:	bd80      	pop	{r7, pc}
 800a7fa:	bf00      	nop
 800a7fc:	0800ad31 	.word	0x0800ad31
 800a800:	0800adcd 	.word	0x0800adcd
 800a804:	004005ff 	.word	0x004005ff

0800a808 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800a808:	b480      	push	{r7}
 800a80a:	b083      	sub	sp, #12
 800a80c:	af00      	add	r7, sp, #0
 800a80e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800a810:	bf00      	nop
 800a812:	370c      	adds	r7, #12
 800a814:	46bd      	mov	sp, r7
 800a816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a81a:	4770      	bx	lr

0800a81c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800a81c:	b480      	push	{r7}
 800a81e:	b083      	sub	sp, #12
 800a820:	af00      	add	r7, sp, #0
 800a822:	6078      	str	r0, [r7, #4]
 800a824:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a82a:	0f9b      	lsrs	r3, r3, #30
 800a82c:	b2da      	uxtb	r2, r3
 800a82e:	683b      	ldr	r3, [r7, #0]
 800a830:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a836:	0e9b      	lsrs	r3, r3, #26
 800a838:	b2db      	uxtb	r3, r3
 800a83a:	f003 030f 	and.w	r3, r3, #15
 800a83e:	b2da      	uxtb	r2, r3
 800a840:	683b      	ldr	r3, [r7, #0]
 800a842:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a848:	0e1b      	lsrs	r3, r3, #24
 800a84a:	b2db      	uxtb	r3, r3
 800a84c:	f003 0303 	and.w	r3, r3, #3
 800a850:	b2da      	uxtb	r2, r3
 800a852:	683b      	ldr	r3, [r7, #0]
 800a854:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a85a:	0c1b      	lsrs	r3, r3, #16
 800a85c:	b2da      	uxtb	r2, r3
 800a85e:	683b      	ldr	r3, [r7, #0]
 800a860:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a866:	0a1b      	lsrs	r3, r3, #8
 800a868:	b2da      	uxtb	r2, r3
 800a86a:	683b      	ldr	r3, [r7, #0]
 800a86c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a872:	b2da      	uxtb	r2, r3
 800a874:	683b      	ldr	r3, [r7, #0]
 800a876:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a87c:	0d1b      	lsrs	r3, r3, #20
 800a87e:	b29a      	uxth	r2, r3
 800a880:	683b      	ldr	r3, [r7, #0]
 800a882:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a888:	0c1b      	lsrs	r3, r3, #16
 800a88a:	b2db      	uxtb	r3, r3
 800a88c:	f003 030f 	and.w	r3, r3, #15
 800a890:	b2da      	uxtb	r2, r3
 800a892:	683b      	ldr	r3, [r7, #0]
 800a894:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a89a:	0bdb      	lsrs	r3, r3, #15
 800a89c:	b2db      	uxtb	r3, r3
 800a89e:	f003 0301 	and.w	r3, r3, #1
 800a8a2:	b2da      	uxtb	r2, r3
 800a8a4:	683b      	ldr	r3, [r7, #0]
 800a8a6:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a8ac:	0b9b      	lsrs	r3, r3, #14
 800a8ae:	b2db      	uxtb	r3, r3
 800a8b0:	f003 0301 	and.w	r3, r3, #1
 800a8b4:	b2da      	uxtb	r2, r3
 800a8b6:	683b      	ldr	r3, [r7, #0]
 800a8b8:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a8be:	0b5b      	lsrs	r3, r3, #13
 800a8c0:	b2db      	uxtb	r3, r3
 800a8c2:	f003 0301 	and.w	r3, r3, #1
 800a8c6:	b2da      	uxtb	r2, r3
 800a8c8:	683b      	ldr	r3, [r7, #0]
 800a8ca:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a8d0:	0b1b      	lsrs	r3, r3, #12
 800a8d2:	b2db      	uxtb	r3, r3
 800a8d4:	f003 0301 	and.w	r3, r3, #1
 800a8d8:	b2da      	uxtb	r2, r3
 800a8da:	683b      	ldr	r3, [r7, #0]
 800a8dc:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800a8de:	683b      	ldr	r3, [r7, #0]
 800a8e0:	2200      	movs	r2, #0
 800a8e2:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d163      	bne.n	800a9b4 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a8f0:	009a      	lsls	r2, r3, #2
 800a8f2:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800a8f6:	4013      	ands	r3, r2
 800a8f8:	687a      	ldr	r2, [r7, #4]
 800a8fa:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800a8fc:	0f92      	lsrs	r2, r2, #30
 800a8fe:	431a      	orrs	r2, r3
 800a900:	683b      	ldr	r3, [r7, #0]
 800a902:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a908:	0edb      	lsrs	r3, r3, #27
 800a90a:	b2db      	uxtb	r3, r3
 800a90c:	f003 0307 	and.w	r3, r3, #7
 800a910:	b2da      	uxtb	r2, r3
 800a912:	683b      	ldr	r3, [r7, #0]
 800a914:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a91a:	0e1b      	lsrs	r3, r3, #24
 800a91c:	b2db      	uxtb	r3, r3
 800a91e:	f003 0307 	and.w	r3, r3, #7
 800a922:	b2da      	uxtb	r2, r3
 800a924:	683b      	ldr	r3, [r7, #0]
 800a926:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a92c:	0d5b      	lsrs	r3, r3, #21
 800a92e:	b2db      	uxtb	r3, r3
 800a930:	f003 0307 	and.w	r3, r3, #7
 800a934:	b2da      	uxtb	r2, r3
 800a936:	683b      	ldr	r3, [r7, #0]
 800a938:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a93e:	0c9b      	lsrs	r3, r3, #18
 800a940:	b2db      	uxtb	r3, r3
 800a942:	f003 0307 	and.w	r3, r3, #7
 800a946:	b2da      	uxtb	r2, r3
 800a948:	683b      	ldr	r3, [r7, #0]
 800a94a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a950:	0bdb      	lsrs	r3, r3, #15
 800a952:	b2db      	uxtb	r3, r3
 800a954:	f003 0307 	and.w	r3, r3, #7
 800a958:	b2da      	uxtb	r2, r3
 800a95a:	683b      	ldr	r3, [r7, #0]
 800a95c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800a95e:	683b      	ldr	r3, [r7, #0]
 800a960:	691b      	ldr	r3, [r3, #16]
 800a962:	1c5a      	adds	r2, r3, #1
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800a968:	683b      	ldr	r3, [r7, #0]
 800a96a:	7e1b      	ldrb	r3, [r3, #24]
 800a96c:	b2db      	uxtb	r3, r3
 800a96e:	f003 0307 	and.w	r3, r3, #7
 800a972:	3302      	adds	r3, #2
 800a974:	2201      	movs	r2, #1
 800a976:	fa02 f303 	lsl.w	r3, r2, r3
 800a97a:	687a      	ldr	r2, [r7, #4]
 800a97c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800a97e:	fb03 f202 	mul.w	r2, r3, r2
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800a986:	683b      	ldr	r3, [r7, #0]
 800a988:	7a1b      	ldrb	r3, [r3, #8]
 800a98a:	b2db      	uxtb	r3, r3
 800a98c:	f003 030f 	and.w	r3, r3, #15
 800a990:	2201      	movs	r2, #1
 800a992:	409a      	lsls	r2, r3
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a99c:	687a      	ldr	r2, [r7, #4]
 800a99e:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800a9a0:	0a52      	lsrs	r2, r2, #9
 800a9a2:	fb03 f202 	mul.w	r2, r3, r2
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a9b0:	661a      	str	r2, [r3, #96]	@ 0x60
 800a9b2:	e031      	b.n	800aa18 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a9b8:	2b01      	cmp	r3, #1
 800a9ba:	d11d      	bne.n	800a9f8 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a9c0:	041b      	lsls	r3, r3, #16
 800a9c2:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a9ca:	0c1b      	lsrs	r3, r3, #16
 800a9cc:	431a      	orrs	r2, r3
 800a9ce:	683b      	ldr	r3, [r7, #0]
 800a9d0:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800a9d2:	683b      	ldr	r3, [r7, #0]
 800a9d4:	691b      	ldr	r3, [r3, #16]
 800a9d6:	3301      	adds	r3, #1
 800a9d8:	029a      	lsls	r2, r3, #10
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a9ec:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	661a      	str	r2, [r3, #96]	@ 0x60
 800a9f6:	e00f      	b.n	800aa18 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	4a58      	ldr	r2, [pc, #352]	@ (800ab60 <HAL_SD_GetCardCSD+0x344>)
 800a9fe:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa04:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	2201      	movs	r2, #1
 800aa10:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800aa14:	2301      	movs	r3, #1
 800aa16:	e09d      	b.n	800ab54 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aa1c:	0b9b      	lsrs	r3, r3, #14
 800aa1e:	b2db      	uxtb	r3, r3
 800aa20:	f003 0301 	and.w	r3, r3, #1
 800aa24:	b2da      	uxtb	r2, r3
 800aa26:	683b      	ldr	r3, [r7, #0]
 800aa28:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aa2e:	09db      	lsrs	r3, r3, #7
 800aa30:	b2db      	uxtb	r3, r3
 800aa32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aa36:	b2da      	uxtb	r2, r3
 800aa38:	683b      	ldr	r3, [r7, #0]
 800aa3a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aa40:	b2db      	uxtb	r3, r3
 800aa42:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aa46:	b2da      	uxtb	r2, r3
 800aa48:	683b      	ldr	r3, [r7, #0]
 800aa4a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aa50:	0fdb      	lsrs	r3, r3, #31
 800aa52:	b2da      	uxtb	r2, r3
 800aa54:	683b      	ldr	r3, [r7, #0]
 800aa56:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aa5c:	0f5b      	lsrs	r3, r3, #29
 800aa5e:	b2db      	uxtb	r3, r3
 800aa60:	f003 0303 	and.w	r3, r3, #3
 800aa64:	b2da      	uxtb	r2, r3
 800aa66:	683b      	ldr	r3, [r7, #0]
 800aa68:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aa6e:	0e9b      	lsrs	r3, r3, #26
 800aa70:	b2db      	uxtb	r3, r3
 800aa72:	f003 0307 	and.w	r3, r3, #7
 800aa76:	b2da      	uxtb	r2, r3
 800aa78:	683b      	ldr	r3, [r7, #0]
 800aa7a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aa80:	0d9b      	lsrs	r3, r3, #22
 800aa82:	b2db      	uxtb	r3, r3
 800aa84:	f003 030f 	and.w	r3, r3, #15
 800aa88:	b2da      	uxtb	r2, r3
 800aa8a:	683b      	ldr	r3, [r7, #0]
 800aa8c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aa92:	0d5b      	lsrs	r3, r3, #21
 800aa94:	b2db      	uxtb	r3, r3
 800aa96:	f003 0301 	and.w	r3, r3, #1
 800aa9a:	b2da      	uxtb	r2, r3
 800aa9c:	683b      	ldr	r3, [r7, #0]
 800aa9e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800aaa2:	683b      	ldr	r3, [r7, #0]
 800aaa4:	2200      	movs	r2, #0
 800aaa6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aaae:	0c1b      	lsrs	r3, r3, #16
 800aab0:	b2db      	uxtb	r3, r3
 800aab2:	f003 0301 	and.w	r3, r3, #1
 800aab6:	b2da      	uxtb	r2, r3
 800aab8:	683b      	ldr	r3, [r7, #0]
 800aaba:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aac2:	0bdb      	lsrs	r3, r3, #15
 800aac4:	b2db      	uxtb	r3, r3
 800aac6:	f003 0301 	and.w	r3, r3, #1
 800aaca:	b2da      	uxtb	r2, r3
 800aacc:	683b      	ldr	r3, [r7, #0]
 800aace:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aad6:	0b9b      	lsrs	r3, r3, #14
 800aad8:	b2db      	uxtb	r3, r3
 800aada:	f003 0301 	and.w	r3, r3, #1
 800aade:	b2da      	uxtb	r2, r3
 800aae0:	683b      	ldr	r3, [r7, #0]
 800aae2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aaea:	0b5b      	lsrs	r3, r3, #13
 800aaec:	b2db      	uxtb	r3, r3
 800aaee:	f003 0301 	and.w	r3, r3, #1
 800aaf2:	b2da      	uxtb	r2, r3
 800aaf4:	683b      	ldr	r3, [r7, #0]
 800aaf6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aafe:	0b1b      	lsrs	r3, r3, #12
 800ab00:	b2db      	uxtb	r3, r3
 800ab02:	f003 0301 	and.w	r3, r3, #1
 800ab06:	b2da      	uxtb	r2, r3
 800ab08:	683b      	ldr	r3, [r7, #0]
 800ab0a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ab12:	0a9b      	lsrs	r3, r3, #10
 800ab14:	b2db      	uxtb	r3, r3
 800ab16:	f003 0303 	and.w	r3, r3, #3
 800ab1a:	b2da      	uxtb	r2, r3
 800ab1c:	683b      	ldr	r3, [r7, #0]
 800ab1e:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ab26:	0a1b      	lsrs	r3, r3, #8
 800ab28:	b2db      	uxtb	r3, r3
 800ab2a:	f003 0303 	and.w	r3, r3, #3
 800ab2e:	b2da      	uxtb	r2, r3
 800ab30:	683b      	ldr	r3, [r7, #0]
 800ab32:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ab3a:	085b      	lsrs	r3, r3, #1
 800ab3c:	b2db      	uxtb	r3, r3
 800ab3e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ab42:	b2da      	uxtb	r2, r3
 800ab44:	683b      	ldr	r3, [r7, #0]
 800ab46:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800ab4a:	683b      	ldr	r3, [r7, #0]
 800ab4c:	2201      	movs	r2, #1
 800ab4e:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800ab52:	2300      	movs	r3, #0
}
 800ab54:	4618      	mov	r0, r3
 800ab56:	370c      	adds	r7, #12
 800ab58:	46bd      	mov	sp, r7
 800ab5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab5e:	4770      	bx	lr
 800ab60:	004005ff 	.word	0x004005ff

0800ab64 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800ab64:	b480      	push	{r7}
 800ab66:	b083      	sub	sp, #12
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	6078      	str	r0, [r7, #4]
 800ab6c:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ab72:	683b      	ldr	r3, [r7, #0]
 800ab74:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ab7a:	683b      	ldr	r3, [r7, #0]
 800ab7c:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ab82:	683b      	ldr	r3, [r7, #0]
 800ab84:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ab8a:	683b      	ldr	r3, [r7, #0]
 800ab8c:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ab92:	683b      	ldr	r3, [r7, #0]
 800ab94:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800ab9a:	683b      	ldr	r3, [r7, #0]
 800ab9c:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800aba2:	683b      	ldr	r3, [r7, #0]
 800aba4:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800abaa:	683b      	ldr	r3, [r7, #0]
 800abac:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800abae:	2300      	movs	r3, #0
}
 800abb0:	4618      	mov	r0, r3
 800abb2:	370c      	adds	r7, #12
 800abb4:	46bd      	mov	sp, r7
 800abb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abba:	4770      	bx	lr

0800abbc <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800abbc:	b5b0      	push	{r4, r5, r7, lr}
 800abbe:	b08e      	sub	sp, #56	@ 0x38
 800abc0:	af04      	add	r7, sp, #16
 800abc2:	6078      	str	r0, [r7, #4]
 800abc4:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800abc6:	2300      	movs	r3, #0
 800abc8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	2203      	movs	r2, #3
 800abd0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800abd8:	2b03      	cmp	r3, #3
 800abda:	d02e      	beq.n	800ac3a <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 800abdc:	683b      	ldr	r3, [r7, #0]
 800abde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800abe2:	d106      	bne.n	800abf2 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800abe8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	639a      	str	r2, [r3, #56]	@ 0x38
 800abf0:	e029      	b.n	800ac46 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800abf2:	683b      	ldr	r3, [r7, #0]
 800abf4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800abf8:	d10a      	bne.n	800ac10 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800abfa:	6878      	ldr	r0, [r7, #4]
 800abfc:	f000 fabc 	bl	800b178 <SD_WideBus_Enable>
 800ac00:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ac06:	6a3b      	ldr	r3, [r7, #32]
 800ac08:	431a      	orrs	r2, r3
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	639a      	str	r2, [r3, #56]	@ 0x38
 800ac0e:	e01a      	b.n	800ac46 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 800ac10:	683b      	ldr	r3, [r7, #0]
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d10a      	bne.n	800ac2c <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800ac16:	6878      	ldr	r0, [r7, #4]
 800ac18:	f000 faf9 	bl	800b20e <SD_WideBus_Disable>
 800ac1c:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ac22:	6a3b      	ldr	r3, [r7, #32]
 800ac24:	431a      	orrs	r2, r3
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	639a      	str	r2, [r3, #56]	@ 0x38
 800ac2a:	e00c      	b.n	800ac46 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac30:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	639a      	str	r2, [r3, #56]	@ 0x38
 800ac38:	e005      	b.n	800ac46 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac3e:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d00b      	beq.n	800ac66 <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	4a26      	ldr	r2, [pc, #152]	@ (800acec <HAL_SD_ConfigWideBusOperation+0x130>)
 800ac54:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	2201      	movs	r2, #1
 800ac5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800ac5e:	2301      	movs	r3, #1
 800ac60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ac64:	e01f      	b.n	800aca6 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	685b      	ldr	r3, [r3, #4]
 800ac6a:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	689b      	ldr	r3, [r3, #8]
 800ac70:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	68db      	ldr	r3, [r3, #12]
 800ac76:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800ac78:	683b      	ldr	r3, [r7, #0]
 800ac7a:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	695b      	ldr	r3, [r3, #20]
 800ac80:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	699b      	ldr	r3, [r3, #24]
 800ac86:	61fb      	str	r3, [r7, #28]
    (void)SDMMC_Init(hsd->Instance, Init);
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	681d      	ldr	r5, [r3, #0]
 800ac8c:	466c      	mov	r4, sp
 800ac8e:	f107 0314 	add.w	r3, r7, #20
 800ac92:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ac96:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800ac9a:	f107 0308 	add.w	r3, r7, #8
 800ac9e:	cb0e      	ldmia	r3, {r1, r2, r3}
 800aca0:	4628      	mov	r0, r5
 800aca2:	f002 fb4b 	bl	800d33c <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800acae:	4618      	mov	r0, r3
 800acb0:	f002 fc10 	bl	800d4d4 <SDMMC_CmdBlockLength>
 800acb4:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800acb6:	6a3b      	ldr	r3, [r7, #32]
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d00c      	beq.n	800acd6 <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	4a0a      	ldr	r2, [pc, #40]	@ (800acec <HAL_SD_ConfigWideBusOperation+0x130>)
 800acc2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800acc8:	6a3b      	ldr	r3, [r7, #32]
 800acca:	431a      	orrs	r2, r3
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800acd0:	2301      	movs	r3, #1
 800acd2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	2201      	movs	r2, #1
 800acda:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 800acde:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800ace2:	4618      	mov	r0, r3
 800ace4:	3728      	adds	r7, #40	@ 0x28
 800ace6:	46bd      	mov	sp, r7
 800ace8:	bdb0      	pop	{r4, r5, r7, pc}
 800acea:	bf00      	nop
 800acec:	004005ff 	.word	0x004005ff

0800acf0 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800acf0:	b580      	push	{r7, lr}
 800acf2:	b086      	sub	sp, #24
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800acf8:	2300      	movs	r3, #0
 800acfa:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800acfc:	f107 030c 	add.w	r3, r7, #12
 800ad00:	4619      	mov	r1, r3
 800ad02:	6878      	ldr	r0, [r7, #4]
 800ad04:	f000 fa10 	bl	800b128 <SD_SendStatus>
 800ad08:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ad0a:	697b      	ldr	r3, [r7, #20]
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d005      	beq.n	800ad1c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ad14:	697b      	ldr	r3, [r7, #20]
 800ad16:	431a      	orrs	r2, r3
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	0a5b      	lsrs	r3, r3, #9
 800ad20:	f003 030f 	and.w	r3, r3, #15
 800ad24:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800ad26:	693b      	ldr	r3, [r7, #16]
}
 800ad28:	4618      	mov	r0, r3
 800ad2a:	3718      	adds	r7, #24
 800ad2c:	46bd      	mov	sp, r7
 800ad2e:	bd80      	pop	{r7, pc}

0800ad30 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800ad30:	b480      	push	{r7}
 800ad32:	b085      	sub	sp, #20
 800ad34:	af00      	add	r7, sp, #0
 800ad36:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad3c:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ad4c:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800ad4e:	bf00      	nop
 800ad50:	3714      	adds	r7, #20
 800ad52:	46bd      	mov	sp, r7
 800ad54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad58:	4770      	bx	lr

0800ad5a <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ad5a:	b580      	push	{r7, lr}
 800ad5c:	b084      	sub	sp, #16
 800ad5e:	af00      	add	r7, sp, #0
 800ad60:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad66:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad6c:	2b82      	cmp	r3, #130	@ 0x82
 800ad6e:	d111      	bne.n	800ad94 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	4618      	mov	r0, r3
 800ad76:	f002 fc57 	bl	800d628 <SDMMC_CmdStopTransfer>
 800ad7a:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ad7c:	68bb      	ldr	r3, [r7, #8]
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d008      	beq.n	800ad94 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ad86:	68bb      	ldr	r3, [r7, #8]
 800ad88:	431a      	orrs	r2, r3
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800ad8e:	68f8      	ldr	r0, [r7, #12]
 800ad90:	f7ff fd3a 	bl	800a808 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	f022 0208 	bic.w	r2, r2, #8
 800ada2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	f240 523a 	movw	r2, #1338	@ 0x53a
 800adac:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	2201      	movs	r2, #1
 800adb2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	2200      	movs	r2, #0
 800adba:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800adbc:	68f8      	ldr	r0, [r7, #12]
 800adbe:	f004 fa0b 	bl	800f1d8 <HAL_SD_RxCpltCallback>
#endif
}
 800adc2:	bf00      	nop
 800adc4:	3710      	adds	r7, #16
 800adc6:	46bd      	mov	sp, r7
 800adc8:	bd80      	pop	{r7, pc}
	...

0800adcc <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800adcc:	b580      	push	{r7, lr}
 800adce:	b086      	sub	sp, #24
 800add0:	af00      	add	r7, sp, #0
 800add2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800add8:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800adda:	6878      	ldr	r0, [r7, #4]
 800addc:	f7f9 f8fe 	bl	8003fdc <HAL_DMA_GetError>
 800ade0:	4603      	mov	r3, r0
 800ade2:	2b02      	cmp	r3, #2
 800ade4:	d03e      	beq.n	800ae64 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800ade6:	697b      	ldr	r3, [r7, #20]
 800ade8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800adea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800adec:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800adee:	697b      	ldr	r3, [r7, #20]
 800adf0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800adf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800adf4:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800adf6:	693b      	ldr	r3, [r7, #16]
 800adf8:	2b01      	cmp	r3, #1
 800adfa:	d002      	beq.n	800ae02 <SD_DMAError+0x36>
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	2b01      	cmp	r3, #1
 800ae00:	d12d      	bne.n	800ae5e <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ae02:	697b      	ldr	r3, [r7, #20]
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	4a19      	ldr	r2, [pc, #100]	@ (800ae6c <SD_DMAError+0xa0>)
 800ae08:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800ae0a:	697b      	ldr	r3, [r7, #20]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ae10:	697b      	ldr	r3, [r7, #20]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800ae18:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800ae1a:	697b      	ldr	r3, [r7, #20]
 800ae1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae1e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800ae22:	697b      	ldr	r3, [r7, #20]
 800ae24:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800ae26:	6978      	ldr	r0, [r7, #20]
 800ae28:	f7ff ff62 	bl	800acf0 <HAL_SD_GetCardState>
 800ae2c:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800ae2e:	68bb      	ldr	r3, [r7, #8]
 800ae30:	2b06      	cmp	r3, #6
 800ae32:	d002      	beq.n	800ae3a <SD_DMAError+0x6e>
 800ae34:	68bb      	ldr	r3, [r7, #8]
 800ae36:	2b05      	cmp	r3, #5
 800ae38:	d10a      	bne.n	800ae50 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800ae3a:	697b      	ldr	r3, [r7, #20]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	4618      	mov	r0, r3
 800ae40:	f002 fbf2 	bl	800d628 <SDMMC_CmdStopTransfer>
 800ae44:	4602      	mov	r2, r0
 800ae46:	697b      	ldr	r3, [r7, #20]
 800ae48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae4a:	431a      	orrs	r2, r3
 800ae4c:	697b      	ldr	r3, [r7, #20]
 800ae4e:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800ae50:	697b      	ldr	r3, [r7, #20]
 800ae52:	2201      	movs	r2, #1
 800ae54:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800ae58:	697b      	ldr	r3, [r7, #20]
 800ae5a:	2200      	movs	r2, #0
 800ae5c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800ae5e:	6978      	ldr	r0, [r7, #20]
 800ae60:	f7ff fcd2 	bl	800a808 <HAL_SD_ErrorCallback>
#endif
  }
}
 800ae64:	bf00      	nop
 800ae66:	3718      	adds	r7, #24
 800ae68:	46bd      	mov	sp, r7
 800ae6a:	bd80      	pop	{r7, pc}
 800ae6c:	004005ff 	.word	0x004005ff

0800ae70 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800ae70:	b5b0      	push	{r4, r5, r7, lr}
 800ae72:	b094      	sub	sp, #80	@ 0x50
 800ae74:	af04      	add	r7, sp, #16
 800ae76:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800ae78:	2301      	movs	r3, #1
 800ae7a:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	4618      	mov	r0, r3
 800ae82:	f002 faa2 	bl	800d3ca <SDMMC_GetPowerState>
 800ae86:	4603      	mov	r3, r0
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d102      	bne.n	800ae92 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800ae8c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800ae90:	e0b8      	b.n	800b004 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae96:	2b03      	cmp	r3, #3
 800ae98:	d02f      	beq.n	800aefa <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	4618      	mov	r0, r3
 800aea0:	f002 fccd 	bl	800d83e <SDMMC_CmdSendCID>
 800aea4:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800aea6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d001      	beq.n	800aeb0 <SD_InitCard+0x40>
    {
      return errorstate;
 800aeac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aeae:	e0a9      	b.n	800b004 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	2100      	movs	r1, #0
 800aeb6:	4618      	mov	r0, r3
 800aeb8:	f002 facd 	bl	800d456 <SDMMC_GetResponse>
 800aebc:	4602      	mov	r2, r0
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	2104      	movs	r1, #4
 800aec8:	4618      	mov	r0, r3
 800aeca:	f002 fac4 	bl	800d456 <SDMMC_GetResponse>
 800aece:	4602      	mov	r2, r0
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	2108      	movs	r1, #8
 800aeda:	4618      	mov	r0, r3
 800aedc:	f002 fabb 	bl	800d456 <SDMMC_GetResponse>
 800aee0:	4602      	mov	r2, r0
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	210c      	movs	r1, #12
 800aeec:	4618      	mov	r0, r3
 800aeee:	f002 fab2 	bl	800d456 <SDMMC_GetResponse>
 800aef2:	4602      	mov	r2, r0
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aefe:	2b03      	cmp	r3, #3
 800af00:	d00d      	beq.n	800af1e <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	f107 020e 	add.w	r2, r7, #14
 800af0a:	4611      	mov	r1, r2
 800af0c:	4618      	mov	r0, r3
 800af0e:	f002 fcd3 	bl	800d8b8 <SDMMC_CmdSetRelAdd>
 800af12:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800af14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af16:	2b00      	cmp	r3, #0
 800af18:	d001      	beq.n	800af1e <SD_InitCard+0xae>
    {
      return errorstate;
 800af1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af1c:	e072      	b.n	800b004 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af22:	2b03      	cmp	r3, #3
 800af24:	d036      	beq.n	800af94 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800af26:	89fb      	ldrh	r3, [r7, #14]
 800af28:	461a      	mov	r2, r3
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	681a      	ldr	r2, [r3, #0]
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800af36:	041b      	lsls	r3, r3, #16
 800af38:	4619      	mov	r1, r3
 800af3a:	4610      	mov	r0, r2
 800af3c:	f002 fc9d 	bl	800d87a <SDMMC_CmdSendCSD>
 800af40:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800af42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af44:	2b00      	cmp	r3, #0
 800af46:	d001      	beq.n	800af4c <SD_InitCard+0xdc>
    {
      return errorstate;
 800af48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af4a:	e05b      	b.n	800b004 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	2100      	movs	r1, #0
 800af52:	4618      	mov	r0, r3
 800af54:	f002 fa7f 	bl	800d456 <SDMMC_GetResponse>
 800af58:	4602      	mov	r2, r0
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	2104      	movs	r1, #4
 800af64:	4618      	mov	r0, r3
 800af66:	f002 fa76 	bl	800d456 <SDMMC_GetResponse>
 800af6a:	4602      	mov	r2, r0
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	2108      	movs	r1, #8
 800af76:	4618      	mov	r0, r3
 800af78:	f002 fa6d 	bl	800d456 <SDMMC_GetResponse>
 800af7c:	4602      	mov	r2, r0
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	210c      	movs	r1, #12
 800af88:	4618      	mov	r0, r3
 800af8a:	f002 fa64 	bl	800d456 <SDMMC_GetResponse>
 800af8e:	4602      	mov	r2, r0
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	2104      	movs	r1, #4
 800af9a:	4618      	mov	r0, r3
 800af9c:	f002 fa5b 	bl	800d456 <SDMMC_GetResponse>
 800afa0:	4603      	mov	r3, r0
 800afa2:	0d1a      	lsrs	r2, r3, #20
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800afa8:	f107 0310 	add.w	r3, r7, #16
 800afac:	4619      	mov	r1, r3
 800afae:	6878      	ldr	r0, [r7, #4]
 800afb0:	f7ff fc34 	bl	800a81c <HAL_SD_GetCardCSD>
 800afb4:	4603      	mov	r3, r0
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d002      	beq.n	800afc0 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800afba:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800afbe:	e021      	b.n	800b004 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	6819      	ldr	r1, [r3, #0]
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800afc8:	041b      	lsls	r3, r3, #16
 800afca:	2200      	movs	r2, #0
 800afcc:	461c      	mov	r4, r3
 800afce:	4615      	mov	r5, r2
 800afd0:	4622      	mov	r2, r4
 800afd2:	462b      	mov	r3, r5
 800afd4:	4608      	mov	r0, r1
 800afd6:	f002 fb49 	bl	800d66c <SDMMC_CmdSelDesel>
 800afda:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800afdc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d001      	beq.n	800afe6 <SD_InitCard+0x176>
  {
    return errorstate;
 800afe2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800afe4:	e00e      	b.n	800b004 <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	681d      	ldr	r5, [r3, #0]
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	466c      	mov	r4, sp
 800afee:	f103 0210 	add.w	r2, r3, #16
 800aff2:	ca07      	ldmia	r2, {r0, r1, r2}
 800aff4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800aff8:	3304      	adds	r3, #4
 800affa:	cb0e      	ldmia	r3, {r1, r2, r3}
 800affc:	4628      	mov	r0, r5
 800affe:	f002 f99d 	bl	800d33c <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800b002:	2300      	movs	r3, #0
}
 800b004:	4618      	mov	r0, r3
 800b006:	3740      	adds	r7, #64	@ 0x40
 800b008:	46bd      	mov	sp, r7
 800b00a:	bdb0      	pop	{r4, r5, r7, pc}

0800b00c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800b00c:	b580      	push	{r7, lr}
 800b00e:	b086      	sub	sp, #24
 800b010:	af00      	add	r7, sp, #0
 800b012:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b014:	2300      	movs	r3, #0
 800b016:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800b018:	2300      	movs	r3, #0
 800b01a:	617b      	str	r3, [r7, #20]
 800b01c:	2300      	movs	r3, #0
 800b01e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	4618      	mov	r0, r3
 800b026:	f002 fb44 	bl	800d6b2 <SDMMC_CmdGoIdleState>
 800b02a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d001      	beq.n	800b036 <SD_PowerON+0x2a>
  {
    return errorstate;
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	e072      	b.n	800b11c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	4618      	mov	r0, r3
 800b03c:	f002 fb57 	bl	800d6ee <SDMMC_CmdOperCond>
 800b040:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	2b00      	cmp	r3, #0
 800b046:	d00d      	beq.n	800b064 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	2200      	movs	r2, #0
 800b04c:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	4618      	mov	r0, r3
 800b054:	f002 fb2d 	bl	800d6b2 <SDMMC_CmdGoIdleState>
 800b058:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d004      	beq.n	800b06a <SD_PowerON+0x5e>
    {
      return errorstate;
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	e05b      	b.n	800b11c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	2201      	movs	r2, #1
 800b068:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b06e:	2b01      	cmp	r3, #1
 800b070:	d137      	bne.n	800b0e2 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	2100      	movs	r1, #0
 800b078:	4618      	mov	r0, r3
 800b07a:	f002 fb57 	bl	800d72c <SDMMC_CmdAppCommand>
 800b07e:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b080:	68fb      	ldr	r3, [r7, #12]
 800b082:	2b00      	cmp	r3, #0
 800b084:	d02d      	beq.n	800b0e2 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b086:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800b08a:	e047      	b.n	800b11c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	2100      	movs	r1, #0
 800b092:	4618      	mov	r0, r3
 800b094:	f002 fb4a 	bl	800d72c <SDMMC_CmdAppCommand>
 800b098:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d001      	beq.n	800b0a4 <SD_PowerON+0x98>
    {
      return errorstate;
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	e03b      	b.n	800b11c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	491e      	ldr	r1, [pc, #120]	@ (800b124 <SD_PowerON+0x118>)
 800b0aa:	4618      	mov	r0, r3
 800b0ac:	f002 fb60 	bl	800d770 <SDMMC_CmdAppOperCommand>
 800b0b0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d002      	beq.n	800b0be <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b0b8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800b0bc:	e02e      	b.n	800b11c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	2100      	movs	r1, #0
 800b0c4:	4618      	mov	r0, r3
 800b0c6:	f002 f9c6 	bl	800d456 <SDMMC_GetResponse>
 800b0ca:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800b0cc:	697b      	ldr	r3, [r7, #20]
 800b0ce:	0fdb      	lsrs	r3, r3, #31
 800b0d0:	2b01      	cmp	r3, #1
 800b0d2:	d101      	bne.n	800b0d8 <SD_PowerON+0xcc>
 800b0d4:	2301      	movs	r3, #1
 800b0d6:	e000      	b.n	800b0da <SD_PowerON+0xce>
 800b0d8:	2300      	movs	r3, #0
 800b0da:	613b      	str	r3, [r7, #16]

    count++;
 800b0dc:	68bb      	ldr	r3, [r7, #8]
 800b0de:	3301      	adds	r3, #1
 800b0e0:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800b0e2:	68bb      	ldr	r3, [r7, #8]
 800b0e4:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800b0e8:	4293      	cmp	r3, r2
 800b0ea:	d802      	bhi.n	800b0f2 <SD_PowerON+0xe6>
 800b0ec:	693b      	ldr	r3, [r7, #16]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d0cc      	beq.n	800b08c <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800b0f2:	68bb      	ldr	r3, [r7, #8]
 800b0f4:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800b0f8:	4293      	cmp	r3, r2
 800b0fa:	d902      	bls.n	800b102 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800b0fc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b100:	e00c      	b.n	800b11c <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800b102:	697b      	ldr	r3, [r7, #20]
 800b104:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d003      	beq.n	800b114 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	2201      	movs	r2, #1
 800b110:	645a      	str	r2, [r3, #68]	@ 0x44
 800b112:	e002      	b.n	800b11a <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	2200      	movs	r2, #0
 800b118:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 800b11a:	2300      	movs	r3, #0
}
 800b11c:	4618      	mov	r0, r3
 800b11e:	3718      	adds	r7, #24
 800b120:	46bd      	mov	sp, r7
 800b122:	bd80      	pop	{r7, pc}
 800b124:	c1100000 	.word	0xc1100000

0800b128 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800b128:	b580      	push	{r7, lr}
 800b12a:	b084      	sub	sp, #16
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	6078      	str	r0, [r7, #4]
 800b130:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800b132:	683b      	ldr	r3, [r7, #0]
 800b134:	2b00      	cmp	r3, #0
 800b136:	d102      	bne.n	800b13e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800b138:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800b13c:	e018      	b.n	800b170 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	681a      	ldr	r2, [r3, #0]
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b146:	041b      	lsls	r3, r3, #16
 800b148:	4619      	mov	r1, r3
 800b14a:	4610      	mov	r0, r2
 800b14c:	f002 fbd5 	bl	800d8fa <SDMMC_CmdSendStatus>
 800b150:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	2b00      	cmp	r3, #0
 800b156:	d001      	beq.n	800b15c <SD_SendStatus+0x34>
  {
    return errorstate;
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	e009      	b.n	800b170 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	2100      	movs	r1, #0
 800b162:	4618      	mov	r0, r3
 800b164:	f002 f977 	bl	800d456 <SDMMC_GetResponse>
 800b168:	4602      	mov	r2, r0
 800b16a:	683b      	ldr	r3, [r7, #0]
 800b16c:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800b16e:	2300      	movs	r3, #0
}
 800b170:	4618      	mov	r0, r3
 800b172:	3710      	adds	r7, #16
 800b174:	46bd      	mov	sp, r7
 800b176:	bd80      	pop	{r7, pc}

0800b178 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800b178:	b580      	push	{r7, lr}
 800b17a:	b086      	sub	sp, #24
 800b17c:	af00      	add	r7, sp, #0
 800b17e:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800b180:	2300      	movs	r3, #0
 800b182:	60fb      	str	r3, [r7, #12]
 800b184:	2300      	movs	r3, #0
 800b186:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	2100      	movs	r1, #0
 800b18e:	4618      	mov	r0, r3
 800b190:	f002 f961 	bl	800d456 <SDMMC_GetResponse>
 800b194:	4603      	mov	r3, r0
 800b196:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b19a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b19e:	d102      	bne.n	800b1a6 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800b1a0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b1a4:	e02f      	b.n	800b206 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800b1a6:	f107 030c 	add.w	r3, r7, #12
 800b1aa:	4619      	mov	r1, r3
 800b1ac:	6878      	ldr	r0, [r7, #4]
 800b1ae:	f000 f879 	bl	800b2a4 <SD_FindSCR>
 800b1b2:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b1b4:	697b      	ldr	r3, [r7, #20]
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d001      	beq.n	800b1be <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800b1ba:	697b      	ldr	r3, [r7, #20]
 800b1bc:	e023      	b.n	800b206 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800b1be:	693b      	ldr	r3, [r7, #16]
 800b1c0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d01c      	beq.n	800b202 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	681a      	ldr	r2, [r3, #0]
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b1d0:	041b      	lsls	r3, r3, #16
 800b1d2:	4619      	mov	r1, r3
 800b1d4:	4610      	mov	r0, r2
 800b1d6:	f002 faa9 	bl	800d72c <SDMMC_CmdAppCommand>
 800b1da:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b1dc:	697b      	ldr	r3, [r7, #20]
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d001      	beq.n	800b1e6 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800b1e2:	697b      	ldr	r3, [r7, #20]
 800b1e4:	e00f      	b.n	800b206 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	2102      	movs	r1, #2
 800b1ec:	4618      	mov	r0, r3
 800b1ee:	f002 fae3 	bl	800d7b8 <SDMMC_CmdBusWidth>
 800b1f2:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b1f4:	697b      	ldr	r3, [r7, #20]
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d001      	beq.n	800b1fe <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800b1fa:	697b      	ldr	r3, [r7, #20]
 800b1fc:	e003      	b.n	800b206 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800b1fe:	2300      	movs	r3, #0
 800b200:	e001      	b.n	800b206 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800b202:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800b206:	4618      	mov	r0, r3
 800b208:	3718      	adds	r7, #24
 800b20a:	46bd      	mov	sp, r7
 800b20c:	bd80      	pop	{r7, pc}

0800b20e <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800b20e:	b580      	push	{r7, lr}
 800b210:	b086      	sub	sp, #24
 800b212:	af00      	add	r7, sp, #0
 800b214:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800b216:	2300      	movs	r3, #0
 800b218:	60fb      	str	r3, [r7, #12]
 800b21a:	2300      	movs	r3, #0
 800b21c:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	2100      	movs	r1, #0
 800b224:	4618      	mov	r0, r3
 800b226:	f002 f916 	bl	800d456 <SDMMC_GetResponse>
 800b22a:	4603      	mov	r3, r0
 800b22c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b230:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b234:	d102      	bne.n	800b23c <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800b236:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b23a:	e02f      	b.n	800b29c <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800b23c:	f107 030c 	add.w	r3, r7, #12
 800b240:	4619      	mov	r1, r3
 800b242:	6878      	ldr	r0, [r7, #4]
 800b244:	f000 f82e 	bl	800b2a4 <SD_FindSCR>
 800b248:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b24a:	697b      	ldr	r3, [r7, #20]
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d001      	beq.n	800b254 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800b250:	697b      	ldr	r3, [r7, #20]
 800b252:	e023      	b.n	800b29c <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800b254:	693b      	ldr	r3, [r7, #16]
 800b256:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d01c      	beq.n	800b298 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	681a      	ldr	r2, [r3, #0]
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b266:	041b      	lsls	r3, r3, #16
 800b268:	4619      	mov	r1, r3
 800b26a:	4610      	mov	r0, r2
 800b26c:	f002 fa5e 	bl	800d72c <SDMMC_CmdAppCommand>
 800b270:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b272:	697b      	ldr	r3, [r7, #20]
 800b274:	2b00      	cmp	r3, #0
 800b276:	d001      	beq.n	800b27c <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800b278:	697b      	ldr	r3, [r7, #20]
 800b27a:	e00f      	b.n	800b29c <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	2100      	movs	r1, #0
 800b282:	4618      	mov	r0, r3
 800b284:	f002 fa98 	bl	800d7b8 <SDMMC_CmdBusWidth>
 800b288:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b28a:	697b      	ldr	r3, [r7, #20]
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d001      	beq.n	800b294 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800b290:	697b      	ldr	r3, [r7, #20]
 800b292:	e003      	b.n	800b29c <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800b294:	2300      	movs	r3, #0
 800b296:	e001      	b.n	800b29c <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800b298:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800b29c:	4618      	mov	r0, r3
 800b29e:	3718      	adds	r7, #24
 800b2a0:	46bd      	mov	sp, r7
 800b2a2:	bd80      	pop	{r7, pc}

0800b2a4 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800b2a4:	b590      	push	{r4, r7, lr}
 800b2a6:	b08f      	sub	sp, #60	@ 0x3c
 800b2a8:	af00      	add	r7, sp, #0
 800b2aa:	6078      	str	r0, [r7, #4]
 800b2ac:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800b2ae:	f7f7 fee7 	bl	8003080 <HAL_GetTick>
 800b2b2:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800b2b4:	2300      	movs	r3, #0
 800b2b6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800b2b8:	2300      	movs	r3, #0
 800b2ba:	60bb      	str	r3, [r7, #8]
 800b2bc:	2300      	movs	r3, #0
 800b2be:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800b2c0:	683b      	ldr	r3, [r7, #0]
 800b2c2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	2108      	movs	r1, #8
 800b2ca:	4618      	mov	r0, r3
 800b2cc:	f002 f902 	bl	800d4d4 <SDMMC_CmdBlockLength>
 800b2d0:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800b2d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d001      	beq.n	800b2dc <SD_FindSCR+0x38>
  {
    return errorstate;
 800b2d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2da:	e0b2      	b.n	800b442 <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	681a      	ldr	r2, [r3, #0]
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b2e4:	041b      	lsls	r3, r3, #16
 800b2e6:	4619      	mov	r1, r3
 800b2e8:	4610      	mov	r0, r2
 800b2ea:	f002 fa1f 	bl	800d72c <SDMMC_CmdAppCommand>
 800b2ee:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800b2f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d001      	beq.n	800b2fa <SD_FindSCR+0x56>
  {
    return errorstate;
 800b2f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2f8:	e0a3      	b.n	800b442 <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800b2fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b2fe:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800b300:	2308      	movs	r3, #8
 800b302:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800b304:	2330      	movs	r3, #48	@ 0x30
 800b306:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800b308:	2302      	movs	r3, #2
 800b30a:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800b30c:	2300      	movs	r3, #0
 800b30e:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800b310:	2301      	movs	r3, #1
 800b312:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	f107 0210 	add.w	r2, r7, #16
 800b31c:	4611      	mov	r1, r2
 800b31e:	4618      	mov	r0, r3
 800b320:	f002 f8ac 	bl	800d47c <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	4618      	mov	r0, r3
 800b32a:	f002 fa67 	bl	800d7fc <SDMMC_CmdSendSCR>
 800b32e:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800b330:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b332:	2b00      	cmp	r3, #0
 800b334:	d02a      	beq.n	800b38c <SD_FindSCR+0xe8>
  {
    return errorstate;
 800b336:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b338:	e083      	b.n	800b442 <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b340:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b344:	2b00      	cmp	r3, #0
 800b346:	d00f      	beq.n	800b368 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	6819      	ldr	r1, [r3, #0]
 800b34c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b34e:	009b      	lsls	r3, r3, #2
 800b350:	f107 0208 	add.w	r2, r7, #8
 800b354:	18d4      	adds	r4, r2, r3
 800b356:	4608      	mov	r0, r1
 800b358:	f002 f81c 	bl	800d394 <SDMMC_ReadFIFO>
 800b35c:	4603      	mov	r3, r0
 800b35e:	6023      	str	r3, [r4, #0]
      index++;
 800b360:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b362:	3301      	adds	r3, #1
 800b364:	637b      	str	r3, [r7, #52]	@ 0x34
 800b366:	e006      	b.n	800b376 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXACT))
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b36e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b372:	2b00      	cmp	r3, #0
 800b374:	d012      	beq.n	800b39c <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800b376:	f7f7 fe83 	bl	8003080 <HAL_GetTick>
 800b37a:	4602      	mov	r2, r0
 800b37c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b37e:	1ad3      	subs	r3, r2, r3
 800b380:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b384:	d102      	bne.n	800b38c <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800b386:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b38a:	e05a      	b.n	800b442 <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b392:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 800b396:	2b00      	cmp	r3, #0
 800b398:	d0cf      	beq.n	800b33a <SD_FindSCR+0x96>
 800b39a:	e000      	b.n	800b39e <SD_FindSCR+0xfa>
      break;
 800b39c:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b3a4:	f003 0308 	and.w	r3, r3, #8
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d005      	beq.n	800b3b8 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	2208      	movs	r2, #8
 800b3b2:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800b3b4:	2308      	movs	r3, #8
 800b3b6:	e044      	b.n	800b442 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b3be:	f003 0302 	and.w	r3, r3, #2
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d005      	beq.n	800b3d2 <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	2202      	movs	r2, #2
 800b3cc:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800b3ce:	2302      	movs	r3, #2
 800b3d0:	e037      	b.n	800b442 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b3d8:	f003 0320 	and.w	r3, r3, #32
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d005      	beq.n	800b3ec <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	2220      	movs	r2, #32
 800b3e6:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800b3e8:	2320      	movs	r3, #32
 800b3ea:	e02a      	b.n	800b442 <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	f240 523a 	movw	r2, #1338	@ 0x53a
 800b3f4:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	061a      	lsls	r2, r3, #24
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	021b      	lsls	r3, r3, #8
 800b3fe:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800b402:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	0a1b      	lsrs	r3, r3, #8
 800b408:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800b40c:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	0e1b      	lsrs	r3, r3, #24
 800b412:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800b414:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b416:	601a      	str	r2, [r3, #0]
    scr++;
 800b418:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b41a:	3304      	adds	r3, #4
 800b41c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800b41e:	68bb      	ldr	r3, [r7, #8]
 800b420:	061a      	lsls	r2, r3, #24
 800b422:	68bb      	ldr	r3, [r7, #8]
 800b424:	021b      	lsls	r3, r3, #8
 800b426:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800b42a:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800b42c:	68bb      	ldr	r3, [r7, #8]
 800b42e:	0a1b      	lsrs	r3, r3, #8
 800b430:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800b434:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800b436:	68bb      	ldr	r3, [r7, #8]
 800b438:	0e1b      	lsrs	r3, r3, #24
 800b43a:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800b43c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b43e:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800b440:	2300      	movs	r3, #0
}
 800b442:	4618      	mov	r0, r3
 800b444:	373c      	adds	r7, #60	@ 0x3c
 800b446:	46bd      	mov	sp, r7
 800b448:	bd90      	pop	{r4, r7, pc}

0800b44a <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800b44a:	b580      	push	{r7, lr}
 800b44c:	b082      	sub	sp, #8
 800b44e:	af00      	add	r7, sp, #0
 800b450:	6078      	str	r0, [r7, #4]
 800b452:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	2b00      	cmp	r3, #0
 800b458:	d101      	bne.n	800b45e <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800b45a:	2301      	movs	r3, #1
 800b45c:	e025      	b.n	800b4aa <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800b464:	b2db      	uxtb	r3, r3
 800b466:	2b00      	cmp	r3, #0
 800b468:	d106      	bne.n	800b478 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	2200      	movs	r2, #0
 800b46e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800b472:	6878      	ldr	r0, [r7, #4]
 800b474:	f7f7 fbb6 	bl	8002be4 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	2202      	movs	r2, #2
 800b47c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	681a      	ldr	r2, [r3, #0]
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	3304      	adds	r3, #4
 800b488:	4619      	mov	r1, r3
 800b48a:	4610      	mov	r0, r2
 800b48c:	f001 fe90 	bl	800d1b0 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	6818      	ldr	r0, [r3, #0]
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	685b      	ldr	r3, [r3, #4]
 800b498:	461a      	mov	r2, r3
 800b49a:	6839      	ldr	r1, [r7, #0]
 800b49c:	f001 fee4 	bl	800d268 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	2201      	movs	r2, #1
 800b4a4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800b4a8:	2300      	movs	r3, #0
}
 800b4aa:	4618      	mov	r0, r3
 800b4ac:	3708      	adds	r7, #8
 800b4ae:	46bd      	mov	sp, r7
 800b4b0:	bd80      	pop	{r7, pc}
	...

0800b4b4 <HAL_SPDIFRX_Init>:
  *        in the SPDIFRX_InitTypeDef and create the associated handle.
  * @param hspdif SPDIFRX handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPDIFRX_Init(SPDIFRX_HandleTypeDef *hspdif)
{
 800b4b4:	b580      	push	{r7, lr}
 800b4b6:	b084      	sub	sp, #16
 800b4b8:	af00      	add	r7, sp, #0
 800b4ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Check the SPDIFRX handle allocation */
  if (hspdif == NULL)
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d101      	bne.n	800b4c6 <HAL_SPDIFRX_Init+0x12>
  {
    return HAL_ERROR;
 800b4c2:	2301      	movs	r3, #1
 800b4c4:	e04c      	b.n	800b560 <HAL_SPDIFRX_Init+0xac>

    /* Init the low level hardware */
    hspdif->MspInitCallback(hspdif);
  }
#else
  if (hspdif->State == HAL_SPDIFRX_STATE_RESET)
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b4cc:	b2db      	uxtb	r3, r3
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d106      	bne.n	800b4e0 <HAL_SPDIFRX_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspdif->Lock = HAL_UNLOCKED;
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	2200      	movs	r2, #0
 800b4d6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SPDIFRX_MspInit(hspdif);
 800b4da:	6878      	ldr	r0, [r7, #4]
 800b4dc:	f7f7 f808 	bl	80024f0 <HAL_SPDIFRX_MspInit>
  }
#endif /* USE_HAL_SPDIFRX_REGISTER_CALLBACKS */

  /* SPDIFRX peripheral state is BUSY */
  hspdif->State = HAL_SPDIFRX_STATE_BUSY;
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	2202      	movs	r2, #2
 800b4e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Disable SPDIFRX interface (IDLE State) */
  __HAL_SPDIFRX_IDLE(hspdif);
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	681a      	ldr	r2, [r3, #0]
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	f022 0203 	bic.w	r2, r2, #3
 800b4f6:	601a      	str	r2, [r3, #0]

  /* Reset the old SPDIFRX CR configuration */
  tmpreg = hspdif->Instance->CR;
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	60fb      	str	r3, [r7, #12]

  tmpreg &= ~(SPDIFRX_CR_RXSTEO  | SPDIFRX_CR_DRFMT  | SPDIFRX_CR_PMSK |
 800b500:	68fa      	ldr	r2, [r7, #12]
 800b502:	4b19      	ldr	r3, [pc, #100]	@ (800b568 <HAL_SPDIFRX_Init+0xb4>)
 800b504:	4013      	ands	r3, r2
 800b506:	60fb      	str	r3, [r7, #12]
              SPDIFRX_CR_VMSK | SPDIFRX_CR_CUMSK | SPDIFRX_CR_PTMSK  |
              SPDIFRX_CR_CHSEL | SPDIFRX_CR_NBTR | SPDIFRX_CR_WFA |
              SPDIFRX_CR_INSEL);

  /* Sets the new configuration of the SPDIFRX peripheral */
  tmpreg |= (hspdif->Init.StereoMode |
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	699a      	ldr	r2, [r3, #24]
             hspdif->Init.InputSelection |
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	685b      	ldr	r3, [r3, #4]
  tmpreg |= (hspdif->Init.StereoMode |
 800b510:	431a      	orrs	r2, r3
             hspdif->Init.Retries |
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	689b      	ldr	r3, [r3, #8]
             hspdif->Init.InputSelection |
 800b516:	431a      	orrs	r2, r3
             hspdif->Init.WaitForActivity |
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	68db      	ldr	r3, [r3, #12]
             hspdif->Init.Retries |
 800b51c:	431a      	orrs	r2, r3
             hspdif->Init.ChannelSelection |
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	691b      	ldr	r3, [r3, #16]
             hspdif->Init.WaitForActivity |
 800b522:	431a      	orrs	r2, r3
             hspdif->Init.DataFormat |
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	695b      	ldr	r3, [r3, #20]
             hspdif->Init.ChannelSelection |
 800b528:	431a      	orrs	r2, r3
             hspdif->Init.PreambleTypeMask |
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	69db      	ldr	r3, [r3, #28]
             hspdif->Init.DataFormat |
 800b52e:	431a      	orrs	r2, r3
             hspdif->Init.ChannelStatusMask |
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	6a1b      	ldr	r3, [r3, #32]
             hspdif->Init.PreambleTypeMask |
 800b534:	431a      	orrs	r2, r3
             hspdif->Init.ValidityBitMask |
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
             hspdif->Init.ChannelStatusMask |
 800b53a:	431a      	orrs	r2, r3
             hspdif->Init.ParityErrorMask
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
             hspdif->Init.ValidityBitMask |
 800b540:	4313      	orrs	r3, r2
  tmpreg |= (hspdif->Init.StereoMode |
 800b542:	68fa      	ldr	r2, [r7, #12]
 800b544:	4313      	orrs	r3, r2
 800b546:	60fb      	str	r3, [r7, #12]
            );


  hspdif->Instance->CR = tmpreg;
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	68fa      	ldr	r2, [r7, #12]
 800b54e:	601a      	str	r2, [r3, #0]

  hspdif->ErrorCode = HAL_SPDIFRX_ERROR_NONE;
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	2200      	movs	r2, #0
 800b554:	649a      	str	r2, [r3, #72]	@ 0x48

  /* SPDIFRX peripheral state is READY*/
  hspdif->State = HAL_SPDIFRX_STATE_READY;
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	2201      	movs	r2, #1
 800b55a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  return HAL_OK;
 800b55e:	2300      	movs	r3, #0
}
 800b560:	4618      	mov	r0, r3
 800b562:	3710      	adds	r7, #16
 800b564:	46bd      	mov	sp, r7
 800b566:	bd80      	pop	{r7, pc}
 800b568:	fff88407 	.word	0xfff88407

0800b56c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b56c:	b580      	push	{r7, lr}
 800b56e:	b084      	sub	sp, #16
 800b570:	af00      	add	r7, sp, #0
 800b572:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	2b00      	cmp	r3, #0
 800b578:	d101      	bne.n	800b57e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b57a:	2301      	movs	r3, #1
 800b57c:	e09d      	b.n	800b6ba <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b582:	2b00      	cmp	r3, #0
 800b584:	d108      	bne.n	800b598 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	685b      	ldr	r3, [r3, #4]
 800b58a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b58e:	d009      	beq.n	800b5a4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	2200      	movs	r2, #0
 800b594:	61da      	str	r2, [r3, #28]
 800b596:	e005      	b.n	800b5a4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	2200      	movs	r2, #0
 800b59c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	2200      	movs	r2, #0
 800b5a2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	2200      	movs	r2, #0
 800b5a8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b5b0:	b2db      	uxtb	r3, r3
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d106      	bne.n	800b5c4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	2200      	movs	r2, #0
 800b5ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b5be:	6878      	ldr	r0, [r7, #4]
 800b5c0:	f7f6 fffa 	bl	80025b8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	2202      	movs	r2, #2
 800b5c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	681a      	ldr	r2, [r3, #0]
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b5da:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	68db      	ldr	r3, [r3, #12]
 800b5e0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b5e4:	d902      	bls.n	800b5ec <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b5e6:	2300      	movs	r3, #0
 800b5e8:	60fb      	str	r3, [r7, #12]
 800b5ea:	e002      	b.n	800b5f2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800b5ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b5f0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	68db      	ldr	r3, [r3, #12]
 800b5f6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800b5fa:	d007      	beq.n	800b60c <HAL_SPI_Init+0xa0>
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	68db      	ldr	r3, [r3, #12]
 800b600:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b604:	d002      	beq.n	800b60c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	2200      	movs	r2, #0
 800b60a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	685b      	ldr	r3, [r3, #4]
 800b610:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	689b      	ldr	r3, [r3, #8]
 800b618:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800b61c:	431a      	orrs	r2, r3
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	691b      	ldr	r3, [r3, #16]
 800b622:	f003 0302 	and.w	r3, r3, #2
 800b626:	431a      	orrs	r2, r3
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	695b      	ldr	r3, [r3, #20]
 800b62c:	f003 0301 	and.w	r3, r3, #1
 800b630:	431a      	orrs	r2, r3
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	699b      	ldr	r3, [r3, #24]
 800b636:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b63a:	431a      	orrs	r2, r3
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	69db      	ldr	r3, [r3, #28]
 800b640:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b644:	431a      	orrs	r2, r3
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	6a1b      	ldr	r3, [r3, #32]
 800b64a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b64e:	ea42 0103 	orr.w	r1, r2, r3
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b656:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	430a      	orrs	r2, r1
 800b660:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	699b      	ldr	r3, [r3, #24]
 800b666:	0c1b      	lsrs	r3, r3, #16
 800b668:	f003 0204 	and.w	r2, r3, #4
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b670:	f003 0310 	and.w	r3, r3, #16
 800b674:	431a      	orrs	r2, r3
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b67a:	f003 0308 	and.w	r3, r3, #8
 800b67e:	431a      	orrs	r2, r3
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	68db      	ldr	r3, [r3, #12]
 800b684:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800b688:	ea42 0103 	orr.w	r1, r2, r3
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	430a      	orrs	r2, r1
 800b698:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	69da      	ldr	r2, [r3, #28]
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b6a8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	2200      	movs	r2, #0
 800b6ae:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	2201      	movs	r2, #1
 800b6b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800b6b8:	2300      	movs	r3, #0
}
 800b6ba:	4618      	mov	r0, r3
 800b6bc:	3710      	adds	r7, #16
 800b6be:	46bd      	mov	sp, r7
 800b6c0:	bd80      	pop	{r7, pc}

0800b6c2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b6c2:	b580      	push	{r7, lr}
 800b6c4:	b082      	sub	sp, #8
 800b6c6:	af00      	add	r7, sp, #0
 800b6c8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d101      	bne.n	800b6d4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b6d0:	2301      	movs	r3, #1
 800b6d2:	e049      	b.n	800b768 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b6da:	b2db      	uxtb	r3, r3
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d106      	bne.n	800b6ee <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	2200      	movs	r2, #0
 800b6e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b6e8:	6878      	ldr	r0, [r7, #4]
 800b6ea:	f7f6 ffc7 	bl	800267c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	2202      	movs	r2, #2
 800b6f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	681a      	ldr	r2, [r3, #0]
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	3304      	adds	r3, #4
 800b6fe:	4619      	mov	r1, r3
 800b700:	4610      	mov	r0, r2
 800b702:	f000 fc11 	bl	800bf28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	2201      	movs	r2, #1
 800b70a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	2201      	movs	r2, #1
 800b712:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	2201      	movs	r2, #1
 800b71a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	2201      	movs	r2, #1
 800b722:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	2201      	movs	r2, #1
 800b72a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	2201      	movs	r2, #1
 800b732:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	2201      	movs	r2, #1
 800b73a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	2201      	movs	r2, #1
 800b742:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	2201      	movs	r2, #1
 800b74a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	2201      	movs	r2, #1
 800b752:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	2201      	movs	r2, #1
 800b75a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	2201      	movs	r2, #1
 800b762:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b766:	2300      	movs	r3, #0
}
 800b768:	4618      	mov	r0, r3
 800b76a:	3708      	adds	r7, #8
 800b76c:	46bd      	mov	sp, r7
 800b76e:	bd80      	pop	{r7, pc}

0800b770 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b770:	b480      	push	{r7}
 800b772:	b085      	sub	sp, #20
 800b774:	af00      	add	r7, sp, #0
 800b776:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b77e:	b2db      	uxtb	r3, r3
 800b780:	2b01      	cmp	r3, #1
 800b782:	d001      	beq.n	800b788 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b784:	2301      	movs	r3, #1
 800b786:	e054      	b.n	800b832 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	2202      	movs	r2, #2
 800b78c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	68da      	ldr	r2, [r3, #12]
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	f042 0201 	orr.w	r2, r2, #1
 800b79e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	4a26      	ldr	r2, [pc, #152]	@ (800b840 <HAL_TIM_Base_Start_IT+0xd0>)
 800b7a6:	4293      	cmp	r3, r2
 800b7a8:	d022      	beq.n	800b7f0 <HAL_TIM_Base_Start_IT+0x80>
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b7b2:	d01d      	beq.n	800b7f0 <HAL_TIM_Base_Start_IT+0x80>
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	4a22      	ldr	r2, [pc, #136]	@ (800b844 <HAL_TIM_Base_Start_IT+0xd4>)
 800b7ba:	4293      	cmp	r3, r2
 800b7bc:	d018      	beq.n	800b7f0 <HAL_TIM_Base_Start_IT+0x80>
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	4a21      	ldr	r2, [pc, #132]	@ (800b848 <HAL_TIM_Base_Start_IT+0xd8>)
 800b7c4:	4293      	cmp	r3, r2
 800b7c6:	d013      	beq.n	800b7f0 <HAL_TIM_Base_Start_IT+0x80>
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	4a1f      	ldr	r2, [pc, #124]	@ (800b84c <HAL_TIM_Base_Start_IT+0xdc>)
 800b7ce:	4293      	cmp	r3, r2
 800b7d0:	d00e      	beq.n	800b7f0 <HAL_TIM_Base_Start_IT+0x80>
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	4a1e      	ldr	r2, [pc, #120]	@ (800b850 <HAL_TIM_Base_Start_IT+0xe0>)
 800b7d8:	4293      	cmp	r3, r2
 800b7da:	d009      	beq.n	800b7f0 <HAL_TIM_Base_Start_IT+0x80>
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	4a1c      	ldr	r2, [pc, #112]	@ (800b854 <HAL_TIM_Base_Start_IT+0xe4>)
 800b7e2:	4293      	cmp	r3, r2
 800b7e4:	d004      	beq.n	800b7f0 <HAL_TIM_Base_Start_IT+0x80>
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	4a1b      	ldr	r2, [pc, #108]	@ (800b858 <HAL_TIM_Base_Start_IT+0xe8>)
 800b7ec:	4293      	cmp	r3, r2
 800b7ee:	d115      	bne.n	800b81c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	689a      	ldr	r2, [r3, #8]
 800b7f6:	4b19      	ldr	r3, [pc, #100]	@ (800b85c <HAL_TIM_Base_Start_IT+0xec>)
 800b7f8:	4013      	ands	r3, r2
 800b7fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	2b06      	cmp	r3, #6
 800b800:	d015      	beq.n	800b82e <HAL_TIM_Base_Start_IT+0xbe>
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b808:	d011      	beq.n	800b82e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	681a      	ldr	r2, [r3, #0]
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	f042 0201 	orr.w	r2, r2, #1
 800b818:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b81a:	e008      	b.n	800b82e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	681a      	ldr	r2, [r3, #0]
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	f042 0201 	orr.w	r2, r2, #1
 800b82a:	601a      	str	r2, [r3, #0]
 800b82c:	e000      	b.n	800b830 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b82e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b830:	2300      	movs	r3, #0
}
 800b832:	4618      	mov	r0, r3
 800b834:	3714      	adds	r7, #20
 800b836:	46bd      	mov	sp, r7
 800b838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b83c:	4770      	bx	lr
 800b83e:	bf00      	nop
 800b840:	40010000 	.word	0x40010000
 800b844:	40000400 	.word	0x40000400
 800b848:	40000800 	.word	0x40000800
 800b84c:	40000c00 	.word	0x40000c00
 800b850:	40010400 	.word	0x40010400
 800b854:	40014000 	.word	0x40014000
 800b858:	40001800 	.word	0x40001800
 800b85c:	00010007 	.word	0x00010007

0800b860 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b860:	b580      	push	{r7, lr}
 800b862:	b082      	sub	sp, #8
 800b864:	af00      	add	r7, sp, #0
 800b866:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d101      	bne.n	800b872 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b86e:	2301      	movs	r3, #1
 800b870:	e049      	b.n	800b906 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b878:	b2db      	uxtb	r3, r3
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d106      	bne.n	800b88c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	2200      	movs	r2, #0
 800b882:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b886:	6878      	ldr	r0, [r7, #4]
 800b888:	f7f6 ff66 	bl	8002758 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	2202      	movs	r2, #2
 800b890:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	681a      	ldr	r2, [r3, #0]
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	3304      	adds	r3, #4
 800b89c:	4619      	mov	r1, r3
 800b89e:	4610      	mov	r0, r2
 800b8a0:	f000 fb42 	bl	800bf28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	2201      	movs	r2, #1
 800b8a8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	2201      	movs	r2, #1
 800b8b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	2201      	movs	r2, #1
 800b8b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	2201      	movs	r2, #1
 800b8c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	2201      	movs	r2, #1
 800b8c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	2201      	movs	r2, #1
 800b8d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	2201      	movs	r2, #1
 800b8d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	2201      	movs	r2, #1
 800b8e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	2201      	movs	r2, #1
 800b8e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	2201      	movs	r2, #1
 800b8f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	2201      	movs	r2, #1
 800b8f8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	2201      	movs	r2, #1
 800b900:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b904:	2300      	movs	r3, #0
}
 800b906:	4618      	mov	r0, r3
 800b908:	3708      	adds	r7, #8
 800b90a:	46bd      	mov	sp, r7
 800b90c:	bd80      	pop	{r7, pc}

0800b90e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b90e:	b580      	push	{r7, lr}
 800b910:	b084      	sub	sp, #16
 800b912:	af00      	add	r7, sp, #0
 800b914:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	68db      	ldr	r3, [r3, #12]
 800b91c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	691b      	ldr	r3, [r3, #16]
 800b924:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b926:	68bb      	ldr	r3, [r7, #8]
 800b928:	f003 0302 	and.w	r3, r3, #2
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d020      	beq.n	800b972 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	f003 0302 	and.w	r3, r3, #2
 800b936:	2b00      	cmp	r3, #0
 800b938:	d01b      	beq.n	800b972 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	f06f 0202 	mvn.w	r2, #2
 800b942:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	2201      	movs	r2, #1
 800b948:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	699b      	ldr	r3, [r3, #24]
 800b950:	f003 0303 	and.w	r3, r3, #3
 800b954:	2b00      	cmp	r3, #0
 800b956:	d003      	beq.n	800b960 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b958:	6878      	ldr	r0, [r7, #4]
 800b95a:	f000 fac7 	bl	800beec <HAL_TIM_IC_CaptureCallback>
 800b95e:	e005      	b.n	800b96c <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b960:	6878      	ldr	r0, [r7, #4]
 800b962:	f000 fab9 	bl	800bed8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b966:	6878      	ldr	r0, [r7, #4]
 800b968:	f000 faca 	bl	800bf00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	2200      	movs	r2, #0
 800b970:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b972:	68bb      	ldr	r3, [r7, #8]
 800b974:	f003 0304 	and.w	r3, r3, #4
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d020      	beq.n	800b9be <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b97c:	68fb      	ldr	r3, [r7, #12]
 800b97e:	f003 0304 	and.w	r3, r3, #4
 800b982:	2b00      	cmp	r3, #0
 800b984:	d01b      	beq.n	800b9be <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	f06f 0204 	mvn.w	r2, #4
 800b98e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	2202      	movs	r2, #2
 800b994:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	699b      	ldr	r3, [r3, #24]
 800b99c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d003      	beq.n	800b9ac <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b9a4:	6878      	ldr	r0, [r7, #4]
 800b9a6:	f000 faa1 	bl	800beec <HAL_TIM_IC_CaptureCallback>
 800b9aa:	e005      	b.n	800b9b8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b9ac:	6878      	ldr	r0, [r7, #4]
 800b9ae:	f000 fa93 	bl	800bed8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b9b2:	6878      	ldr	r0, [r7, #4]
 800b9b4:	f000 faa4 	bl	800bf00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	2200      	movs	r2, #0
 800b9bc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b9be:	68bb      	ldr	r3, [r7, #8]
 800b9c0:	f003 0308 	and.w	r3, r3, #8
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d020      	beq.n	800ba0a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	f003 0308 	and.w	r3, r3, #8
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d01b      	beq.n	800ba0a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	f06f 0208 	mvn.w	r2, #8
 800b9da:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	2204      	movs	r2, #4
 800b9e0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	681b      	ldr	r3, [r3, #0]
 800b9e6:	69db      	ldr	r3, [r3, #28]
 800b9e8:	f003 0303 	and.w	r3, r3, #3
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	d003      	beq.n	800b9f8 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b9f0:	6878      	ldr	r0, [r7, #4]
 800b9f2:	f000 fa7b 	bl	800beec <HAL_TIM_IC_CaptureCallback>
 800b9f6:	e005      	b.n	800ba04 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b9f8:	6878      	ldr	r0, [r7, #4]
 800b9fa:	f000 fa6d 	bl	800bed8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b9fe:	6878      	ldr	r0, [r7, #4]
 800ba00:	f000 fa7e 	bl	800bf00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	2200      	movs	r2, #0
 800ba08:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800ba0a:	68bb      	ldr	r3, [r7, #8]
 800ba0c:	f003 0310 	and.w	r3, r3, #16
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d020      	beq.n	800ba56 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800ba14:	68fb      	ldr	r3, [r7, #12]
 800ba16:	f003 0310 	and.w	r3, r3, #16
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d01b      	beq.n	800ba56 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	f06f 0210 	mvn.w	r2, #16
 800ba26:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	2208      	movs	r2, #8
 800ba2c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	69db      	ldr	r3, [r3, #28]
 800ba34:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d003      	beq.n	800ba44 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ba3c:	6878      	ldr	r0, [r7, #4]
 800ba3e:	f000 fa55 	bl	800beec <HAL_TIM_IC_CaptureCallback>
 800ba42:	e005      	b.n	800ba50 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ba44:	6878      	ldr	r0, [r7, #4]
 800ba46:	f000 fa47 	bl	800bed8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ba4a:	6878      	ldr	r0, [r7, #4]
 800ba4c:	f000 fa58 	bl	800bf00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	2200      	movs	r2, #0
 800ba54:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800ba56:	68bb      	ldr	r3, [r7, #8]
 800ba58:	f003 0301 	and.w	r3, r3, #1
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d00c      	beq.n	800ba7a <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	f003 0301 	and.w	r3, r3, #1
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d007      	beq.n	800ba7a <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	f06f 0201 	mvn.w	r2, #1
 800ba72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ba74:	6878      	ldr	r0, [r7, #4]
 800ba76:	f7f6 f875 	bl	8001b64 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ba7a:	68bb      	ldr	r3, [r7, #8]
 800ba7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d104      	bne.n	800ba8e <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800ba84:	68bb      	ldr	r3, [r7, #8]
 800ba86:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d00c      	beq.n	800baa8 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d007      	beq.n	800baa8 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800baa0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800baa2:	6878      	ldr	r0, [r7, #4]
 800baa4:	f000 fef4 	bl	800c890 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800baa8:	68bb      	ldr	r3, [r7, #8]
 800baaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d00c      	beq.n	800bacc <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800bab2:	68fb      	ldr	r3, [r7, #12]
 800bab4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d007      	beq.n	800bacc <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800bac4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800bac6:	6878      	ldr	r0, [r7, #4]
 800bac8:	f000 feec 	bl	800c8a4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800bacc:	68bb      	ldr	r3, [r7, #8]
 800bace:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d00c      	beq.n	800baf0 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800badc:	2b00      	cmp	r3, #0
 800bade:	d007      	beq.n	800baf0 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800bae8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800baea:	6878      	ldr	r0, [r7, #4]
 800baec:	f000 fa12 	bl	800bf14 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800baf0:	68bb      	ldr	r3, [r7, #8]
 800baf2:	f003 0320 	and.w	r3, r3, #32
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d00c      	beq.n	800bb14 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	f003 0320 	and.w	r3, r3, #32
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d007      	beq.n	800bb14 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	f06f 0220 	mvn.w	r2, #32
 800bb0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800bb0e:	6878      	ldr	r0, [r7, #4]
 800bb10:	f000 feb4 	bl	800c87c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800bb14:	bf00      	nop
 800bb16:	3710      	adds	r7, #16
 800bb18:	46bd      	mov	sp, r7
 800bb1a:	bd80      	pop	{r7, pc}

0800bb1c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800bb1c:	b580      	push	{r7, lr}
 800bb1e:	b086      	sub	sp, #24
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	60f8      	str	r0, [r7, #12]
 800bb24:	60b9      	str	r1, [r7, #8]
 800bb26:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bb28:	2300      	movs	r3, #0
 800bb2a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bb32:	2b01      	cmp	r3, #1
 800bb34:	d101      	bne.n	800bb3a <HAL_TIM_PWM_ConfigChannel+0x1e>
 800bb36:	2302      	movs	r3, #2
 800bb38:	e0ff      	b.n	800bd3a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	2201      	movs	r2, #1
 800bb3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	2b14      	cmp	r3, #20
 800bb46:	f200 80f0 	bhi.w	800bd2a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800bb4a:	a201      	add	r2, pc, #4	@ (adr r2, 800bb50 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800bb4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb50:	0800bba5 	.word	0x0800bba5
 800bb54:	0800bd2b 	.word	0x0800bd2b
 800bb58:	0800bd2b 	.word	0x0800bd2b
 800bb5c:	0800bd2b 	.word	0x0800bd2b
 800bb60:	0800bbe5 	.word	0x0800bbe5
 800bb64:	0800bd2b 	.word	0x0800bd2b
 800bb68:	0800bd2b 	.word	0x0800bd2b
 800bb6c:	0800bd2b 	.word	0x0800bd2b
 800bb70:	0800bc27 	.word	0x0800bc27
 800bb74:	0800bd2b 	.word	0x0800bd2b
 800bb78:	0800bd2b 	.word	0x0800bd2b
 800bb7c:	0800bd2b 	.word	0x0800bd2b
 800bb80:	0800bc67 	.word	0x0800bc67
 800bb84:	0800bd2b 	.word	0x0800bd2b
 800bb88:	0800bd2b 	.word	0x0800bd2b
 800bb8c:	0800bd2b 	.word	0x0800bd2b
 800bb90:	0800bca9 	.word	0x0800bca9
 800bb94:	0800bd2b 	.word	0x0800bd2b
 800bb98:	0800bd2b 	.word	0x0800bd2b
 800bb9c:	0800bd2b 	.word	0x0800bd2b
 800bba0:	0800bce9 	.word	0x0800bce9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	68b9      	ldr	r1, [r7, #8]
 800bbaa:	4618      	mov	r0, r3
 800bbac:	f000 fa62 	bl	800c074 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	699a      	ldr	r2, [r3, #24]
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	f042 0208 	orr.w	r2, r2, #8
 800bbbe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	699a      	ldr	r2, [r3, #24]
 800bbc6:	68fb      	ldr	r3, [r7, #12]
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	f022 0204 	bic.w	r2, r2, #4
 800bbce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800bbd0:	68fb      	ldr	r3, [r7, #12]
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	6999      	ldr	r1, [r3, #24]
 800bbd6:	68bb      	ldr	r3, [r7, #8]
 800bbd8:	691a      	ldr	r2, [r3, #16]
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	430a      	orrs	r2, r1
 800bbe0:	619a      	str	r2, [r3, #24]
      break;
 800bbe2:	e0a5      	b.n	800bd30 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800bbe4:	68fb      	ldr	r3, [r7, #12]
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	68b9      	ldr	r1, [r7, #8]
 800bbea:	4618      	mov	r0, r3
 800bbec:	f000 fab4 	bl	800c158 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	699a      	ldr	r2, [r3, #24]
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bbfe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800bc00:	68fb      	ldr	r3, [r7, #12]
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	699a      	ldr	r2, [r3, #24]
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bc0e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	6999      	ldr	r1, [r3, #24]
 800bc16:	68bb      	ldr	r3, [r7, #8]
 800bc18:	691b      	ldr	r3, [r3, #16]
 800bc1a:	021a      	lsls	r2, r3, #8
 800bc1c:	68fb      	ldr	r3, [r7, #12]
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	430a      	orrs	r2, r1
 800bc22:	619a      	str	r2, [r3, #24]
      break;
 800bc24:	e084      	b.n	800bd30 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800bc26:	68fb      	ldr	r3, [r7, #12]
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	68b9      	ldr	r1, [r7, #8]
 800bc2c:	4618      	mov	r0, r3
 800bc2e:	f000 fb0b 	bl	800c248 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	69da      	ldr	r2, [r3, #28]
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	f042 0208 	orr.w	r2, r2, #8
 800bc40:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	69da      	ldr	r2, [r3, #28]
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	f022 0204 	bic.w	r2, r2, #4
 800bc50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	69d9      	ldr	r1, [r3, #28]
 800bc58:	68bb      	ldr	r3, [r7, #8]
 800bc5a:	691a      	ldr	r2, [r3, #16]
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	430a      	orrs	r2, r1
 800bc62:	61da      	str	r2, [r3, #28]
      break;
 800bc64:	e064      	b.n	800bd30 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	68b9      	ldr	r1, [r7, #8]
 800bc6c:	4618      	mov	r0, r3
 800bc6e:	f000 fb61 	bl	800c334 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	69da      	ldr	r2, [r3, #28]
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bc80:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	69da      	ldr	r2, [r3, #28]
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bc90:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800bc92:	68fb      	ldr	r3, [r7, #12]
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	69d9      	ldr	r1, [r3, #28]
 800bc98:	68bb      	ldr	r3, [r7, #8]
 800bc9a:	691b      	ldr	r3, [r3, #16]
 800bc9c:	021a      	lsls	r2, r3, #8
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	430a      	orrs	r2, r1
 800bca4:	61da      	str	r2, [r3, #28]
      break;
 800bca6:	e043      	b.n	800bd30 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	68b9      	ldr	r1, [r7, #8]
 800bcae:	4618      	mov	r0, r3
 800bcb0:	f000 fb98 	bl	800c3e4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800bcb4:	68fb      	ldr	r3, [r7, #12]
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	f042 0208 	orr.w	r2, r2, #8
 800bcc2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800bcc4:	68fb      	ldr	r3, [r7, #12]
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	f022 0204 	bic.w	r2, r2, #4
 800bcd2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800bcd4:	68fb      	ldr	r3, [r7, #12]
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800bcda:	68bb      	ldr	r3, [r7, #8]
 800bcdc:	691a      	ldr	r2, [r3, #16]
 800bcde:	68fb      	ldr	r3, [r7, #12]
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	430a      	orrs	r2, r1
 800bce4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800bce6:	e023      	b.n	800bd30 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	68b9      	ldr	r1, [r7, #8]
 800bcee:	4618      	mov	r0, r3
 800bcf0:	f000 fbca 	bl	800c488 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bd02:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800bd04:	68fb      	ldr	r3, [r7, #12]
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bd12:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800bd1a:	68bb      	ldr	r3, [r7, #8]
 800bd1c:	691b      	ldr	r3, [r3, #16]
 800bd1e:	021a      	lsls	r2, r3, #8
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	430a      	orrs	r2, r1
 800bd26:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800bd28:	e002      	b.n	800bd30 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800bd2a:	2301      	movs	r3, #1
 800bd2c:	75fb      	strb	r3, [r7, #23]
      break;
 800bd2e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800bd30:	68fb      	ldr	r3, [r7, #12]
 800bd32:	2200      	movs	r2, #0
 800bd34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800bd38:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd3a:	4618      	mov	r0, r3
 800bd3c:	3718      	adds	r7, #24
 800bd3e:	46bd      	mov	sp, r7
 800bd40:	bd80      	pop	{r7, pc}
 800bd42:	bf00      	nop

0800bd44 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800bd44:	b580      	push	{r7, lr}
 800bd46:	b084      	sub	sp, #16
 800bd48:	af00      	add	r7, sp, #0
 800bd4a:	6078      	str	r0, [r7, #4]
 800bd4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bd4e:	2300      	movs	r3, #0
 800bd50:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bd58:	2b01      	cmp	r3, #1
 800bd5a:	d101      	bne.n	800bd60 <HAL_TIM_ConfigClockSource+0x1c>
 800bd5c:	2302      	movs	r3, #2
 800bd5e:	e0b4      	b.n	800beca <HAL_TIM_ConfigClockSource+0x186>
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	2201      	movs	r2, #1
 800bd64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	2202      	movs	r2, #2
 800bd6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	689b      	ldr	r3, [r3, #8]
 800bd76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800bd78:	68ba      	ldr	r2, [r7, #8]
 800bd7a:	4b56      	ldr	r3, [pc, #344]	@ (800bed4 <HAL_TIM_ConfigClockSource+0x190>)
 800bd7c:	4013      	ands	r3, r2
 800bd7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bd80:	68bb      	ldr	r3, [r7, #8]
 800bd82:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800bd86:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	68ba      	ldr	r2, [r7, #8]
 800bd8e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800bd90:	683b      	ldr	r3, [r7, #0]
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bd98:	d03e      	beq.n	800be18 <HAL_TIM_ConfigClockSource+0xd4>
 800bd9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bd9e:	f200 8087 	bhi.w	800beb0 <HAL_TIM_ConfigClockSource+0x16c>
 800bda2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bda6:	f000 8086 	beq.w	800beb6 <HAL_TIM_ConfigClockSource+0x172>
 800bdaa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bdae:	d87f      	bhi.n	800beb0 <HAL_TIM_ConfigClockSource+0x16c>
 800bdb0:	2b70      	cmp	r3, #112	@ 0x70
 800bdb2:	d01a      	beq.n	800bdea <HAL_TIM_ConfigClockSource+0xa6>
 800bdb4:	2b70      	cmp	r3, #112	@ 0x70
 800bdb6:	d87b      	bhi.n	800beb0 <HAL_TIM_ConfigClockSource+0x16c>
 800bdb8:	2b60      	cmp	r3, #96	@ 0x60
 800bdba:	d050      	beq.n	800be5e <HAL_TIM_ConfigClockSource+0x11a>
 800bdbc:	2b60      	cmp	r3, #96	@ 0x60
 800bdbe:	d877      	bhi.n	800beb0 <HAL_TIM_ConfigClockSource+0x16c>
 800bdc0:	2b50      	cmp	r3, #80	@ 0x50
 800bdc2:	d03c      	beq.n	800be3e <HAL_TIM_ConfigClockSource+0xfa>
 800bdc4:	2b50      	cmp	r3, #80	@ 0x50
 800bdc6:	d873      	bhi.n	800beb0 <HAL_TIM_ConfigClockSource+0x16c>
 800bdc8:	2b40      	cmp	r3, #64	@ 0x40
 800bdca:	d058      	beq.n	800be7e <HAL_TIM_ConfigClockSource+0x13a>
 800bdcc:	2b40      	cmp	r3, #64	@ 0x40
 800bdce:	d86f      	bhi.n	800beb0 <HAL_TIM_ConfigClockSource+0x16c>
 800bdd0:	2b30      	cmp	r3, #48	@ 0x30
 800bdd2:	d064      	beq.n	800be9e <HAL_TIM_ConfigClockSource+0x15a>
 800bdd4:	2b30      	cmp	r3, #48	@ 0x30
 800bdd6:	d86b      	bhi.n	800beb0 <HAL_TIM_ConfigClockSource+0x16c>
 800bdd8:	2b20      	cmp	r3, #32
 800bdda:	d060      	beq.n	800be9e <HAL_TIM_ConfigClockSource+0x15a>
 800bddc:	2b20      	cmp	r3, #32
 800bdde:	d867      	bhi.n	800beb0 <HAL_TIM_ConfigClockSource+0x16c>
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	d05c      	beq.n	800be9e <HAL_TIM_ConfigClockSource+0x15a>
 800bde4:	2b10      	cmp	r3, #16
 800bde6:	d05a      	beq.n	800be9e <HAL_TIM_ConfigClockSource+0x15a>
 800bde8:	e062      	b.n	800beb0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800bdee:	683b      	ldr	r3, [r7, #0]
 800bdf0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800bdf2:	683b      	ldr	r3, [r7, #0]
 800bdf4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800bdf6:	683b      	ldr	r3, [r7, #0]
 800bdf8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800bdfa:	f000 fc13 	bl	800c624 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	689b      	ldr	r3, [r3, #8]
 800be04:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800be06:	68bb      	ldr	r3, [r7, #8]
 800be08:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800be0c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	68ba      	ldr	r2, [r7, #8]
 800be14:	609a      	str	r2, [r3, #8]
      break;
 800be16:	e04f      	b.n	800beb8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800be1c:	683b      	ldr	r3, [r7, #0]
 800be1e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800be20:	683b      	ldr	r3, [r7, #0]
 800be22:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800be24:	683b      	ldr	r3, [r7, #0]
 800be26:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800be28:	f000 fbfc 	bl	800c624 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	689a      	ldr	r2, [r3, #8]
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800be3a:	609a      	str	r2, [r3, #8]
      break;
 800be3c:	e03c      	b.n	800beb8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800be42:	683b      	ldr	r3, [r7, #0]
 800be44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800be46:	683b      	ldr	r3, [r7, #0]
 800be48:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800be4a:	461a      	mov	r2, r3
 800be4c:	f000 fb70 	bl	800c530 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	2150      	movs	r1, #80	@ 0x50
 800be56:	4618      	mov	r0, r3
 800be58:	f000 fbc9 	bl	800c5ee <TIM_ITRx_SetConfig>
      break;
 800be5c:	e02c      	b.n	800beb8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800be62:	683b      	ldr	r3, [r7, #0]
 800be64:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800be66:	683b      	ldr	r3, [r7, #0]
 800be68:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800be6a:	461a      	mov	r2, r3
 800be6c:	f000 fb8f 	bl	800c58e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	2160      	movs	r1, #96	@ 0x60
 800be76:	4618      	mov	r0, r3
 800be78:	f000 fbb9 	bl	800c5ee <TIM_ITRx_SetConfig>
      break;
 800be7c:	e01c      	b.n	800beb8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800be82:	683b      	ldr	r3, [r7, #0]
 800be84:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800be86:	683b      	ldr	r3, [r7, #0]
 800be88:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800be8a:	461a      	mov	r2, r3
 800be8c:	f000 fb50 	bl	800c530 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	2140      	movs	r1, #64	@ 0x40
 800be96:	4618      	mov	r0, r3
 800be98:	f000 fba9 	bl	800c5ee <TIM_ITRx_SetConfig>
      break;
 800be9c:	e00c      	b.n	800beb8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	681a      	ldr	r2, [r3, #0]
 800bea2:	683b      	ldr	r3, [r7, #0]
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	4619      	mov	r1, r3
 800bea8:	4610      	mov	r0, r2
 800beaa:	f000 fba0 	bl	800c5ee <TIM_ITRx_SetConfig>
      break;
 800beae:	e003      	b.n	800beb8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800beb0:	2301      	movs	r3, #1
 800beb2:	73fb      	strb	r3, [r7, #15]
      break;
 800beb4:	e000      	b.n	800beb8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800beb6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	2201      	movs	r2, #1
 800bebc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	2200      	movs	r2, #0
 800bec4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800bec8:	7bfb      	ldrb	r3, [r7, #15]
}
 800beca:	4618      	mov	r0, r3
 800becc:	3710      	adds	r7, #16
 800bece:	46bd      	mov	sp, r7
 800bed0:	bd80      	pop	{r7, pc}
 800bed2:	bf00      	nop
 800bed4:	fffeff88 	.word	0xfffeff88

0800bed8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800bed8:	b480      	push	{r7}
 800beda:	b083      	sub	sp, #12
 800bedc:	af00      	add	r7, sp, #0
 800bede:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800bee0:	bf00      	nop
 800bee2:	370c      	adds	r7, #12
 800bee4:	46bd      	mov	sp, r7
 800bee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beea:	4770      	bx	lr

0800beec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800beec:	b480      	push	{r7}
 800beee:	b083      	sub	sp, #12
 800bef0:	af00      	add	r7, sp, #0
 800bef2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800bef4:	bf00      	nop
 800bef6:	370c      	adds	r7, #12
 800bef8:	46bd      	mov	sp, r7
 800befa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800befe:	4770      	bx	lr

0800bf00 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800bf00:	b480      	push	{r7}
 800bf02:	b083      	sub	sp, #12
 800bf04:	af00      	add	r7, sp, #0
 800bf06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800bf08:	bf00      	nop
 800bf0a:	370c      	adds	r7, #12
 800bf0c:	46bd      	mov	sp, r7
 800bf0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf12:	4770      	bx	lr

0800bf14 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800bf14:	b480      	push	{r7}
 800bf16:	b083      	sub	sp, #12
 800bf18:	af00      	add	r7, sp, #0
 800bf1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800bf1c:	bf00      	nop
 800bf1e:	370c      	adds	r7, #12
 800bf20:	46bd      	mov	sp, r7
 800bf22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf26:	4770      	bx	lr

0800bf28 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800bf28:	b480      	push	{r7}
 800bf2a:	b085      	sub	sp, #20
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	6078      	str	r0, [r7, #4]
 800bf30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	4a43      	ldr	r2, [pc, #268]	@ (800c048 <TIM_Base_SetConfig+0x120>)
 800bf3c:	4293      	cmp	r3, r2
 800bf3e:	d013      	beq.n	800bf68 <TIM_Base_SetConfig+0x40>
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bf46:	d00f      	beq.n	800bf68 <TIM_Base_SetConfig+0x40>
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	4a40      	ldr	r2, [pc, #256]	@ (800c04c <TIM_Base_SetConfig+0x124>)
 800bf4c:	4293      	cmp	r3, r2
 800bf4e:	d00b      	beq.n	800bf68 <TIM_Base_SetConfig+0x40>
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	4a3f      	ldr	r2, [pc, #252]	@ (800c050 <TIM_Base_SetConfig+0x128>)
 800bf54:	4293      	cmp	r3, r2
 800bf56:	d007      	beq.n	800bf68 <TIM_Base_SetConfig+0x40>
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	4a3e      	ldr	r2, [pc, #248]	@ (800c054 <TIM_Base_SetConfig+0x12c>)
 800bf5c:	4293      	cmp	r3, r2
 800bf5e:	d003      	beq.n	800bf68 <TIM_Base_SetConfig+0x40>
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	4a3d      	ldr	r2, [pc, #244]	@ (800c058 <TIM_Base_SetConfig+0x130>)
 800bf64:	4293      	cmp	r3, r2
 800bf66:	d108      	bne.n	800bf7a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bf6e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800bf70:	683b      	ldr	r3, [r7, #0]
 800bf72:	685b      	ldr	r3, [r3, #4]
 800bf74:	68fa      	ldr	r2, [r7, #12]
 800bf76:	4313      	orrs	r3, r2
 800bf78:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	4a32      	ldr	r2, [pc, #200]	@ (800c048 <TIM_Base_SetConfig+0x120>)
 800bf7e:	4293      	cmp	r3, r2
 800bf80:	d02b      	beq.n	800bfda <TIM_Base_SetConfig+0xb2>
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bf88:	d027      	beq.n	800bfda <TIM_Base_SetConfig+0xb2>
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	4a2f      	ldr	r2, [pc, #188]	@ (800c04c <TIM_Base_SetConfig+0x124>)
 800bf8e:	4293      	cmp	r3, r2
 800bf90:	d023      	beq.n	800bfda <TIM_Base_SetConfig+0xb2>
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	4a2e      	ldr	r2, [pc, #184]	@ (800c050 <TIM_Base_SetConfig+0x128>)
 800bf96:	4293      	cmp	r3, r2
 800bf98:	d01f      	beq.n	800bfda <TIM_Base_SetConfig+0xb2>
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	4a2d      	ldr	r2, [pc, #180]	@ (800c054 <TIM_Base_SetConfig+0x12c>)
 800bf9e:	4293      	cmp	r3, r2
 800bfa0:	d01b      	beq.n	800bfda <TIM_Base_SetConfig+0xb2>
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	4a2c      	ldr	r2, [pc, #176]	@ (800c058 <TIM_Base_SetConfig+0x130>)
 800bfa6:	4293      	cmp	r3, r2
 800bfa8:	d017      	beq.n	800bfda <TIM_Base_SetConfig+0xb2>
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	4a2b      	ldr	r2, [pc, #172]	@ (800c05c <TIM_Base_SetConfig+0x134>)
 800bfae:	4293      	cmp	r3, r2
 800bfb0:	d013      	beq.n	800bfda <TIM_Base_SetConfig+0xb2>
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	4a2a      	ldr	r2, [pc, #168]	@ (800c060 <TIM_Base_SetConfig+0x138>)
 800bfb6:	4293      	cmp	r3, r2
 800bfb8:	d00f      	beq.n	800bfda <TIM_Base_SetConfig+0xb2>
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	4a29      	ldr	r2, [pc, #164]	@ (800c064 <TIM_Base_SetConfig+0x13c>)
 800bfbe:	4293      	cmp	r3, r2
 800bfc0:	d00b      	beq.n	800bfda <TIM_Base_SetConfig+0xb2>
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	4a28      	ldr	r2, [pc, #160]	@ (800c068 <TIM_Base_SetConfig+0x140>)
 800bfc6:	4293      	cmp	r3, r2
 800bfc8:	d007      	beq.n	800bfda <TIM_Base_SetConfig+0xb2>
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	4a27      	ldr	r2, [pc, #156]	@ (800c06c <TIM_Base_SetConfig+0x144>)
 800bfce:	4293      	cmp	r3, r2
 800bfd0:	d003      	beq.n	800bfda <TIM_Base_SetConfig+0xb2>
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	4a26      	ldr	r2, [pc, #152]	@ (800c070 <TIM_Base_SetConfig+0x148>)
 800bfd6:	4293      	cmp	r3, r2
 800bfd8:	d108      	bne.n	800bfec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bfe0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800bfe2:	683b      	ldr	r3, [r7, #0]
 800bfe4:	68db      	ldr	r3, [r3, #12]
 800bfe6:	68fa      	ldr	r2, [r7, #12]
 800bfe8:	4313      	orrs	r3, r2
 800bfea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800bff2:	683b      	ldr	r3, [r7, #0]
 800bff4:	695b      	ldr	r3, [r3, #20]
 800bff6:	4313      	orrs	r3, r2
 800bff8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800bffa:	683b      	ldr	r3, [r7, #0]
 800bffc:	689a      	ldr	r2, [r3, #8]
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c002:	683b      	ldr	r3, [r7, #0]
 800c004:	681a      	ldr	r2, [r3, #0]
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	4a0e      	ldr	r2, [pc, #56]	@ (800c048 <TIM_Base_SetConfig+0x120>)
 800c00e:	4293      	cmp	r3, r2
 800c010:	d003      	beq.n	800c01a <TIM_Base_SetConfig+0xf2>
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	4a10      	ldr	r2, [pc, #64]	@ (800c058 <TIM_Base_SetConfig+0x130>)
 800c016:	4293      	cmp	r3, r2
 800c018:	d103      	bne.n	800c022 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c01a:	683b      	ldr	r3, [r7, #0]
 800c01c:	691a      	ldr	r2, [r3, #16]
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	f043 0204 	orr.w	r2, r3, #4
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	2201      	movs	r2, #1
 800c032:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	68fa      	ldr	r2, [r7, #12]
 800c038:	601a      	str	r2, [r3, #0]
}
 800c03a:	bf00      	nop
 800c03c:	3714      	adds	r7, #20
 800c03e:	46bd      	mov	sp, r7
 800c040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c044:	4770      	bx	lr
 800c046:	bf00      	nop
 800c048:	40010000 	.word	0x40010000
 800c04c:	40000400 	.word	0x40000400
 800c050:	40000800 	.word	0x40000800
 800c054:	40000c00 	.word	0x40000c00
 800c058:	40010400 	.word	0x40010400
 800c05c:	40014000 	.word	0x40014000
 800c060:	40014400 	.word	0x40014400
 800c064:	40014800 	.word	0x40014800
 800c068:	40001800 	.word	0x40001800
 800c06c:	40001c00 	.word	0x40001c00
 800c070:	40002000 	.word	0x40002000

0800c074 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c074:	b480      	push	{r7}
 800c076:	b087      	sub	sp, #28
 800c078:	af00      	add	r7, sp, #0
 800c07a:	6078      	str	r0, [r7, #4]
 800c07c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	6a1b      	ldr	r3, [r3, #32]
 800c082:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	6a1b      	ldr	r3, [r3, #32]
 800c088:	f023 0201 	bic.w	r2, r3, #1
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	685b      	ldr	r3, [r3, #4]
 800c094:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	699b      	ldr	r3, [r3, #24]
 800c09a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c09c:	68fa      	ldr	r2, [r7, #12]
 800c09e:	4b2b      	ldr	r3, [pc, #172]	@ (800c14c <TIM_OC1_SetConfig+0xd8>)
 800c0a0:	4013      	ands	r3, r2
 800c0a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	f023 0303 	bic.w	r3, r3, #3
 800c0aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c0ac:	683b      	ldr	r3, [r7, #0]
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	68fa      	ldr	r2, [r7, #12]
 800c0b2:	4313      	orrs	r3, r2
 800c0b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c0b6:	697b      	ldr	r3, [r7, #20]
 800c0b8:	f023 0302 	bic.w	r3, r3, #2
 800c0bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c0be:	683b      	ldr	r3, [r7, #0]
 800c0c0:	689b      	ldr	r3, [r3, #8]
 800c0c2:	697a      	ldr	r2, [r7, #20]
 800c0c4:	4313      	orrs	r3, r2
 800c0c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	4a21      	ldr	r2, [pc, #132]	@ (800c150 <TIM_OC1_SetConfig+0xdc>)
 800c0cc:	4293      	cmp	r3, r2
 800c0ce:	d003      	beq.n	800c0d8 <TIM_OC1_SetConfig+0x64>
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	4a20      	ldr	r2, [pc, #128]	@ (800c154 <TIM_OC1_SetConfig+0xe0>)
 800c0d4:	4293      	cmp	r3, r2
 800c0d6:	d10c      	bne.n	800c0f2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c0d8:	697b      	ldr	r3, [r7, #20]
 800c0da:	f023 0308 	bic.w	r3, r3, #8
 800c0de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c0e0:	683b      	ldr	r3, [r7, #0]
 800c0e2:	68db      	ldr	r3, [r3, #12]
 800c0e4:	697a      	ldr	r2, [r7, #20]
 800c0e6:	4313      	orrs	r3, r2
 800c0e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c0ea:	697b      	ldr	r3, [r7, #20]
 800c0ec:	f023 0304 	bic.w	r3, r3, #4
 800c0f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	4a16      	ldr	r2, [pc, #88]	@ (800c150 <TIM_OC1_SetConfig+0xdc>)
 800c0f6:	4293      	cmp	r3, r2
 800c0f8:	d003      	beq.n	800c102 <TIM_OC1_SetConfig+0x8e>
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	4a15      	ldr	r2, [pc, #84]	@ (800c154 <TIM_OC1_SetConfig+0xe0>)
 800c0fe:	4293      	cmp	r3, r2
 800c100:	d111      	bne.n	800c126 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c102:	693b      	ldr	r3, [r7, #16]
 800c104:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c108:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c10a:	693b      	ldr	r3, [r7, #16]
 800c10c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c110:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c112:	683b      	ldr	r3, [r7, #0]
 800c114:	695b      	ldr	r3, [r3, #20]
 800c116:	693a      	ldr	r2, [r7, #16]
 800c118:	4313      	orrs	r3, r2
 800c11a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c11c:	683b      	ldr	r3, [r7, #0]
 800c11e:	699b      	ldr	r3, [r3, #24]
 800c120:	693a      	ldr	r2, [r7, #16]
 800c122:	4313      	orrs	r3, r2
 800c124:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	693a      	ldr	r2, [r7, #16]
 800c12a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	68fa      	ldr	r2, [r7, #12]
 800c130:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c132:	683b      	ldr	r3, [r7, #0]
 800c134:	685a      	ldr	r2, [r3, #4]
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	697a      	ldr	r2, [r7, #20]
 800c13e:	621a      	str	r2, [r3, #32]
}
 800c140:	bf00      	nop
 800c142:	371c      	adds	r7, #28
 800c144:	46bd      	mov	sp, r7
 800c146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c14a:	4770      	bx	lr
 800c14c:	fffeff8f 	.word	0xfffeff8f
 800c150:	40010000 	.word	0x40010000
 800c154:	40010400 	.word	0x40010400

0800c158 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c158:	b480      	push	{r7}
 800c15a:	b087      	sub	sp, #28
 800c15c:	af00      	add	r7, sp, #0
 800c15e:	6078      	str	r0, [r7, #4]
 800c160:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	6a1b      	ldr	r3, [r3, #32]
 800c166:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	6a1b      	ldr	r3, [r3, #32]
 800c16c:	f023 0210 	bic.w	r2, r3, #16
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	685b      	ldr	r3, [r3, #4]
 800c178:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	699b      	ldr	r3, [r3, #24]
 800c17e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c180:	68fa      	ldr	r2, [r7, #12]
 800c182:	4b2e      	ldr	r3, [pc, #184]	@ (800c23c <TIM_OC2_SetConfig+0xe4>)
 800c184:	4013      	ands	r3, r2
 800c186:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c18e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c190:	683b      	ldr	r3, [r7, #0]
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	021b      	lsls	r3, r3, #8
 800c196:	68fa      	ldr	r2, [r7, #12]
 800c198:	4313      	orrs	r3, r2
 800c19a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c19c:	697b      	ldr	r3, [r7, #20]
 800c19e:	f023 0320 	bic.w	r3, r3, #32
 800c1a2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c1a4:	683b      	ldr	r3, [r7, #0]
 800c1a6:	689b      	ldr	r3, [r3, #8]
 800c1a8:	011b      	lsls	r3, r3, #4
 800c1aa:	697a      	ldr	r2, [r7, #20]
 800c1ac:	4313      	orrs	r3, r2
 800c1ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	4a23      	ldr	r2, [pc, #140]	@ (800c240 <TIM_OC2_SetConfig+0xe8>)
 800c1b4:	4293      	cmp	r3, r2
 800c1b6:	d003      	beq.n	800c1c0 <TIM_OC2_SetConfig+0x68>
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	4a22      	ldr	r2, [pc, #136]	@ (800c244 <TIM_OC2_SetConfig+0xec>)
 800c1bc:	4293      	cmp	r3, r2
 800c1be:	d10d      	bne.n	800c1dc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c1c0:	697b      	ldr	r3, [r7, #20]
 800c1c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c1c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c1c8:	683b      	ldr	r3, [r7, #0]
 800c1ca:	68db      	ldr	r3, [r3, #12]
 800c1cc:	011b      	lsls	r3, r3, #4
 800c1ce:	697a      	ldr	r2, [r7, #20]
 800c1d0:	4313      	orrs	r3, r2
 800c1d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c1d4:	697b      	ldr	r3, [r7, #20]
 800c1d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c1da:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	4a18      	ldr	r2, [pc, #96]	@ (800c240 <TIM_OC2_SetConfig+0xe8>)
 800c1e0:	4293      	cmp	r3, r2
 800c1e2:	d003      	beq.n	800c1ec <TIM_OC2_SetConfig+0x94>
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	4a17      	ldr	r2, [pc, #92]	@ (800c244 <TIM_OC2_SetConfig+0xec>)
 800c1e8:	4293      	cmp	r3, r2
 800c1ea:	d113      	bne.n	800c214 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c1ec:	693b      	ldr	r3, [r7, #16]
 800c1ee:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c1f2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c1f4:	693b      	ldr	r3, [r7, #16]
 800c1f6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c1fa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c1fc:	683b      	ldr	r3, [r7, #0]
 800c1fe:	695b      	ldr	r3, [r3, #20]
 800c200:	009b      	lsls	r3, r3, #2
 800c202:	693a      	ldr	r2, [r7, #16]
 800c204:	4313      	orrs	r3, r2
 800c206:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c208:	683b      	ldr	r3, [r7, #0]
 800c20a:	699b      	ldr	r3, [r3, #24]
 800c20c:	009b      	lsls	r3, r3, #2
 800c20e:	693a      	ldr	r2, [r7, #16]
 800c210:	4313      	orrs	r3, r2
 800c212:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	693a      	ldr	r2, [r7, #16]
 800c218:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	68fa      	ldr	r2, [r7, #12]
 800c21e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c220:	683b      	ldr	r3, [r7, #0]
 800c222:	685a      	ldr	r2, [r3, #4]
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	697a      	ldr	r2, [r7, #20]
 800c22c:	621a      	str	r2, [r3, #32]
}
 800c22e:	bf00      	nop
 800c230:	371c      	adds	r7, #28
 800c232:	46bd      	mov	sp, r7
 800c234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c238:	4770      	bx	lr
 800c23a:	bf00      	nop
 800c23c:	feff8fff 	.word	0xfeff8fff
 800c240:	40010000 	.word	0x40010000
 800c244:	40010400 	.word	0x40010400

0800c248 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c248:	b480      	push	{r7}
 800c24a:	b087      	sub	sp, #28
 800c24c:	af00      	add	r7, sp, #0
 800c24e:	6078      	str	r0, [r7, #4]
 800c250:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	6a1b      	ldr	r3, [r3, #32]
 800c256:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	6a1b      	ldr	r3, [r3, #32]
 800c25c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	685b      	ldr	r3, [r3, #4]
 800c268:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	69db      	ldr	r3, [r3, #28]
 800c26e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c270:	68fa      	ldr	r2, [r7, #12]
 800c272:	4b2d      	ldr	r3, [pc, #180]	@ (800c328 <TIM_OC3_SetConfig+0xe0>)
 800c274:	4013      	ands	r3, r2
 800c276:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	f023 0303 	bic.w	r3, r3, #3
 800c27e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c280:	683b      	ldr	r3, [r7, #0]
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	68fa      	ldr	r2, [r7, #12]
 800c286:	4313      	orrs	r3, r2
 800c288:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c28a:	697b      	ldr	r3, [r7, #20]
 800c28c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c290:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c292:	683b      	ldr	r3, [r7, #0]
 800c294:	689b      	ldr	r3, [r3, #8]
 800c296:	021b      	lsls	r3, r3, #8
 800c298:	697a      	ldr	r2, [r7, #20]
 800c29a:	4313      	orrs	r3, r2
 800c29c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	4a22      	ldr	r2, [pc, #136]	@ (800c32c <TIM_OC3_SetConfig+0xe4>)
 800c2a2:	4293      	cmp	r3, r2
 800c2a4:	d003      	beq.n	800c2ae <TIM_OC3_SetConfig+0x66>
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	4a21      	ldr	r2, [pc, #132]	@ (800c330 <TIM_OC3_SetConfig+0xe8>)
 800c2aa:	4293      	cmp	r3, r2
 800c2ac:	d10d      	bne.n	800c2ca <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c2ae:	697b      	ldr	r3, [r7, #20]
 800c2b0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c2b4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c2b6:	683b      	ldr	r3, [r7, #0]
 800c2b8:	68db      	ldr	r3, [r3, #12]
 800c2ba:	021b      	lsls	r3, r3, #8
 800c2bc:	697a      	ldr	r2, [r7, #20]
 800c2be:	4313      	orrs	r3, r2
 800c2c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c2c2:	697b      	ldr	r3, [r7, #20]
 800c2c4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c2c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	4a17      	ldr	r2, [pc, #92]	@ (800c32c <TIM_OC3_SetConfig+0xe4>)
 800c2ce:	4293      	cmp	r3, r2
 800c2d0:	d003      	beq.n	800c2da <TIM_OC3_SetConfig+0x92>
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	4a16      	ldr	r2, [pc, #88]	@ (800c330 <TIM_OC3_SetConfig+0xe8>)
 800c2d6:	4293      	cmp	r3, r2
 800c2d8:	d113      	bne.n	800c302 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c2da:	693b      	ldr	r3, [r7, #16]
 800c2dc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c2e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c2e2:	693b      	ldr	r3, [r7, #16]
 800c2e4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c2e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c2ea:	683b      	ldr	r3, [r7, #0]
 800c2ec:	695b      	ldr	r3, [r3, #20]
 800c2ee:	011b      	lsls	r3, r3, #4
 800c2f0:	693a      	ldr	r2, [r7, #16]
 800c2f2:	4313      	orrs	r3, r2
 800c2f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c2f6:	683b      	ldr	r3, [r7, #0]
 800c2f8:	699b      	ldr	r3, [r3, #24]
 800c2fa:	011b      	lsls	r3, r3, #4
 800c2fc:	693a      	ldr	r2, [r7, #16]
 800c2fe:	4313      	orrs	r3, r2
 800c300:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	693a      	ldr	r2, [r7, #16]
 800c306:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	68fa      	ldr	r2, [r7, #12]
 800c30c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c30e:	683b      	ldr	r3, [r7, #0]
 800c310:	685a      	ldr	r2, [r3, #4]
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	697a      	ldr	r2, [r7, #20]
 800c31a:	621a      	str	r2, [r3, #32]
}
 800c31c:	bf00      	nop
 800c31e:	371c      	adds	r7, #28
 800c320:	46bd      	mov	sp, r7
 800c322:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c326:	4770      	bx	lr
 800c328:	fffeff8f 	.word	0xfffeff8f
 800c32c:	40010000 	.word	0x40010000
 800c330:	40010400 	.word	0x40010400

0800c334 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c334:	b480      	push	{r7}
 800c336:	b087      	sub	sp, #28
 800c338:	af00      	add	r7, sp, #0
 800c33a:	6078      	str	r0, [r7, #4]
 800c33c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	6a1b      	ldr	r3, [r3, #32]
 800c342:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	6a1b      	ldr	r3, [r3, #32]
 800c348:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	685b      	ldr	r3, [r3, #4]
 800c354:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	69db      	ldr	r3, [r3, #28]
 800c35a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c35c:	68fa      	ldr	r2, [r7, #12]
 800c35e:	4b1e      	ldr	r3, [pc, #120]	@ (800c3d8 <TIM_OC4_SetConfig+0xa4>)
 800c360:	4013      	ands	r3, r2
 800c362:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c364:	68fb      	ldr	r3, [r7, #12]
 800c366:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c36a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c36c:	683b      	ldr	r3, [r7, #0]
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	021b      	lsls	r3, r3, #8
 800c372:	68fa      	ldr	r2, [r7, #12]
 800c374:	4313      	orrs	r3, r2
 800c376:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c378:	693b      	ldr	r3, [r7, #16]
 800c37a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c37e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c380:	683b      	ldr	r3, [r7, #0]
 800c382:	689b      	ldr	r3, [r3, #8]
 800c384:	031b      	lsls	r3, r3, #12
 800c386:	693a      	ldr	r2, [r7, #16]
 800c388:	4313      	orrs	r3, r2
 800c38a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	4a13      	ldr	r2, [pc, #76]	@ (800c3dc <TIM_OC4_SetConfig+0xa8>)
 800c390:	4293      	cmp	r3, r2
 800c392:	d003      	beq.n	800c39c <TIM_OC4_SetConfig+0x68>
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	4a12      	ldr	r2, [pc, #72]	@ (800c3e0 <TIM_OC4_SetConfig+0xac>)
 800c398:	4293      	cmp	r3, r2
 800c39a:	d109      	bne.n	800c3b0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c39c:	697b      	ldr	r3, [r7, #20]
 800c39e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c3a2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c3a4:	683b      	ldr	r3, [r7, #0]
 800c3a6:	695b      	ldr	r3, [r3, #20]
 800c3a8:	019b      	lsls	r3, r3, #6
 800c3aa:	697a      	ldr	r2, [r7, #20]
 800c3ac:	4313      	orrs	r3, r2
 800c3ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	697a      	ldr	r2, [r7, #20]
 800c3b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	68fa      	ldr	r2, [r7, #12]
 800c3ba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c3bc:	683b      	ldr	r3, [r7, #0]
 800c3be:	685a      	ldr	r2, [r3, #4]
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	693a      	ldr	r2, [r7, #16]
 800c3c8:	621a      	str	r2, [r3, #32]
}
 800c3ca:	bf00      	nop
 800c3cc:	371c      	adds	r7, #28
 800c3ce:	46bd      	mov	sp, r7
 800c3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3d4:	4770      	bx	lr
 800c3d6:	bf00      	nop
 800c3d8:	feff8fff 	.word	0xfeff8fff
 800c3dc:	40010000 	.word	0x40010000
 800c3e0:	40010400 	.word	0x40010400

0800c3e4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c3e4:	b480      	push	{r7}
 800c3e6:	b087      	sub	sp, #28
 800c3e8:	af00      	add	r7, sp, #0
 800c3ea:	6078      	str	r0, [r7, #4]
 800c3ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	6a1b      	ldr	r3, [r3, #32]
 800c3f2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	6a1b      	ldr	r3, [r3, #32]
 800c3f8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	685b      	ldr	r3, [r3, #4]
 800c404:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c40a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800c40c:	68fa      	ldr	r2, [r7, #12]
 800c40e:	4b1b      	ldr	r3, [pc, #108]	@ (800c47c <TIM_OC5_SetConfig+0x98>)
 800c410:	4013      	ands	r3, r2
 800c412:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c414:	683b      	ldr	r3, [r7, #0]
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	68fa      	ldr	r2, [r7, #12]
 800c41a:	4313      	orrs	r3, r2
 800c41c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800c41e:	693b      	ldr	r3, [r7, #16]
 800c420:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800c424:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800c426:	683b      	ldr	r3, [r7, #0]
 800c428:	689b      	ldr	r3, [r3, #8]
 800c42a:	041b      	lsls	r3, r3, #16
 800c42c:	693a      	ldr	r2, [r7, #16]
 800c42e:	4313      	orrs	r3, r2
 800c430:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	4a12      	ldr	r2, [pc, #72]	@ (800c480 <TIM_OC5_SetConfig+0x9c>)
 800c436:	4293      	cmp	r3, r2
 800c438:	d003      	beq.n	800c442 <TIM_OC5_SetConfig+0x5e>
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	4a11      	ldr	r2, [pc, #68]	@ (800c484 <TIM_OC5_SetConfig+0xa0>)
 800c43e:	4293      	cmp	r3, r2
 800c440:	d109      	bne.n	800c456 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800c442:	697b      	ldr	r3, [r7, #20]
 800c444:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c448:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800c44a:	683b      	ldr	r3, [r7, #0]
 800c44c:	695b      	ldr	r3, [r3, #20]
 800c44e:	021b      	lsls	r3, r3, #8
 800c450:	697a      	ldr	r2, [r7, #20]
 800c452:	4313      	orrs	r3, r2
 800c454:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	697a      	ldr	r2, [r7, #20]
 800c45a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	68fa      	ldr	r2, [r7, #12]
 800c460:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800c462:	683b      	ldr	r3, [r7, #0]
 800c464:	685a      	ldr	r2, [r3, #4]
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	693a      	ldr	r2, [r7, #16]
 800c46e:	621a      	str	r2, [r3, #32]
}
 800c470:	bf00      	nop
 800c472:	371c      	adds	r7, #28
 800c474:	46bd      	mov	sp, r7
 800c476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c47a:	4770      	bx	lr
 800c47c:	fffeff8f 	.word	0xfffeff8f
 800c480:	40010000 	.word	0x40010000
 800c484:	40010400 	.word	0x40010400

0800c488 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c488:	b480      	push	{r7}
 800c48a:	b087      	sub	sp, #28
 800c48c:	af00      	add	r7, sp, #0
 800c48e:	6078      	str	r0, [r7, #4]
 800c490:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	6a1b      	ldr	r3, [r3, #32]
 800c496:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	6a1b      	ldr	r3, [r3, #32]
 800c49c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	685b      	ldr	r3, [r3, #4]
 800c4a8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c4ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800c4b0:	68fa      	ldr	r2, [r7, #12]
 800c4b2:	4b1c      	ldr	r3, [pc, #112]	@ (800c524 <TIM_OC6_SetConfig+0x9c>)
 800c4b4:	4013      	ands	r3, r2
 800c4b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c4b8:	683b      	ldr	r3, [r7, #0]
 800c4ba:	681b      	ldr	r3, [r3, #0]
 800c4bc:	021b      	lsls	r3, r3, #8
 800c4be:	68fa      	ldr	r2, [r7, #12]
 800c4c0:	4313      	orrs	r3, r2
 800c4c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800c4c4:	693b      	ldr	r3, [r7, #16]
 800c4c6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c4ca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800c4cc:	683b      	ldr	r3, [r7, #0]
 800c4ce:	689b      	ldr	r3, [r3, #8]
 800c4d0:	051b      	lsls	r3, r3, #20
 800c4d2:	693a      	ldr	r2, [r7, #16]
 800c4d4:	4313      	orrs	r3, r2
 800c4d6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	4a13      	ldr	r2, [pc, #76]	@ (800c528 <TIM_OC6_SetConfig+0xa0>)
 800c4dc:	4293      	cmp	r3, r2
 800c4de:	d003      	beq.n	800c4e8 <TIM_OC6_SetConfig+0x60>
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	4a12      	ldr	r2, [pc, #72]	@ (800c52c <TIM_OC6_SetConfig+0xa4>)
 800c4e4:	4293      	cmp	r3, r2
 800c4e6:	d109      	bne.n	800c4fc <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800c4e8:	697b      	ldr	r3, [r7, #20]
 800c4ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c4ee:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800c4f0:	683b      	ldr	r3, [r7, #0]
 800c4f2:	695b      	ldr	r3, [r3, #20]
 800c4f4:	029b      	lsls	r3, r3, #10
 800c4f6:	697a      	ldr	r2, [r7, #20]
 800c4f8:	4313      	orrs	r3, r2
 800c4fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	697a      	ldr	r2, [r7, #20]
 800c500:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	68fa      	ldr	r2, [r7, #12]
 800c506:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800c508:	683b      	ldr	r3, [r7, #0]
 800c50a:	685a      	ldr	r2, [r3, #4]
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	693a      	ldr	r2, [r7, #16]
 800c514:	621a      	str	r2, [r3, #32]
}
 800c516:	bf00      	nop
 800c518:	371c      	adds	r7, #28
 800c51a:	46bd      	mov	sp, r7
 800c51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c520:	4770      	bx	lr
 800c522:	bf00      	nop
 800c524:	feff8fff 	.word	0xfeff8fff
 800c528:	40010000 	.word	0x40010000
 800c52c:	40010400 	.word	0x40010400

0800c530 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c530:	b480      	push	{r7}
 800c532:	b087      	sub	sp, #28
 800c534:	af00      	add	r7, sp, #0
 800c536:	60f8      	str	r0, [r7, #12]
 800c538:	60b9      	str	r1, [r7, #8]
 800c53a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	6a1b      	ldr	r3, [r3, #32]
 800c540:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	6a1b      	ldr	r3, [r3, #32]
 800c546:	f023 0201 	bic.w	r2, r3, #1
 800c54a:	68fb      	ldr	r3, [r7, #12]
 800c54c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	699b      	ldr	r3, [r3, #24]
 800c552:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c554:	693b      	ldr	r3, [r7, #16]
 800c556:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c55a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	011b      	lsls	r3, r3, #4
 800c560:	693a      	ldr	r2, [r7, #16]
 800c562:	4313      	orrs	r3, r2
 800c564:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c566:	697b      	ldr	r3, [r7, #20]
 800c568:	f023 030a 	bic.w	r3, r3, #10
 800c56c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c56e:	697a      	ldr	r2, [r7, #20]
 800c570:	68bb      	ldr	r3, [r7, #8]
 800c572:	4313      	orrs	r3, r2
 800c574:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c576:	68fb      	ldr	r3, [r7, #12]
 800c578:	693a      	ldr	r2, [r7, #16]
 800c57a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	697a      	ldr	r2, [r7, #20]
 800c580:	621a      	str	r2, [r3, #32]
}
 800c582:	bf00      	nop
 800c584:	371c      	adds	r7, #28
 800c586:	46bd      	mov	sp, r7
 800c588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c58c:	4770      	bx	lr

0800c58e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c58e:	b480      	push	{r7}
 800c590:	b087      	sub	sp, #28
 800c592:	af00      	add	r7, sp, #0
 800c594:	60f8      	str	r0, [r7, #12]
 800c596:	60b9      	str	r1, [r7, #8]
 800c598:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	6a1b      	ldr	r3, [r3, #32]
 800c59e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c5a0:	68fb      	ldr	r3, [r7, #12]
 800c5a2:	6a1b      	ldr	r3, [r3, #32]
 800c5a4:	f023 0210 	bic.w	r2, r3, #16
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	699b      	ldr	r3, [r3, #24]
 800c5b0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c5b2:	693b      	ldr	r3, [r7, #16]
 800c5b4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c5b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	031b      	lsls	r3, r3, #12
 800c5be:	693a      	ldr	r2, [r7, #16]
 800c5c0:	4313      	orrs	r3, r2
 800c5c2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c5c4:	697b      	ldr	r3, [r7, #20]
 800c5c6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800c5ca:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c5cc:	68bb      	ldr	r3, [r7, #8]
 800c5ce:	011b      	lsls	r3, r3, #4
 800c5d0:	697a      	ldr	r2, [r7, #20]
 800c5d2:	4313      	orrs	r3, r2
 800c5d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	693a      	ldr	r2, [r7, #16]
 800c5da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	697a      	ldr	r2, [r7, #20]
 800c5e0:	621a      	str	r2, [r3, #32]
}
 800c5e2:	bf00      	nop
 800c5e4:	371c      	adds	r7, #28
 800c5e6:	46bd      	mov	sp, r7
 800c5e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ec:	4770      	bx	lr

0800c5ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c5ee:	b480      	push	{r7}
 800c5f0:	b085      	sub	sp, #20
 800c5f2:	af00      	add	r7, sp, #0
 800c5f4:	6078      	str	r0, [r7, #4]
 800c5f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	689b      	ldr	r3, [r3, #8]
 800c5fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c5fe:	68fb      	ldr	r3, [r7, #12]
 800c600:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c604:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c606:	683a      	ldr	r2, [r7, #0]
 800c608:	68fb      	ldr	r3, [r7, #12]
 800c60a:	4313      	orrs	r3, r2
 800c60c:	f043 0307 	orr.w	r3, r3, #7
 800c610:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	68fa      	ldr	r2, [r7, #12]
 800c616:	609a      	str	r2, [r3, #8]
}
 800c618:	bf00      	nop
 800c61a:	3714      	adds	r7, #20
 800c61c:	46bd      	mov	sp, r7
 800c61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c622:	4770      	bx	lr

0800c624 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c624:	b480      	push	{r7}
 800c626:	b087      	sub	sp, #28
 800c628:	af00      	add	r7, sp, #0
 800c62a:	60f8      	str	r0, [r7, #12]
 800c62c:	60b9      	str	r1, [r7, #8]
 800c62e:	607a      	str	r2, [r7, #4]
 800c630:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	689b      	ldr	r3, [r3, #8]
 800c636:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c638:	697b      	ldr	r3, [r7, #20]
 800c63a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c63e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c640:	683b      	ldr	r3, [r7, #0]
 800c642:	021a      	lsls	r2, r3, #8
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	431a      	orrs	r2, r3
 800c648:	68bb      	ldr	r3, [r7, #8]
 800c64a:	4313      	orrs	r3, r2
 800c64c:	697a      	ldr	r2, [r7, #20]
 800c64e:	4313      	orrs	r3, r2
 800c650:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	697a      	ldr	r2, [r7, #20]
 800c656:	609a      	str	r2, [r3, #8]
}
 800c658:	bf00      	nop
 800c65a:	371c      	adds	r7, #28
 800c65c:	46bd      	mov	sp, r7
 800c65e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c662:	4770      	bx	lr

0800c664 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c664:	b480      	push	{r7}
 800c666:	b085      	sub	sp, #20
 800c668:	af00      	add	r7, sp, #0
 800c66a:	6078      	str	r0, [r7, #4]
 800c66c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c674:	2b01      	cmp	r3, #1
 800c676:	d101      	bne.n	800c67c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c678:	2302      	movs	r3, #2
 800c67a:	e06d      	b.n	800c758 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	2201      	movs	r2, #1
 800c680:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	2202      	movs	r2, #2
 800c688:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	685b      	ldr	r3, [r3, #4]
 800c692:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	681b      	ldr	r3, [r3, #0]
 800c698:	689b      	ldr	r3, [r3, #8]
 800c69a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	681b      	ldr	r3, [r3, #0]
 800c6a0:	4a30      	ldr	r2, [pc, #192]	@ (800c764 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c6a2:	4293      	cmp	r3, r2
 800c6a4:	d004      	beq.n	800c6b0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	4a2f      	ldr	r2, [pc, #188]	@ (800c768 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800c6ac:	4293      	cmp	r3, r2
 800c6ae:	d108      	bne.n	800c6c2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800c6b6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c6b8:	683b      	ldr	r3, [r7, #0]
 800c6ba:	685b      	ldr	r3, [r3, #4]
 800c6bc:	68fa      	ldr	r2, [r7, #12]
 800c6be:	4313      	orrs	r3, r2
 800c6c0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c6c2:	68fb      	ldr	r3, [r7, #12]
 800c6c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c6c8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c6ca:	683b      	ldr	r3, [r7, #0]
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	68fa      	ldr	r2, [r7, #12]
 800c6d0:	4313      	orrs	r3, r2
 800c6d2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	68fa      	ldr	r2, [r7, #12]
 800c6da:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	4a20      	ldr	r2, [pc, #128]	@ (800c764 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c6e2:	4293      	cmp	r3, r2
 800c6e4:	d022      	beq.n	800c72c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c6ee:	d01d      	beq.n	800c72c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	4a1d      	ldr	r2, [pc, #116]	@ (800c76c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800c6f6:	4293      	cmp	r3, r2
 800c6f8:	d018      	beq.n	800c72c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	4a1c      	ldr	r2, [pc, #112]	@ (800c770 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800c700:	4293      	cmp	r3, r2
 800c702:	d013      	beq.n	800c72c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	681b      	ldr	r3, [r3, #0]
 800c708:	4a1a      	ldr	r2, [pc, #104]	@ (800c774 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800c70a:	4293      	cmp	r3, r2
 800c70c:	d00e      	beq.n	800c72c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	4a15      	ldr	r2, [pc, #84]	@ (800c768 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800c714:	4293      	cmp	r3, r2
 800c716:	d009      	beq.n	800c72c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	4a16      	ldr	r2, [pc, #88]	@ (800c778 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c71e:	4293      	cmp	r3, r2
 800c720:	d004      	beq.n	800c72c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	681b      	ldr	r3, [r3, #0]
 800c726:	4a15      	ldr	r2, [pc, #84]	@ (800c77c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c728:	4293      	cmp	r3, r2
 800c72a:	d10c      	bne.n	800c746 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c72c:	68bb      	ldr	r3, [r7, #8]
 800c72e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c732:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c734:	683b      	ldr	r3, [r7, #0]
 800c736:	689b      	ldr	r3, [r3, #8]
 800c738:	68ba      	ldr	r2, [r7, #8]
 800c73a:	4313      	orrs	r3, r2
 800c73c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	68ba      	ldr	r2, [r7, #8]
 800c744:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	2201      	movs	r2, #1
 800c74a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	2200      	movs	r2, #0
 800c752:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c756:	2300      	movs	r3, #0
}
 800c758:	4618      	mov	r0, r3
 800c75a:	3714      	adds	r7, #20
 800c75c:	46bd      	mov	sp, r7
 800c75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c762:	4770      	bx	lr
 800c764:	40010000 	.word	0x40010000
 800c768:	40010400 	.word	0x40010400
 800c76c:	40000400 	.word	0x40000400
 800c770:	40000800 	.word	0x40000800
 800c774:	40000c00 	.word	0x40000c00
 800c778:	40014000 	.word	0x40014000
 800c77c:	40001800 	.word	0x40001800

0800c780 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c780:	b480      	push	{r7}
 800c782:	b085      	sub	sp, #20
 800c784:	af00      	add	r7, sp, #0
 800c786:	6078      	str	r0, [r7, #4]
 800c788:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c78a:	2300      	movs	r3, #0
 800c78c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c794:	2b01      	cmp	r3, #1
 800c796:	d101      	bne.n	800c79c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c798:	2302      	movs	r3, #2
 800c79a:	e065      	b.n	800c868 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	2201      	movs	r2, #1
 800c7a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c7a4:	68fb      	ldr	r3, [r7, #12]
 800c7a6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800c7aa:	683b      	ldr	r3, [r7, #0]
 800c7ac:	68db      	ldr	r3, [r3, #12]
 800c7ae:	4313      	orrs	r3, r2
 800c7b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c7b2:	68fb      	ldr	r3, [r7, #12]
 800c7b4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c7b8:	683b      	ldr	r3, [r7, #0]
 800c7ba:	689b      	ldr	r3, [r3, #8]
 800c7bc:	4313      	orrs	r3, r2
 800c7be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c7c0:	68fb      	ldr	r3, [r7, #12]
 800c7c2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800c7c6:	683b      	ldr	r3, [r7, #0]
 800c7c8:	685b      	ldr	r3, [r3, #4]
 800c7ca:	4313      	orrs	r3, r2
 800c7cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800c7d4:	683b      	ldr	r3, [r7, #0]
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	4313      	orrs	r3, r2
 800c7da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c7dc:	68fb      	ldr	r3, [r7, #12]
 800c7de:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c7e2:	683b      	ldr	r3, [r7, #0]
 800c7e4:	691b      	ldr	r3, [r3, #16]
 800c7e6:	4313      	orrs	r3, r2
 800c7e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c7ea:	68fb      	ldr	r3, [r7, #12]
 800c7ec:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800c7f0:	683b      	ldr	r3, [r7, #0]
 800c7f2:	695b      	ldr	r3, [r3, #20]
 800c7f4:	4313      	orrs	r3, r2
 800c7f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800c7fe:	683b      	ldr	r3, [r7, #0]
 800c800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c802:	4313      	orrs	r3, r2
 800c804:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800c80c:	683b      	ldr	r3, [r7, #0]
 800c80e:	699b      	ldr	r3, [r3, #24]
 800c810:	041b      	lsls	r3, r3, #16
 800c812:	4313      	orrs	r3, r2
 800c814:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	4a16      	ldr	r2, [pc, #88]	@ (800c874 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800c81c:	4293      	cmp	r3, r2
 800c81e:	d004      	beq.n	800c82a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	4a14      	ldr	r2, [pc, #80]	@ (800c878 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800c826:	4293      	cmp	r3, r2
 800c828:	d115      	bne.n	800c856 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800c82a:	68fb      	ldr	r3, [r7, #12]
 800c82c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800c830:	683b      	ldr	r3, [r7, #0]
 800c832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c834:	051b      	lsls	r3, r3, #20
 800c836:	4313      	orrs	r3, r2
 800c838:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800c83a:	68fb      	ldr	r3, [r7, #12]
 800c83c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800c840:	683b      	ldr	r3, [r7, #0]
 800c842:	69db      	ldr	r3, [r3, #28]
 800c844:	4313      	orrs	r3, r2
 800c846:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800c84e:	683b      	ldr	r3, [r7, #0]
 800c850:	6a1b      	ldr	r3, [r3, #32]
 800c852:	4313      	orrs	r3, r2
 800c854:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	68fa      	ldr	r2, [r7, #12]
 800c85c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	2200      	movs	r2, #0
 800c862:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c866:	2300      	movs	r3, #0
}
 800c868:	4618      	mov	r0, r3
 800c86a:	3714      	adds	r7, #20
 800c86c:	46bd      	mov	sp, r7
 800c86e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c872:	4770      	bx	lr
 800c874:	40010000 	.word	0x40010000
 800c878:	40010400 	.word	0x40010400

0800c87c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c87c:	b480      	push	{r7}
 800c87e:	b083      	sub	sp, #12
 800c880:	af00      	add	r7, sp, #0
 800c882:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c884:	bf00      	nop
 800c886:	370c      	adds	r7, #12
 800c888:	46bd      	mov	sp, r7
 800c88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c88e:	4770      	bx	lr

0800c890 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c890:	b480      	push	{r7}
 800c892:	b083      	sub	sp, #12
 800c894:	af00      	add	r7, sp, #0
 800c896:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c898:	bf00      	nop
 800c89a:	370c      	adds	r7, #12
 800c89c:	46bd      	mov	sp, r7
 800c89e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8a2:	4770      	bx	lr

0800c8a4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c8a4:	b480      	push	{r7}
 800c8a6:	b083      	sub	sp, #12
 800c8a8:	af00      	add	r7, sp, #0
 800c8aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c8ac:	bf00      	nop
 800c8ae:	370c      	adds	r7, #12
 800c8b0:	46bd      	mov	sp, r7
 800c8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8b6:	4770      	bx	lr

0800c8b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c8b8:	b580      	push	{r7, lr}
 800c8ba:	b082      	sub	sp, #8
 800c8bc:	af00      	add	r7, sp, #0
 800c8be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d101      	bne.n	800c8ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c8c6:	2301      	movs	r3, #1
 800c8c8:	e040      	b.n	800c94c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d106      	bne.n	800c8e0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	2200      	movs	r2, #0
 800c8d6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c8da:	6878      	ldr	r0, [r7, #4]
 800c8dc:	f7f6 f82a 	bl	8002934 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	2224      	movs	r2, #36	@ 0x24
 800c8e4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	681a      	ldr	r2, [r3, #0]
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	f022 0201 	bic.w	r2, r2, #1
 800c8f4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d002      	beq.n	800c904 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800c8fe:	6878      	ldr	r0, [r7, #4]
 800c900:	f000 fa8c 	bl	800ce1c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c904:	6878      	ldr	r0, [r7, #4]
 800c906:	f000 f825 	bl	800c954 <UART_SetConfig>
 800c90a:	4603      	mov	r3, r0
 800c90c:	2b01      	cmp	r3, #1
 800c90e:	d101      	bne.n	800c914 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800c910:	2301      	movs	r3, #1
 800c912:	e01b      	b.n	800c94c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	685a      	ldr	r2, [r3, #4]
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c922:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	689a      	ldr	r2, [r3, #8]
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c932:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	681b      	ldr	r3, [r3, #0]
 800c938:	681a      	ldr	r2, [r3, #0]
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	f042 0201 	orr.w	r2, r2, #1
 800c942:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c944:	6878      	ldr	r0, [r7, #4]
 800c946:	f000 fb0b 	bl	800cf60 <UART_CheckIdleState>
 800c94a:	4603      	mov	r3, r0
}
 800c94c:	4618      	mov	r0, r3
 800c94e:	3708      	adds	r7, #8
 800c950:	46bd      	mov	sp, r7
 800c952:	bd80      	pop	{r7, pc}

0800c954 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c954:	b580      	push	{r7, lr}
 800c956:	b088      	sub	sp, #32
 800c958:	af00      	add	r7, sp, #0
 800c95a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c95c:	2300      	movs	r3, #0
 800c95e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	689a      	ldr	r2, [r3, #8]
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	691b      	ldr	r3, [r3, #16]
 800c968:	431a      	orrs	r2, r3
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	695b      	ldr	r3, [r3, #20]
 800c96e:	431a      	orrs	r2, r3
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	69db      	ldr	r3, [r3, #28]
 800c974:	4313      	orrs	r3, r2
 800c976:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	681a      	ldr	r2, [r3, #0]
 800c97e:	4ba6      	ldr	r3, [pc, #664]	@ (800cc18 <UART_SetConfig+0x2c4>)
 800c980:	4013      	ands	r3, r2
 800c982:	687a      	ldr	r2, [r7, #4]
 800c984:	6812      	ldr	r2, [r2, #0]
 800c986:	6979      	ldr	r1, [r7, #20]
 800c988:	430b      	orrs	r3, r1
 800c98a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	685b      	ldr	r3, [r3, #4]
 800c992:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	68da      	ldr	r2, [r3, #12]
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	681b      	ldr	r3, [r3, #0]
 800c99e:	430a      	orrs	r2, r1
 800c9a0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	699b      	ldr	r3, [r3, #24]
 800c9a6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	6a1b      	ldr	r3, [r3, #32]
 800c9ac:	697a      	ldr	r2, [r7, #20]
 800c9ae:	4313      	orrs	r3, r2
 800c9b0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	689b      	ldr	r3, [r3, #8]
 800c9b8:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	697a      	ldr	r2, [r7, #20]
 800c9c2:	430a      	orrs	r2, r1
 800c9c4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	4a94      	ldr	r2, [pc, #592]	@ (800cc1c <UART_SetConfig+0x2c8>)
 800c9cc:	4293      	cmp	r3, r2
 800c9ce:	d120      	bne.n	800ca12 <UART_SetConfig+0xbe>
 800c9d0:	4b93      	ldr	r3, [pc, #588]	@ (800cc20 <UART_SetConfig+0x2cc>)
 800c9d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c9d6:	f003 0303 	and.w	r3, r3, #3
 800c9da:	2b03      	cmp	r3, #3
 800c9dc:	d816      	bhi.n	800ca0c <UART_SetConfig+0xb8>
 800c9de:	a201      	add	r2, pc, #4	@ (adr r2, 800c9e4 <UART_SetConfig+0x90>)
 800c9e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9e4:	0800c9f5 	.word	0x0800c9f5
 800c9e8:	0800ca01 	.word	0x0800ca01
 800c9ec:	0800c9fb 	.word	0x0800c9fb
 800c9f0:	0800ca07 	.word	0x0800ca07
 800c9f4:	2301      	movs	r3, #1
 800c9f6:	77fb      	strb	r3, [r7, #31]
 800c9f8:	e150      	b.n	800cc9c <UART_SetConfig+0x348>
 800c9fa:	2302      	movs	r3, #2
 800c9fc:	77fb      	strb	r3, [r7, #31]
 800c9fe:	e14d      	b.n	800cc9c <UART_SetConfig+0x348>
 800ca00:	2304      	movs	r3, #4
 800ca02:	77fb      	strb	r3, [r7, #31]
 800ca04:	e14a      	b.n	800cc9c <UART_SetConfig+0x348>
 800ca06:	2308      	movs	r3, #8
 800ca08:	77fb      	strb	r3, [r7, #31]
 800ca0a:	e147      	b.n	800cc9c <UART_SetConfig+0x348>
 800ca0c:	2310      	movs	r3, #16
 800ca0e:	77fb      	strb	r3, [r7, #31]
 800ca10:	e144      	b.n	800cc9c <UART_SetConfig+0x348>
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	4a83      	ldr	r2, [pc, #524]	@ (800cc24 <UART_SetConfig+0x2d0>)
 800ca18:	4293      	cmp	r3, r2
 800ca1a:	d132      	bne.n	800ca82 <UART_SetConfig+0x12e>
 800ca1c:	4b80      	ldr	r3, [pc, #512]	@ (800cc20 <UART_SetConfig+0x2cc>)
 800ca1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ca22:	f003 030c 	and.w	r3, r3, #12
 800ca26:	2b0c      	cmp	r3, #12
 800ca28:	d828      	bhi.n	800ca7c <UART_SetConfig+0x128>
 800ca2a:	a201      	add	r2, pc, #4	@ (adr r2, 800ca30 <UART_SetConfig+0xdc>)
 800ca2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca30:	0800ca65 	.word	0x0800ca65
 800ca34:	0800ca7d 	.word	0x0800ca7d
 800ca38:	0800ca7d 	.word	0x0800ca7d
 800ca3c:	0800ca7d 	.word	0x0800ca7d
 800ca40:	0800ca71 	.word	0x0800ca71
 800ca44:	0800ca7d 	.word	0x0800ca7d
 800ca48:	0800ca7d 	.word	0x0800ca7d
 800ca4c:	0800ca7d 	.word	0x0800ca7d
 800ca50:	0800ca6b 	.word	0x0800ca6b
 800ca54:	0800ca7d 	.word	0x0800ca7d
 800ca58:	0800ca7d 	.word	0x0800ca7d
 800ca5c:	0800ca7d 	.word	0x0800ca7d
 800ca60:	0800ca77 	.word	0x0800ca77
 800ca64:	2300      	movs	r3, #0
 800ca66:	77fb      	strb	r3, [r7, #31]
 800ca68:	e118      	b.n	800cc9c <UART_SetConfig+0x348>
 800ca6a:	2302      	movs	r3, #2
 800ca6c:	77fb      	strb	r3, [r7, #31]
 800ca6e:	e115      	b.n	800cc9c <UART_SetConfig+0x348>
 800ca70:	2304      	movs	r3, #4
 800ca72:	77fb      	strb	r3, [r7, #31]
 800ca74:	e112      	b.n	800cc9c <UART_SetConfig+0x348>
 800ca76:	2308      	movs	r3, #8
 800ca78:	77fb      	strb	r3, [r7, #31]
 800ca7a:	e10f      	b.n	800cc9c <UART_SetConfig+0x348>
 800ca7c:	2310      	movs	r3, #16
 800ca7e:	77fb      	strb	r3, [r7, #31]
 800ca80:	e10c      	b.n	800cc9c <UART_SetConfig+0x348>
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	4a68      	ldr	r2, [pc, #416]	@ (800cc28 <UART_SetConfig+0x2d4>)
 800ca88:	4293      	cmp	r3, r2
 800ca8a:	d120      	bne.n	800cace <UART_SetConfig+0x17a>
 800ca8c:	4b64      	ldr	r3, [pc, #400]	@ (800cc20 <UART_SetConfig+0x2cc>)
 800ca8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ca92:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800ca96:	2b30      	cmp	r3, #48	@ 0x30
 800ca98:	d013      	beq.n	800cac2 <UART_SetConfig+0x16e>
 800ca9a:	2b30      	cmp	r3, #48	@ 0x30
 800ca9c:	d814      	bhi.n	800cac8 <UART_SetConfig+0x174>
 800ca9e:	2b20      	cmp	r3, #32
 800caa0:	d009      	beq.n	800cab6 <UART_SetConfig+0x162>
 800caa2:	2b20      	cmp	r3, #32
 800caa4:	d810      	bhi.n	800cac8 <UART_SetConfig+0x174>
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d002      	beq.n	800cab0 <UART_SetConfig+0x15c>
 800caaa:	2b10      	cmp	r3, #16
 800caac:	d006      	beq.n	800cabc <UART_SetConfig+0x168>
 800caae:	e00b      	b.n	800cac8 <UART_SetConfig+0x174>
 800cab0:	2300      	movs	r3, #0
 800cab2:	77fb      	strb	r3, [r7, #31]
 800cab4:	e0f2      	b.n	800cc9c <UART_SetConfig+0x348>
 800cab6:	2302      	movs	r3, #2
 800cab8:	77fb      	strb	r3, [r7, #31]
 800caba:	e0ef      	b.n	800cc9c <UART_SetConfig+0x348>
 800cabc:	2304      	movs	r3, #4
 800cabe:	77fb      	strb	r3, [r7, #31]
 800cac0:	e0ec      	b.n	800cc9c <UART_SetConfig+0x348>
 800cac2:	2308      	movs	r3, #8
 800cac4:	77fb      	strb	r3, [r7, #31]
 800cac6:	e0e9      	b.n	800cc9c <UART_SetConfig+0x348>
 800cac8:	2310      	movs	r3, #16
 800caca:	77fb      	strb	r3, [r7, #31]
 800cacc:	e0e6      	b.n	800cc9c <UART_SetConfig+0x348>
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	681b      	ldr	r3, [r3, #0]
 800cad2:	4a56      	ldr	r2, [pc, #344]	@ (800cc2c <UART_SetConfig+0x2d8>)
 800cad4:	4293      	cmp	r3, r2
 800cad6:	d120      	bne.n	800cb1a <UART_SetConfig+0x1c6>
 800cad8:	4b51      	ldr	r3, [pc, #324]	@ (800cc20 <UART_SetConfig+0x2cc>)
 800cada:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cade:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800cae2:	2bc0      	cmp	r3, #192	@ 0xc0
 800cae4:	d013      	beq.n	800cb0e <UART_SetConfig+0x1ba>
 800cae6:	2bc0      	cmp	r3, #192	@ 0xc0
 800cae8:	d814      	bhi.n	800cb14 <UART_SetConfig+0x1c0>
 800caea:	2b80      	cmp	r3, #128	@ 0x80
 800caec:	d009      	beq.n	800cb02 <UART_SetConfig+0x1ae>
 800caee:	2b80      	cmp	r3, #128	@ 0x80
 800caf0:	d810      	bhi.n	800cb14 <UART_SetConfig+0x1c0>
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d002      	beq.n	800cafc <UART_SetConfig+0x1a8>
 800caf6:	2b40      	cmp	r3, #64	@ 0x40
 800caf8:	d006      	beq.n	800cb08 <UART_SetConfig+0x1b4>
 800cafa:	e00b      	b.n	800cb14 <UART_SetConfig+0x1c0>
 800cafc:	2300      	movs	r3, #0
 800cafe:	77fb      	strb	r3, [r7, #31]
 800cb00:	e0cc      	b.n	800cc9c <UART_SetConfig+0x348>
 800cb02:	2302      	movs	r3, #2
 800cb04:	77fb      	strb	r3, [r7, #31]
 800cb06:	e0c9      	b.n	800cc9c <UART_SetConfig+0x348>
 800cb08:	2304      	movs	r3, #4
 800cb0a:	77fb      	strb	r3, [r7, #31]
 800cb0c:	e0c6      	b.n	800cc9c <UART_SetConfig+0x348>
 800cb0e:	2308      	movs	r3, #8
 800cb10:	77fb      	strb	r3, [r7, #31]
 800cb12:	e0c3      	b.n	800cc9c <UART_SetConfig+0x348>
 800cb14:	2310      	movs	r3, #16
 800cb16:	77fb      	strb	r3, [r7, #31]
 800cb18:	e0c0      	b.n	800cc9c <UART_SetConfig+0x348>
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	4a44      	ldr	r2, [pc, #272]	@ (800cc30 <UART_SetConfig+0x2dc>)
 800cb20:	4293      	cmp	r3, r2
 800cb22:	d125      	bne.n	800cb70 <UART_SetConfig+0x21c>
 800cb24:	4b3e      	ldr	r3, [pc, #248]	@ (800cc20 <UART_SetConfig+0x2cc>)
 800cb26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cb2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800cb2e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800cb32:	d017      	beq.n	800cb64 <UART_SetConfig+0x210>
 800cb34:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800cb38:	d817      	bhi.n	800cb6a <UART_SetConfig+0x216>
 800cb3a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cb3e:	d00b      	beq.n	800cb58 <UART_SetConfig+0x204>
 800cb40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cb44:	d811      	bhi.n	800cb6a <UART_SetConfig+0x216>
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d003      	beq.n	800cb52 <UART_SetConfig+0x1fe>
 800cb4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cb4e:	d006      	beq.n	800cb5e <UART_SetConfig+0x20a>
 800cb50:	e00b      	b.n	800cb6a <UART_SetConfig+0x216>
 800cb52:	2300      	movs	r3, #0
 800cb54:	77fb      	strb	r3, [r7, #31]
 800cb56:	e0a1      	b.n	800cc9c <UART_SetConfig+0x348>
 800cb58:	2302      	movs	r3, #2
 800cb5a:	77fb      	strb	r3, [r7, #31]
 800cb5c:	e09e      	b.n	800cc9c <UART_SetConfig+0x348>
 800cb5e:	2304      	movs	r3, #4
 800cb60:	77fb      	strb	r3, [r7, #31]
 800cb62:	e09b      	b.n	800cc9c <UART_SetConfig+0x348>
 800cb64:	2308      	movs	r3, #8
 800cb66:	77fb      	strb	r3, [r7, #31]
 800cb68:	e098      	b.n	800cc9c <UART_SetConfig+0x348>
 800cb6a:	2310      	movs	r3, #16
 800cb6c:	77fb      	strb	r3, [r7, #31]
 800cb6e:	e095      	b.n	800cc9c <UART_SetConfig+0x348>
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	4a2f      	ldr	r2, [pc, #188]	@ (800cc34 <UART_SetConfig+0x2e0>)
 800cb76:	4293      	cmp	r3, r2
 800cb78:	d125      	bne.n	800cbc6 <UART_SetConfig+0x272>
 800cb7a:	4b29      	ldr	r3, [pc, #164]	@ (800cc20 <UART_SetConfig+0x2cc>)
 800cb7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cb80:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800cb84:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800cb88:	d017      	beq.n	800cbba <UART_SetConfig+0x266>
 800cb8a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800cb8e:	d817      	bhi.n	800cbc0 <UART_SetConfig+0x26c>
 800cb90:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cb94:	d00b      	beq.n	800cbae <UART_SetConfig+0x25a>
 800cb96:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cb9a:	d811      	bhi.n	800cbc0 <UART_SetConfig+0x26c>
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d003      	beq.n	800cba8 <UART_SetConfig+0x254>
 800cba0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cba4:	d006      	beq.n	800cbb4 <UART_SetConfig+0x260>
 800cba6:	e00b      	b.n	800cbc0 <UART_SetConfig+0x26c>
 800cba8:	2301      	movs	r3, #1
 800cbaa:	77fb      	strb	r3, [r7, #31]
 800cbac:	e076      	b.n	800cc9c <UART_SetConfig+0x348>
 800cbae:	2302      	movs	r3, #2
 800cbb0:	77fb      	strb	r3, [r7, #31]
 800cbb2:	e073      	b.n	800cc9c <UART_SetConfig+0x348>
 800cbb4:	2304      	movs	r3, #4
 800cbb6:	77fb      	strb	r3, [r7, #31]
 800cbb8:	e070      	b.n	800cc9c <UART_SetConfig+0x348>
 800cbba:	2308      	movs	r3, #8
 800cbbc:	77fb      	strb	r3, [r7, #31]
 800cbbe:	e06d      	b.n	800cc9c <UART_SetConfig+0x348>
 800cbc0:	2310      	movs	r3, #16
 800cbc2:	77fb      	strb	r3, [r7, #31]
 800cbc4:	e06a      	b.n	800cc9c <UART_SetConfig+0x348>
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	681b      	ldr	r3, [r3, #0]
 800cbca:	4a1b      	ldr	r2, [pc, #108]	@ (800cc38 <UART_SetConfig+0x2e4>)
 800cbcc:	4293      	cmp	r3, r2
 800cbce:	d138      	bne.n	800cc42 <UART_SetConfig+0x2ee>
 800cbd0:	4b13      	ldr	r3, [pc, #76]	@ (800cc20 <UART_SetConfig+0x2cc>)
 800cbd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cbd6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800cbda:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800cbde:	d017      	beq.n	800cc10 <UART_SetConfig+0x2bc>
 800cbe0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800cbe4:	d82a      	bhi.n	800cc3c <UART_SetConfig+0x2e8>
 800cbe6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cbea:	d00b      	beq.n	800cc04 <UART_SetConfig+0x2b0>
 800cbec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cbf0:	d824      	bhi.n	800cc3c <UART_SetConfig+0x2e8>
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d003      	beq.n	800cbfe <UART_SetConfig+0x2aa>
 800cbf6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cbfa:	d006      	beq.n	800cc0a <UART_SetConfig+0x2b6>
 800cbfc:	e01e      	b.n	800cc3c <UART_SetConfig+0x2e8>
 800cbfe:	2300      	movs	r3, #0
 800cc00:	77fb      	strb	r3, [r7, #31]
 800cc02:	e04b      	b.n	800cc9c <UART_SetConfig+0x348>
 800cc04:	2302      	movs	r3, #2
 800cc06:	77fb      	strb	r3, [r7, #31]
 800cc08:	e048      	b.n	800cc9c <UART_SetConfig+0x348>
 800cc0a:	2304      	movs	r3, #4
 800cc0c:	77fb      	strb	r3, [r7, #31]
 800cc0e:	e045      	b.n	800cc9c <UART_SetConfig+0x348>
 800cc10:	2308      	movs	r3, #8
 800cc12:	77fb      	strb	r3, [r7, #31]
 800cc14:	e042      	b.n	800cc9c <UART_SetConfig+0x348>
 800cc16:	bf00      	nop
 800cc18:	efff69f3 	.word	0xefff69f3
 800cc1c:	40011000 	.word	0x40011000
 800cc20:	40023800 	.word	0x40023800
 800cc24:	40004400 	.word	0x40004400
 800cc28:	40004800 	.word	0x40004800
 800cc2c:	40004c00 	.word	0x40004c00
 800cc30:	40005000 	.word	0x40005000
 800cc34:	40011400 	.word	0x40011400
 800cc38:	40007800 	.word	0x40007800
 800cc3c:	2310      	movs	r3, #16
 800cc3e:	77fb      	strb	r3, [r7, #31]
 800cc40:	e02c      	b.n	800cc9c <UART_SetConfig+0x348>
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	681b      	ldr	r3, [r3, #0]
 800cc46:	4a72      	ldr	r2, [pc, #456]	@ (800ce10 <UART_SetConfig+0x4bc>)
 800cc48:	4293      	cmp	r3, r2
 800cc4a:	d125      	bne.n	800cc98 <UART_SetConfig+0x344>
 800cc4c:	4b71      	ldr	r3, [pc, #452]	@ (800ce14 <UART_SetConfig+0x4c0>)
 800cc4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cc52:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800cc56:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800cc5a:	d017      	beq.n	800cc8c <UART_SetConfig+0x338>
 800cc5c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800cc60:	d817      	bhi.n	800cc92 <UART_SetConfig+0x33e>
 800cc62:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cc66:	d00b      	beq.n	800cc80 <UART_SetConfig+0x32c>
 800cc68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cc6c:	d811      	bhi.n	800cc92 <UART_SetConfig+0x33e>
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d003      	beq.n	800cc7a <UART_SetConfig+0x326>
 800cc72:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cc76:	d006      	beq.n	800cc86 <UART_SetConfig+0x332>
 800cc78:	e00b      	b.n	800cc92 <UART_SetConfig+0x33e>
 800cc7a:	2300      	movs	r3, #0
 800cc7c:	77fb      	strb	r3, [r7, #31]
 800cc7e:	e00d      	b.n	800cc9c <UART_SetConfig+0x348>
 800cc80:	2302      	movs	r3, #2
 800cc82:	77fb      	strb	r3, [r7, #31]
 800cc84:	e00a      	b.n	800cc9c <UART_SetConfig+0x348>
 800cc86:	2304      	movs	r3, #4
 800cc88:	77fb      	strb	r3, [r7, #31]
 800cc8a:	e007      	b.n	800cc9c <UART_SetConfig+0x348>
 800cc8c:	2308      	movs	r3, #8
 800cc8e:	77fb      	strb	r3, [r7, #31]
 800cc90:	e004      	b.n	800cc9c <UART_SetConfig+0x348>
 800cc92:	2310      	movs	r3, #16
 800cc94:	77fb      	strb	r3, [r7, #31]
 800cc96:	e001      	b.n	800cc9c <UART_SetConfig+0x348>
 800cc98:	2310      	movs	r3, #16
 800cc9a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	69db      	ldr	r3, [r3, #28]
 800cca0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cca4:	d15b      	bne.n	800cd5e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800cca6:	7ffb      	ldrb	r3, [r7, #31]
 800cca8:	2b08      	cmp	r3, #8
 800ccaa:	d828      	bhi.n	800ccfe <UART_SetConfig+0x3aa>
 800ccac:	a201      	add	r2, pc, #4	@ (adr r2, 800ccb4 <UART_SetConfig+0x360>)
 800ccae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ccb2:	bf00      	nop
 800ccb4:	0800ccd9 	.word	0x0800ccd9
 800ccb8:	0800cce1 	.word	0x0800cce1
 800ccbc:	0800cce9 	.word	0x0800cce9
 800ccc0:	0800ccff 	.word	0x0800ccff
 800ccc4:	0800ccef 	.word	0x0800ccef
 800ccc8:	0800ccff 	.word	0x0800ccff
 800cccc:	0800ccff 	.word	0x0800ccff
 800ccd0:	0800ccff 	.word	0x0800ccff
 800ccd4:	0800ccf7 	.word	0x0800ccf7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ccd8:	f7fb fc5e 	bl	8008598 <HAL_RCC_GetPCLK1Freq>
 800ccdc:	61b8      	str	r0, [r7, #24]
        break;
 800ccde:	e013      	b.n	800cd08 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800cce0:	f7fb fc6e 	bl	80085c0 <HAL_RCC_GetPCLK2Freq>
 800cce4:	61b8      	str	r0, [r7, #24]
        break;
 800cce6:	e00f      	b.n	800cd08 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cce8:	4b4b      	ldr	r3, [pc, #300]	@ (800ce18 <UART_SetConfig+0x4c4>)
 800ccea:	61bb      	str	r3, [r7, #24]
        break;
 800ccec:	e00c      	b.n	800cd08 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ccee:	f7fb fb81 	bl	80083f4 <HAL_RCC_GetSysClockFreq>
 800ccf2:	61b8      	str	r0, [r7, #24]
        break;
 800ccf4:	e008      	b.n	800cd08 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ccf6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ccfa:	61bb      	str	r3, [r7, #24]
        break;
 800ccfc:	e004      	b.n	800cd08 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800ccfe:	2300      	movs	r3, #0
 800cd00:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800cd02:	2301      	movs	r3, #1
 800cd04:	77bb      	strb	r3, [r7, #30]
        break;
 800cd06:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800cd08:	69bb      	ldr	r3, [r7, #24]
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d074      	beq.n	800cdf8 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800cd0e:	69bb      	ldr	r3, [r7, #24]
 800cd10:	005a      	lsls	r2, r3, #1
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	685b      	ldr	r3, [r3, #4]
 800cd16:	085b      	lsrs	r3, r3, #1
 800cd18:	441a      	add	r2, r3
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	685b      	ldr	r3, [r3, #4]
 800cd1e:	fbb2 f3f3 	udiv	r3, r2, r3
 800cd22:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cd24:	693b      	ldr	r3, [r7, #16]
 800cd26:	2b0f      	cmp	r3, #15
 800cd28:	d916      	bls.n	800cd58 <UART_SetConfig+0x404>
 800cd2a:	693b      	ldr	r3, [r7, #16]
 800cd2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cd30:	d212      	bcs.n	800cd58 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800cd32:	693b      	ldr	r3, [r7, #16]
 800cd34:	b29b      	uxth	r3, r3
 800cd36:	f023 030f 	bic.w	r3, r3, #15
 800cd3a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800cd3c:	693b      	ldr	r3, [r7, #16]
 800cd3e:	085b      	lsrs	r3, r3, #1
 800cd40:	b29b      	uxth	r3, r3
 800cd42:	f003 0307 	and.w	r3, r3, #7
 800cd46:	b29a      	uxth	r2, r3
 800cd48:	89fb      	ldrh	r3, [r7, #14]
 800cd4a:	4313      	orrs	r3, r2
 800cd4c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	681b      	ldr	r3, [r3, #0]
 800cd52:	89fa      	ldrh	r2, [r7, #14]
 800cd54:	60da      	str	r2, [r3, #12]
 800cd56:	e04f      	b.n	800cdf8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800cd58:	2301      	movs	r3, #1
 800cd5a:	77bb      	strb	r3, [r7, #30]
 800cd5c:	e04c      	b.n	800cdf8 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800cd5e:	7ffb      	ldrb	r3, [r7, #31]
 800cd60:	2b08      	cmp	r3, #8
 800cd62:	d828      	bhi.n	800cdb6 <UART_SetConfig+0x462>
 800cd64:	a201      	add	r2, pc, #4	@ (adr r2, 800cd6c <UART_SetConfig+0x418>)
 800cd66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd6a:	bf00      	nop
 800cd6c:	0800cd91 	.word	0x0800cd91
 800cd70:	0800cd99 	.word	0x0800cd99
 800cd74:	0800cda1 	.word	0x0800cda1
 800cd78:	0800cdb7 	.word	0x0800cdb7
 800cd7c:	0800cda7 	.word	0x0800cda7
 800cd80:	0800cdb7 	.word	0x0800cdb7
 800cd84:	0800cdb7 	.word	0x0800cdb7
 800cd88:	0800cdb7 	.word	0x0800cdb7
 800cd8c:	0800cdaf 	.word	0x0800cdaf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cd90:	f7fb fc02 	bl	8008598 <HAL_RCC_GetPCLK1Freq>
 800cd94:	61b8      	str	r0, [r7, #24]
        break;
 800cd96:	e013      	b.n	800cdc0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800cd98:	f7fb fc12 	bl	80085c0 <HAL_RCC_GetPCLK2Freq>
 800cd9c:	61b8      	str	r0, [r7, #24]
        break;
 800cd9e:	e00f      	b.n	800cdc0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cda0:	4b1d      	ldr	r3, [pc, #116]	@ (800ce18 <UART_SetConfig+0x4c4>)
 800cda2:	61bb      	str	r3, [r7, #24]
        break;
 800cda4:	e00c      	b.n	800cdc0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cda6:	f7fb fb25 	bl	80083f4 <HAL_RCC_GetSysClockFreq>
 800cdaa:	61b8      	str	r0, [r7, #24]
        break;
 800cdac:	e008      	b.n	800cdc0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cdae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cdb2:	61bb      	str	r3, [r7, #24]
        break;
 800cdb4:	e004      	b.n	800cdc0 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800cdb6:	2300      	movs	r3, #0
 800cdb8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800cdba:	2301      	movs	r3, #1
 800cdbc:	77bb      	strb	r3, [r7, #30]
        break;
 800cdbe:	bf00      	nop
    }

    if (pclk != 0U)
 800cdc0:	69bb      	ldr	r3, [r7, #24]
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d018      	beq.n	800cdf8 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	685b      	ldr	r3, [r3, #4]
 800cdca:	085a      	lsrs	r2, r3, #1
 800cdcc:	69bb      	ldr	r3, [r7, #24]
 800cdce:	441a      	add	r2, r3
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	685b      	ldr	r3, [r3, #4]
 800cdd4:	fbb2 f3f3 	udiv	r3, r2, r3
 800cdd8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cdda:	693b      	ldr	r3, [r7, #16]
 800cddc:	2b0f      	cmp	r3, #15
 800cdde:	d909      	bls.n	800cdf4 <UART_SetConfig+0x4a0>
 800cde0:	693b      	ldr	r3, [r7, #16]
 800cde2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cde6:	d205      	bcs.n	800cdf4 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800cde8:	693b      	ldr	r3, [r7, #16]
 800cdea:	b29a      	uxth	r2, r3
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	60da      	str	r2, [r3, #12]
 800cdf2:	e001      	b.n	800cdf8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800cdf4:	2301      	movs	r3, #1
 800cdf6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	2200      	movs	r2, #0
 800cdfc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	2200      	movs	r2, #0
 800ce02:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800ce04:	7fbb      	ldrb	r3, [r7, #30]
}
 800ce06:	4618      	mov	r0, r3
 800ce08:	3720      	adds	r7, #32
 800ce0a:	46bd      	mov	sp, r7
 800ce0c:	bd80      	pop	{r7, pc}
 800ce0e:	bf00      	nop
 800ce10:	40007c00 	.word	0x40007c00
 800ce14:	40023800 	.word	0x40023800
 800ce18:	00f42400 	.word	0x00f42400

0800ce1c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ce1c:	b480      	push	{r7}
 800ce1e:	b083      	sub	sp, #12
 800ce20:	af00      	add	r7, sp, #0
 800ce22:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ce28:	f003 0308 	and.w	r3, r3, #8
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	d00a      	beq.n	800ce46 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	685b      	ldr	r3, [r3, #4]
 800ce36:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	681b      	ldr	r3, [r3, #0]
 800ce42:	430a      	orrs	r2, r1
 800ce44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ce4a:	f003 0301 	and.w	r3, r3, #1
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d00a      	beq.n	800ce68 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	685b      	ldr	r3, [r3, #4]
 800ce58:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	430a      	orrs	r2, r1
 800ce66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ce6c:	f003 0302 	and.w	r3, r3, #2
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	d00a      	beq.n	800ce8a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	681b      	ldr	r3, [r3, #0]
 800ce78:	685b      	ldr	r3, [r3, #4]
 800ce7a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	430a      	orrs	r2, r1
 800ce88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ce8e:	f003 0304 	and.w	r3, r3, #4
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d00a      	beq.n	800ceac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	685b      	ldr	r3, [r3, #4]
 800ce9c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	681b      	ldr	r3, [r3, #0]
 800cea8:	430a      	orrs	r2, r1
 800ceaa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ceb0:	f003 0310 	and.w	r3, r3, #16
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d00a      	beq.n	800cece <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	681b      	ldr	r3, [r3, #0]
 800cebc:	689b      	ldr	r3, [r3, #8]
 800cebe:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	430a      	orrs	r2, r1
 800cecc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ced2:	f003 0320 	and.w	r3, r3, #32
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	d00a      	beq.n	800cef0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	689b      	ldr	r3, [r3, #8]
 800cee0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	430a      	orrs	r2, r1
 800ceee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cef4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	d01a      	beq.n	800cf32 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	681b      	ldr	r3, [r3, #0]
 800cf00:	685b      	ldr	r3, [r3, #4]
 800cf02:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	681b      	ldr	r3, [r3, #0]
 800cf0e:	430a      	orrs	r2, r1
 800cf10:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf16:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cf1a:	d10a      	bne.n	800cf32 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	685b      	ldr	r3, [r3, #4]
 800cf22:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	681b      	ldr	r3, [r3, #0]
 800cf2e:	430a      	orrs	r2, r1
 800cf30:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d00a      	beq.n	800cf54 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	685b      	ldr	r3, [r3, #4]
 800cf44:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	681b      	ldr	r3, [r3, #0]
 800cf50:	430a      	orrs	r2, r1
 800cf52:	605a      	str	r2, [r3, #4]
  }
}
 800cf54:	bf00      	nop
 800cf56:	370c      	adds	r7, #12
 800cf58:	46bd      	mov	sp, r7
 800cf5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf5e:	4770      	bx	lr

0800cf60 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800cf60:	b580      	push	{r7, lr}
 800cf62:	b08c      	sub	sp, #48	@ 0x30
 800cf64:	af02      	add	r7, sp, #8
 800cf66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	2200      	movs	r2, #0
 800cf6c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800cf70:	f7f6 f886 	bl	8003080 <HAL_GetTick>
 800cf74:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	681b      	ldr	r3, [r3, #0]
 800cf7a:	681b      	ldr	r3, [r3, #0]
 800cf7c:	f003 0308 	and.w	r3, r3, #8
 800cf80:	2b08      	cmp	r3, #8
 800cf82:	d12e      	bne.n	800cfe2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cf84:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800cf88:	9300      	str	r3, [sp, #0]
 800cf8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf8c:	2200      	movs	r2, #0
 800cf8e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800cf92:	6878      	ldr	r0, [r7, #4]
 800cf94:	f000 f83b 	bl	800d00e <UART_WaitOnFlagUntilTimeout>
 800cf98:	4603      	mov	r3, r0
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d021      	beq.n	800cfe2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cfa4:	693b      	ldr	r3, [r7, #16]
 800cfa6:	e853 3f00 	ldrex	r3, [r3]
 800cfaa:	60fb      	str	r3, [r7, #12]
   return(result);
 800cfac:	68fb      	ldr	r3, [r7, #12]
 800cfae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cfb2:	623b      	str	r3, [r7, #32]
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	681b      	ldr	r3, [r3, #0]
 800cfb8:	461a      	mov	r2, r3
 800cfba:	6a3b      	ldr	r3, [r7, #32]
 800cfbc:	61fb      	str	r3, [r7, #28]
 800cfbe:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfc0:	69b9      	ldr	r1, [r7, #24]
 800cfc2:	69fa      	ldr	r2, [r7, #28]
 800cfc4:	e841 2300 	strex	r3, r2, [r1]
 800cfc8:	617b      	str	r3, [r7, #20]
   return(result);
 800cfca:	697b      	ldr	r3, [r7, #20]
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d1e6      	bne.n	800cf9e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	2220      	movs	r2, #32
 800cfd4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	2200      	movs	r2, #0
 800cfda:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800cfde:	2303      	movs	r3, #3
 800cfe0:	e011      	b.n	800d006 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	2220      	movs	r2, #32
 800cfe6:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	2220      	movs	r2, #32
 800cfec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	2200      	movs	r2, #0
 800cff4:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	2200      	movs	r2, #0
 800cffa:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	2200      	movs	r2, #0
 800d000:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800d004:	2300      	movs	r3, #0
}
 800d006:	4618      	mov	r0, r3
 800d008:	3728      	adds	r7, #40	@ 0x28
 800d00a:	46bd      	mov	sp, r7
 800d00c:	bd80      	pop	{r7, pc}

0800d00e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d00e:	b580      	push	{r7, lr}
 800d010:	b084      	sub	sp, #16
 800d012:	af00      	add	r7, sp, #0
 800d014:	60f8      	str	r0, [r7, #12]
 800d016:	60b9      	str	r1, [r7, #8]
 800d018:	603b      	str	r3, [r7, #0]
 800d01a:	4613      	mov	r3, r2
 800d01c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d01e:	e04f      	b.n	800d0c0 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d020:	69bb      	ldr	r3, [r7, #24]
 800d022:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d026:	d04b      	beq.n	800d0c0 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d028:	f7f6 f82a 	bl	8003080 <HAL_GetTick>
 800d02c:	4602      	mov	r2, r0
 800d02e:	683b      	ldr	r3, [r7, #0]
 800d030:	1ad3      	subs	r3, r2, r3
 800d032:	69ba      	ldr	r2, [r7, #24]
 800d034:	429a      	cmp	r2, r3
 800d036:	d302      	bcc.n	800d03e <UART_WaitOnFlagUntilTimeout+0x30>
 800d038:	69bb      	ldr	r3, [r7, #24]
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	d101      	bne.n	800d042 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d03e:	2303      	movs	r3, #3
 800d040:	e04e      	b.n	800d0e0 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d042:	68fb      	ldr	r3, [r7, #12]
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	f003 0304 	and.w	r3, r3, #4
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d037      	beq.n	800d0c0 <UART_WaitOnFlagUntilTimeout+0xb2>
 800d050:	68bb      	ldr	r3, [r7, #8]
 800d052:	2b80      	cmp	r3, #128	@ 0x80
 800d054:	d034      	beq.n	800d0c0 <UART_WaitOnFlagUntilTimeout+0xb2>
 800d056:	68bb      	ldr	r3, [r7, #8]
 800d058:	2b40      	cmp	r3, #64	@ 0x40
 800d05a:	d031      	beq.n	800d0c0 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d05c:	68fb      	ldr	r3, [r7, #12]
 800d05e:	681b      	ldr	r3, [r3, #0]
 800d060:	69db      	ldr	r3, [r3, #28]
 800d062:	f003 0308 	and.w	r3, r3, #8
 800d066:	2b08      	cmp	r3, #8
 800d068:	d110      	bne.n	800d08c <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d06a:	68fb      	ldr	r3, [r7, #12]
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	2208      	movs	r2, #8
 800d070:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d072:	68f8      	ldr	r0, [r7, #12]
 800d074:	f000 f838 	bl	800d0e8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d078:	68fb      	ldr	r3, [r7, #12]
 800d07a:	2208      	movs	r2, #8
 800d07c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d080:	68fb      	ldr	r3, [r7, #12]
 800d082:	2200      	movs	r2, #0
 800d084:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800d088:	2301      	movs	r3, #1
 800d08a:	e029      	b.n	800d0e0 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d08c:	68fb      	ldr	r3, [r7, #12]
 800d08e:	681b      	ldr	r3, [r3, #0]
 800d090:	69db      	ldr	r3, [r3, #28]
 800d092:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d096:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d09a:	d111      	bne.n	800d0c0 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	681b      	ldr	r3, [r3, #0]
 800d0a0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d0a4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d0a6:	68f8      	ldr	r0, [r7, #12]
 800d0a8:	f000 f81e 	bl	800d0e8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d0ac:	68fb      	ldr	r3, [r7, #12]
 800d0ae:	2220      	movs	r2, #32
 800d0b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	2200      	movs	r2, #0
 800d0b8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800d0bc:	2303      	movs	r3, #3
 800d0be:	e00f      	b.n	800d0e0 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d0c0:	68fb      	ldr	r3, [r7, #12]
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	69da      	ldr	r2, [r3, #28]
 800d0c6:	68bb      	ldr	r3, [r7, #8]
 800d0c8:	4013      	ands	r3, r2
 800d0ca:	68ba      	ldr	r2, [r7, #8]
 800d0cc:	429a      	cmp	r2, r3
 800d0ce:	bf0c      	ite	eq
 800d0d0:	2301      	moveq	r3, #1
 800d0d2:	2300      	movne	r3, #0
 800d0d4:	b2db      	uxtb	r3, r3
 800d0d6:	461a      	mov	r2, r3
 800d0d8:	79fb      	ldrb	r3, [r7, #7]
 800d0da:	429a      	cmp	r2, r3
 800d0dc:	d0a0      	beq.n	800d020 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d0de:	2300      	movs	r3, #0
}
 800d0e0:	4618      	mov	r0, r3
 800d0e2:	3710      	adds	r7, #16
 800d0e4:	46bd      	mov	sp, r7
 800d0e6:	bd80      	pop	{r7, pc}

0800d0e8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d0e8:	b480      	push	{r7}
 800d0ea:	b095      	sub	sp, #84	@ 0x54
 800d0ec:	af00      	add	r7, sp, #0
 800d0ee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d0f8:	e853 3f00 	ldrex	r3, [r3]
 800d0fc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d0fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d100:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d104:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	461a      	mov	r2, r3
 800d10c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d10e:	643b      	str	r3, [r7, #64]	@ 0x40
 800d110:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d112:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d114:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d116:	e841 2300 	strex	r3, r2, [r1]
 800d11a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d11c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d11e:	2b00      	cmp	r3, #0
 800d120:	d1e6      	bne.n	800d0f0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	681b      	ldr	r3, [r3, #0]
 800d126:	3308      	adds	r3, #8
 800d128:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d12a:	6a3b      	ldr	r3, [r7, #32]
 800d12c:	e853 3f00 	ldrex	r3, [r3]
 800d130:	61fb      	str	r3, [r7, #28]
   return(result);
 800d132:	69fb      	ldr	r3, [r7, #28]
 800d134:	f023 0301 	bic.w	r3, r3, #1
 800d138:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	681b      	ldr	r3, [r3, #0]
 800d13e:	3308      	adds	r3, #8
 800d140:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d142:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d144:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d146:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d148:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d14a:	e841 2300 	strex	r3, r2, [r1]
 800d14e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d152:	2b00      	cmp	r3, #0
 800d154:	d1e5      	bne.n	800d122 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d15a:	2b01      	cmp	r3, #1
 800d15c:	d118      	bne.n	800d190 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d164:	68fb      	ldr	r3, [r7, #12]
 800d166:	e853 3f00 	ldrex	r3, [r3]
 800d16a:	60bb      	str	r3, [r7, #8]
   return(result);
 800d16c:	68bb      	ldr	r3, [r7, #8]
 800d16e:	f023 0310 	bic.w	r3, r3, #16
 800d172:	647b      	str	r3, [r7, #68]	@ 0x44
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	681b      	ldr	r3, [r3, #0]
 800d178:	461a      	mov	r2, r3
 800d17a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d17c:	61bb      	str	r3, [r7, #24]
 800d17e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d180:	6979      	ldr	r1, [r7, #20]
 800d182:	69ba      	ldr	r2, [r7, #24]
 800d184:	e841 2300 	strex	r3, r2, [r1]
 800d188:	613b      	str	r3, [r7, #16]
   return(result);
 800d18a:	693b      	ldr	r3, [r7, #16]
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	d1e6      	bne.n	800d15e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	2220      	movs	r2, #32
 800d194:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	2200      	movs	r2, #0
 800d19c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	2200      	movs	r2, #0
 800d1a2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800d1a4:	bf00      	nop
 800d1a6:	3754      	adds	r7, #84	@ 0x54
 800d1a8:	46bd      	mov	sp, r7
 800d1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ae:	4770      	bx	lr

0800d1b0 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 800d1b0:	b480      	push	{r7}
 800d1b2:	b083      	sub	sp, #12
 800d1b4:	af00      	add	r7, sp, #0
 800d1b6:	6078      	str	r0, [r7, #4]
 800d1b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800d1ba:	683b      	ldr	r3, [r7, #0]
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d121      	bne.n	800d206 <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	681a      	ldr	r2, [r3, #0]
 800d1c6:	4b27      	ldr	r3, [pc, #156]	@ (800d264 <FMC_SDRAM_Init+0xb4>)
 800d1c8:	4013      	ands	r3, r2
 800d1ca:	683a      	ldr	r2, [r7, #0]
 800d1cc:	6851      	ldr	r1, [r2, #4]
 800d1ce:	683a      	ldr	r2, [r7, #0]
 800d1d0:	6892      	ldr	r2, [r2, #8]
 800d1d2:	4311      	orrs	r1, r2
 800d1d4:	683a      	ldr	r2, [r7, #0]
 800d1d6:	68d2      	ldr	r2, [r2, #12]
 800d1d8:	4311      	orrs	r1, r2
 800d1da:	683a      	ldr	r2, [r7, #0]
 800d1dc:	6912      	ldr	r2, [r2, #16]
 800d1de:	4311      	orrs	r1, r2
 800d1e0:	683a      	ldr	r2, [r7, #0]
 800d1e2:	6952      	ldr	r2, [r2, #20]
 800d1e4:	4311      	orrs	r1, r2
 800d1e6:	683a      	ldr	r2, [r7, #0]
 800d1e8:	6992      	ldr	r2, [r2, #24]
 800d1ea:	4311      	orrs	r1, r2
 800d1ec:	683a      	ldr	r2, [r7, #0]
 800d1ee:	69d2      	ldr	r2, [r2, #28]
 800d1f0:	4311      	orrs	r1, r2
 800d1f2:	683a      	ldr	r2, [r7, #0]
 800d1f4:	6a12      	ldr	r2, [r2, #32]
 800d1f6:	4311      	orrs	r1, r2
 800d1f8:	683a      	ldr	r2, [r7, #0]
 800d1fa:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800d1fc:	430a      	orrs	r2, r1
 800d1fe:	431a      	orrs	r2, r3
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	601a      	str	r2, [r3, #0]
 800d204:	e026      	b.n	800d254 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	681b      	ldr	r3, [r3, #0]
 800d20a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800d20e:	683b      	ldr	r3, [r7, #0]
 800d210:	69d9      	ldr	r1, [r3, #28]
 800d212:	683b      	ldr	r3, [r7, #0]
 800d214:	6a1b      	ldr	r3, [r3, #32]
 800d216:	4319      	orrs	r1, r3
 800d218:	683b      	ldr	r3, [r7, #0]
 800d21a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d21c:	430b      	orrs	r3, r1
 800d21e:	431a      	orrs	r2, r3
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	685a      	ldr	r2, [r3, #4]
 800d228:	4b0e      	ldr	r3, [pc, #56]	@ (800d264 <FMC_SDRAM_Init+0xb4>)
 800d22a:	4013      	ands	r3, r2
 800d22c:	683a      	ldr	r2, [r7, #0]
 800d22e:	6851      	ldr	r1, [r2, #4]
 800d230:	683a      	ldr	r2, [r7, #0]
 800d232:	6892      	ldr	r2, [r2, #8]
 800d234:	4311      	orrs	r1, r2
 800d236:	683a      	ldr	r2, [r7, #0]
 800d238:	68d2      	ldr	r2, [r2, #12]
 800d23a:	4311      	orrs	r1, r2
 800d23c:	683a      	ldr	r2, [r7, #0]
 800d23e:	6912      	ldr	r2, [r2, #16]
 800d240:	4311      	orrs	r1, r2
 800d242:	683a      	ldr	r2, [r7, #0]
 800d244:	6952      	ldr	r2, [r2, #20]
 800d246:	4311      	orrs	r1, r2
 800d248:	683a      	ldr	r2, [r7, #0]
 800d24a:	6992      	ldr	r2, [r2, #24]
 800d24c:	430a      	orrs	r2, r1
 800d24e:	431a      	orrs	r2, r3
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800d254:	2300      	movs	r3, #0
}
 800d256:	4618      	mov	r0, r3
 800d258:	370c      	adds	r7, #12
 800d25a:	46bd      	mov	sp, r7
 800d25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d260:	4770      	bx	lr
 800d262:	bf00      	nop
 800d264:	ffff8000 	.word	0xffff8000

0800d268 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800d268:	b480      	push	{r7}
 800d26a:	b085      	sub	sp, #20
 800d26c:	af00      	add	r7, sp, #0
 800d26e:	60f8      	str	r0, [r7, #12]
 800d270:	60b9      	str	r1, [r7, #8]
 800d272:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	2b00      	cmp	r3, #0
 800d278:	d128      	bne.n	800d2cc <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800d27a:	68fb      	ldr	r3, [r7, #12]
 800d27c:	689b      	ldr	r3, [r3, #8]
 800d27e:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800d282:	68bb      	ldr	r3, [r7, #8]
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	1e59      	subs	r1, r3, #1
 800d288:	68bb      	ldr	r3, [r7, #8]
 800d28a:	685b      	ldr	r3, [r3, #4]
 800d28c:	3b01      	subs	r3, #1
 800d28e:	011b      	lsls	r3, r3, #4
 800d290:	4319      	orrs	r1, r3
 800d292:	68bb      	ldr	r3, [r7, #8]
 800d294:	689b      	ldr	r3, [r3, #8]
 800d296:	3b01      	subs	r3, #1
 800d298:	021b      	lsls	r3, r3, #8
 800d29a:	4319      	orrs	r1, r3
 800d29c:	68bb      	ldr	r3, [r7, #8]
 800d29e:	68db      	ldr	r3, [r3, #12]
 800d2a0:	3b01      	subs	r3, #1
 800d2a2:	031b      	lsls	r3, r3, #12
 800d2a4:	4319      	orrs	r1, r3
 800d2a6:	68bb      	ldr	r3, [r7, #8]
 800d2a8:	691b      	ldr	r3, [r3, #16]
 800d2aa:	3b01      	subs	r3, #1
 800d2ac:	041b      	lsls	r3, r3, #16
 800d2ae:	4319      	orrs	r1, r3
 800d2b0:	68bb      	ldr	r3, [r7, #8]
 800d2b2:	695b      	ldr	r3, [r3, #20]
 800d2b4:	3b01      	subs	r3, #1
 800d2b6:	051b      	lsls	r3, r3, #20
 800d2b8:	4319      	orrs	r1, r3
 800d2ba:	68bb      	ldr	r3, [r7, #8]
 800d2bc:	699b      	ldr	r3, [r3, #24]
 800d2be:	3b01      	subs	r3, #1
 800d2c0:	061b      	lsls	r3, r3, #24
 800d2c2:	430b      	orrs	r3, r1
 800d2c4:	431a      	orrs	r2, r3
 800d2c6:	68fb      	ldr	r3, [r7, #12]
 800d2c8:	609a      	str	r2, [r3, #8]
 800d2ca:	e02d      	b.n	800d328 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800d2cc:	68fb      	ldr	r3, [r7, #12]
 800d2ce:	689a      	ldr	r2, [r3, #8]
 800d2d0:	4b19      	ldr	r3, [pc, #100]	@ (800d338 <FMC_SDRAM_Timing_Init+0xd0>)
 800d2d2:	4013      	ands	r3, r2
 800d2d4:	68ba      	ldr	r2, [r7, #8]
 800d2d6:	68d2      	ldr	r2, [r2, #12]
 800d2d8:	3a01      	subs	r2, #1
 800d2da:	0311      	lsls	r1, r2, #12
 800d2dc:	68ba      	ldr	r2, [r7, #8]
 800d2de:	6952      	ldr	r2, [r2, #20]
 800d2e0:	3a01      	subs	r2, #1
 800d2e2:	0512      	lsls	r2, r2, #20
 800d2e4:	430a      	orrs	r2, r1
 800d2e6:	431a      	orrs	r2, r3
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800d2ec:	68fb      	ldr	r3, [r7, #12]
 800d2ee:	68db      	ldr	r3, [r3, #12]
 800d2f0:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800d2f4:	68bb      	ldr	r3, [r7, #8]
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	1e59      	subs	r1, r3, #1
 800d2fa:	68bb      	ldr	r3, [r7, #8]
 800d2fc:	685b      	ldr	r3, [r3, #4]
 800d2fe:	3b01      	subs	r3, #1
 800d300:	011b      	lsls	r3, r3, #4
 800d302:	4319      	orrs	r1, r3
 800d304:	68bb      	ldr	r3, [r7, #8]
 800d306:	689b      	ldr	r3, [r3, #8]
 800d308:	3b01      	subs	r3, #1
 800d30a:	021b      	lsls	r3, r3, #8
 800d30c:	4319      	orrs	r1, r3
 800d30e:	68bb      	ldr	r3, [r7, #8]
 800d310:	691b      	ldr	r3, [r3, #16]
 800d312:	3b01      	subs	r3, #1
 800d314:	041b      	lsls	r3, r3, #16
 800d316:	4319      	orrs	r1, r3
 800d318:	68bb      	ldr	r3, [r7, #8]
 800d31a:	699b      	ldr	r3, [r3, #24]
 800d31c:	3b01      	subs	r3, #1
 800d31e:	061b      	lsls	r3, r3, #24
 800d320:	430b      	orrs	r3, r1
 800d322:	431a      	orrs	r2, r3
 800d324:	68fb      	ldr	r3, [r7, #12]
 800d326:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 800d328:	2300      	movs	r3, #0
}
 800d32a:	4618      	mov	r0, r3
 800d32c:	3714      	adds	r7, #20
 800d32e:	46bd      	mov	sp, r7
 800d330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d334:	4770      	bx	lr
 800d336:	bf00      	nop
 800d338:	ff0f0fff 	.word	0xff0f0fff

0800d33c <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800d33c:	b084      	sub	sp, #16
 800d33e:	b480      	push	{r7}
 800d340:	b085      	sub	sp, #20
 800d342:	af00      	add	r7, sp, #0
 800d344:	6078      	str	r0, [r7, #4]
 800d346:	f107 001c 	add.w	r0, r7, #28
 800d34a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800d34e:	2300      	movs	r3, #0
 800d350:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800d352:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800d354:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800d356:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800d358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800d35a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800d35c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 800d35e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800d360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 800d362:	431a      	orrs	r2, r3
             Init.ClockDiv
 800d364:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800d366:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800d368:	68fa      	ldr	r2, [r7, #12]
 800d36a:	4313      	orrs	r3, r2
 800d36c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	685a      	ldr	r2, [r3, #4]
 800d372:	4b07      	ldr	r3, [pc, #28]	@ (800d390 <SDMMC_Init+0x54>)
 800d374:	4013      	ands	r3, r2
 800d376:	68fa      	ldr	r2, [r7, #12]
 800d378:	431a      	orrs	r2, r3
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800d37e:	2300      	movs	r3, #0
}
 800d380:	4618      	mov	r0, r3
 800d382:	3714      	adds	r7, #20
 800d384:	46bd      	mov	sp, r7
 800d386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d38a:	b004      	add	sp, #16
 800d38c:	4770      	bx	lr
 800d38e:	bf00      	nop
 800d390:	ffff8100 	.word	0xffff8100

0800d394 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800d394:	b480      	push	{r7}
 800d396:	b083      	sub	sp, #12
 800d398:	af00      	add	r7, sp, #0
 800d39a:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800d3a2:	4618      	mov	r0, r3
 800d3a4:	370c      	adds	r7, #12
 800d3a6:	46bd      	mov	sp, r7
 800d3a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ac:	4770      	bx	lr

0800d3ae <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 800d3ae:	b480      	push	{r7}
 800d3b0:	b083      	sub	sp, #12
 800d3b2:	af00      	add	r7, sp, #0
 800d3b4:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	2203      	movs	r2, #3
 800d3ba:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800d3bc:	2300      	movs	r3, #0
}
 800d3be:	4618      	mov	r0, r3
 800d3c0:	370c      	adds	r7, #12
 800d3c2:	46bd      	mov	sp, r7
 800d3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3c8:	4770      	bx	lr

0800d3ca <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 800d3ca:	b480      	push	{r7}
 800d3cc:	b083      	sub	sp, #12
 800d3ce:	af00      	add	r7, sp, #0
 800d3d0:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	681b      	ldr	r3, [r3, #0]
 800d3d6:	f003 0303 	and.w	r3, r3, #3
}
 800d3da:	4618      	mov	r0, r3
 800d3dc:	370c      	adds	r7, #12
 800d3de:	46bd      	mov	sp, r7
 800d3e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3e4:	4770      	bx	lr
	...

0800d3e8 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800d3e8:	b480      	push	{r7}
 800d3ea:	b085      	sub	sp, #20
 800d3ec:	af00      	add	r7, sp, #0
 800d3ee:	6078      	str	r0, [r7, #4]
 800d3f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800d3f2:	2300      	movs	r3, #0
 800d3f4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800d3f6:	683b      	ldr	r3, [r7, #0]
 800d3f8:	681a      	ldr	r2, [r3, #0]
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800d3fe:	683b      	ldr	r3, [r7, #0]
 800d400:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800d402:	683b      	ldr	r3, [r7, #0]
 800d404:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800d406:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800d408:	683b      	ldr	r3, [r7, #0]
 800d40a:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800d40c:	431a      	orrs	r2, r3
                       Command->CPSM);
 800d40e:	683b      	ldr	r3, [r7, #0]
 800d410:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800d412:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800d414:	68fa      	ldr	r2, [r7, #12]
 800d416:	4313      	orrs	r3, r2
 800d418:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	68da      	ldr	r2, [r3, #12]
 800d41e:	4b06      	ldr	r3, [pc, #24]	@ (800d438 <SDMMC_SendCommand+0x50>)
 800d420:	4013      	ands	r3, r2
 800d422:	68fa      	ldr	r2, [r7, #12]
 800d424:	431a      	orrs	r2, r3
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800d42a:	2300      	movs	r3, #0
}
 800d42c:	4618      	mov	r0, r3
 800d42e:	3714      	adds	r7, #20
 800d430:	46bd      	mov	sp, r7
 800d432:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d436:	4770      	bx	lr
 800d438:	fffff000 	.word	0xfffff000

0800d43c <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800d43c:	b480      	push	{r7}
 800d43e:	b083      	sub	sp, #12
 800d440:	af00      	add	r7, sp, #0
 800d442:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	691b      	ldr	r3, [r3, #16]
 800d448:	b2db      	uxtb	r3, r3
}
 800d44a:	4618      	mov	r0, r3
 800d44c:	370c      	adds	r7, #12
 800d44e:	46bd      	mov	sp, r7
 800d450:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d454:	4770      	bx	lr

0800d456 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800d456:	b480      	push	{r7}
 800d458:	b085      	sub	sp, #20
 800d45a:	af00      	add	r7, sp, #0
 800d45c:	6078      	str	r0, [r7, #4]
 800d45e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	3314      	adds	r3, #20
 800d464:	461a      	mov	r2, r3
 800d466:	683b      	ldr	r3, [r7, #0]
 800d468:	4413      	add	r3, r2
 800d46a:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800d46c:	68fb      	ldr	r3, [r7, #12]
 800d46e:	681b      	ldr	r3, [r3, #0]
}  
 800d470:	4618      	mov	r0, r3
 800d472:	3714      	adds	r7, #20
 800d474:	46bd      	mov	sp, r7
 800d476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d47a:	4770      	bx	lr

0800d47c <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 800d47c:	b480      	push	{r7}
 800d47e:	b085      	sub	sp, #20
 800d480:	af00      	add	r7, sp, #0
 800d482:	6078      	str	r0, [r7, #4]
 800d484:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800d486:	2300      	movs	r3, #0
 800d488:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800d48a:	683b      	ldr	r3, [r7, #0]
 800d48c:	681a      	ldr	r2, [r3, #0]
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800d492:	683b      	ldr	r3, [r7, #0]
 800d494:	685a      	ldr	r2, [r3, #4]
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d49a:	683b      	ldr	r3, [r7, #0]
 800d49c:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800d49e:	683b      	ldr	r3, [r7, #0]
 800d4a0:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d4a2:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800d4a4:	683b      	ldr	r3, [r7, #0]
 800d4a6:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800d4a8:	431a      	orrs	r2, r3
                       Data->DPSM);
 800d4aa:	683b      	ldr	r3, [r7, #0]
 800d4ac:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800d4ae:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d4b0:	68fa      	ldr	r2, [r7, #12]
 800d4b2:	4313      	orrs	r3, r2
 800d4b4:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d4ba:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 800d4be:	68fb      	ldr	r3, [r7, #12]
 800d4c0:	431a      	orrs	r2, r3
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800d4c6:	2300      	movs	r3, #0

}
 800d4c8:	4618      	mov	r0, r3
 800d4ca:	3714      	adds	r7, #20
 800d4cc:	46bd      	mov	sp, r7
 800d4ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4d2:	4770      	bx	lr

0800d4d4 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800d4d4:	b580      	push	{r7, lr}
 800d4d6:	b088      	sub	sp, #32
 800d4d8:	af00      	add	r7, sp, #0
 800d4da:	6078      	str	r0, [r7, #4]
 800d4dc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800d4de:	683b      	ldr	r3, [r7, #0]
 800d4e0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800d4e2:	2310      	movs	r3, #16
 800d4e4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d4e6:	2340      	movs	r3, #64	@ 0x40
 800d4e8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d4ea:	2300      	movs	r3, #0
 800d4ec:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d4ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d4f2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d4f4:	f107 0308 	add.w	r3, r7, #8
 800d4f8:	4619      	mov	r1, r3
 800d4fa:	6878      	ldr	r0, [r7, #4]
 800d4fc:	f7ff ff74 	bl	800d3e8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800d500:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d504:	2110      	movs	r1, #16
 800d506:	6878      	ldr	r0, [r7, #4]
 800d508:	f000 fa1a 	bl	800d940 <SDMMC_GetCmdResp1>
 800d50c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d50e:	69fb      	ldr	r3, [r7, #28]
}
 800d510:	4618      	mov	r0, r3
 800d512:	3720      	adds	r7, #32
 800d514:	46bd      	mov	sp, r7
 800d516:	bd80      	pop	{r7, pc}

0800d518 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800d518:	b580      	push	{r7, lr}
 800d51a:	b088      	sub	sp, #32
 800d51c:	af00      	add	r7, sp, #0
 800d51e:	6078      	str	r0, [r7, #4]
 800d520:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800d522:	683b      	ldr	r3, [r7, #0]
 800d524:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800d526:	2311      	movs	r3, #17
 800d528:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d52a:	2340      	movs	r3, #64	@ 0x40
 800d52c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d52e:	2300      	movs	r3, #0
 800d530:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d532:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d536:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d538:	f107 0308 	add.w	r3, r7, #8
 800d53c:	4619      	mov	r1, r3
 800d53e:	6878      	ldr	r0, [r7, #4]
 800d540:	f7ff ff52 	bl	800d3e8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800d544:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d548:	2111      	movs	r1, #17
 800d54a:	6878      	ldr	r0, [r7, #4]
 800d54c:	f000 f9f8 	bl	800d940 <SDMMC_GetCmdResp1>
 800d550:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d552:	69fb      	ldr	r3, [r7, #28]
}
 800d554:	4618      	mov	r0, r3
 800d556:	3720      	adds	r7, #32
 800d558:	46bd      	mov	sp, r7
 800d55a:	bd80      	pop	{r7, pc}

0800d55c <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800d55c:	b580      	push	{r7, lr}
 800d55e:	b088      	sub	sp, #32
 800d560:	af00      	add	r7, sp, #0
 800d562:	6078      	str	r0, [r7, #4]
 800d564:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800d566:	683b      	ldr	r3, [r7, #0]
 800d568:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800d56a:	2312      	movs	r3, #18
 800d56c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d56e:	2340      	movs	r3, #64	@ 0x40
 800d570:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d572:	2300      	movs	r3, #0
 800d574:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d576:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d57a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d57c:	f107 0308 	add.w	r3, r7, #8
 800d580:	4619      	mov	r1, r3
 800d582:	6878      	ldr	r0, [r7, #4]
 800d584:	f7ff ff30 	bl	800d3e8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800d588:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d58c:	2112      	movs	r1, #18
 800d58e:	6878      	ldr	r0, [r7, #4]
 800d590:	f000 f9d6 	bl	800d940 <SDMMC_GetCmdResp1>
 800d594:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d596:	69fb      	ldr	r3, [r7, #28]
}
 800d598:	4618      	mov	r0, r3
 800d59a:	3720      	adds	r7, #32
 800d59c:	46bd      	mov	sp, r7
 800d59e:	bd80      	pop	{r7, pc}

0800d5a0 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800d5a0:	b580      	push	{r7, lr}
 800d5a2:	b088      	sub	sp, #32
 800d5a4:	af00      	add	r7, sp, #0
 800d5a6:	6078      	str	r0, [r7, #4]
 800d5a8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800d5aa:	683b      	ldr	r3, [r7, #0]
 800d5ac:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800d5ae:	2318      	movs	r3, #24
 800d5b0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d5b2:	2340      	movs	r3, #64	@ 0x40
 800d5b4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d5b6:	2300      	movs	r3, #0
 800d5b8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d5ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d5be:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d5c0:	f107 0308 	add.w	r3, r7, #8
 800d5c4:	4619      	mov	r1, r3
 800d5c6:	6878      	ldr	r0, [r7, #4]
 800d5c8:	f7ff ff0e 	bl	800d3e8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800d5cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d5d0:	2118      	movs	r1, #24
 800d5d2:	6878      	ldr	r0, [r7, #4]
 800d5d4:	f000 f9b4 	bl	800d940 <SDMMC_GetCmdResp1>
 800d5d8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d5da:	69fb      	ldr	r3, [r7, #28]
}
 800d5dc:	4618      	mov	r0, r3
 800d5de:	3720      	adds	r7, #32
 800d5e0:	46bd      	mov	sp, r7
 800d5e2:	bd80      	pop	{r7, pc}

0800d5e4 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800d5e4:	b580      	push	{r7, lr}
 800d5e6:	b088      	sub	sp, #32
 800d5e8:	af00      	add	r7, sp, #0
 800d5ea:	6078      	str	r0, [r7, #4]
 800d5ec:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800d5ee:	683b      	ldr	r3, [r7, #0]
 800d5f0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800d5f2:	2319      	movs	r3, #25
 800d5f4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d5f6:	2340      	movs	r3, #64	@ 0x40
 800d5f8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d5fa:	2300      	movs	r3, #0
 800d5fc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d5fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d602:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d604:	f107 0308 	add.w	r3, r7, #8
 800d608:	4619      	mov	r1, r3
 800d60a:	6878      	ldr	r0, [r7, #4]
 800d60c:	f7ff feec 	bl	800d3e8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800d610:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d614:	2119      	movs	r1, #25
 800d616:	6878      	ldr	r0, [r7, #4]
 800d618:	f000 f992 	bl	800d940 <SDMMC_GetCmdResp1>
 800d61c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d61e:	69fb      	ldr	r3, [r7, #28]
}
 800d620:	4618      	mov	r0, r3
 800d622:	3720      	adds	r7, #32
 800d624:	46bd      	mov	sp, r7
 800d626:	bd80      	pop	{r7, pc}

0800d628 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800d628:	b580      	push	{r7, lr}
 800d62a:	b088      	sub	sp, #32
 800d62c:	af00      	add	r7, sp, #0
 800d62e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800d630:	2300      	movs	r3, #0
 800d632:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800d634:	230c      	movs	r3, #12
 800d636:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d638:	2340      	movs	r3, #64	@ 0x40
 800d63a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d63c:	2300      	movs	r3, #0
 800d63e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d640:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d644:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d646:	f107 0308 	add.w	r3, r7, #8
 800d64a:	4619      	mov	r1, r3
 800d64c:	6878      	ldr	r0, [r7, #4]
 800d64e:	f7ff fecb 	bl	800d3e8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800d652:	4a05      	ldr	r2, [pc, #20]	@ (800d668 <SDMMC_CmdStopTransfer+0x40>)
 800d654:	210c      	movs	r1, #12
 800d656:	6878      	ldr	r0, [r7, #4]
 800d658:	f000 f972 	bl	800d940 <SDMMC_GetCmdResp1>
 800d65c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d65e:	69fb      	ldr	r3, [r7, #28]
}
 800d660:	4618      	mov	r0, r3
 800d662:	3720      	adds	r7, #32
 800d664:	46bd      	mov	sp, r7
 800d666:	bd80      	pop	{r7, pc}
 800d668:	05f5e100 	.word	0x05f5e100

0800d66c <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 800d66c:	b580      	push	{r7, lr}
 800d66e:	b08a      	sub	sp, #40	@ 0x28
 800d670:	af00      	add	r7, sp, #0
 800d672:	60f8      	str	r0, [r7, #12]
 800d674:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800d678:	683b      	ldr	r3, [r7, #0]
 800d67a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800d67c:	2307      	movs	r3, #7
 800d67e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d680:	2340      	movs	r3, #64	@ 0x40
 800d682:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d684:	2300      	movs	r3, #0
 800d686:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d688:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d68c:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d68e:	f107 0310 	add.w	r3, r7, #16
 800d692:	4619      	mov	r1, r3
 800d694:	68f8      	ldr	r0, [r7, #12]
 800d696:	f7ff fea7 	bl	800d3e8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800d69a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d69e:	2107      	movs	r1, #7
 800d6a0:	68f8      	ldr	r0, [r7, #12]
 800d6a2:	f000 f94d 	bl	800d940 <SDMMC_GetCmdResp1>
 800d6a6:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 800d6a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800d6aa:	4618      	mov	r0, r3
 800d6ac:	3728      	adds	r7, #40	@ 0x28
 800d6ae:	46bd      	mov	sp, r7
 800d6b0:	bd80      	pop	{r7, pc}

0800d6b2 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800d6b2:	b580      	push	{r7, lr}
 800d6b4:	b088      	sub	sp, #32
 800d6b6:	af00      	add	r7, sp, #0
 800d6b8:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800d6ba:	2300      	movs	r3, #0
 800d6bc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800d6be:	2300      	movs	r3, #0
 800d6c0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800d6c2:	2300      	movs	r3, #0
 800d6c4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d6c6:	2300      	movs	r3, #0
 800d6c8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d6ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d6ce:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d6d0:	f107 0308 	add.w	r3, r7, #8
 800d6d4:	4619      	mov	r1, r3
 800d6d6:	6878      	ldr	r0, [r7, #4]
 800d6d8:	f7ff fe86 	bl	800d3e8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800d6dc:	6878      	ldr	r0, [r7, #4]
 800d6de:	f000 fb67 	bl	800ddb0 <SDMMC_GetCmdError>
 800d6e2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d6e4:	69fb      	ldr	r3, [r7, #28]
}
 800d6e6:	4618      	mov	r0, r3
 800d6e8:	3720      	adds	r7, #32
 800d6ea:	46bd      	mov	sp, r7
 800d6ec:	bd80      	pop	{r7, pc}

0800d6ee <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800d6ee:	b580      	push	{r7, lr}
 800d6f0:	b088      	sub	sp, #32
 800d6f2:	af00      	add	r7, sp, #0
 800d6f4:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800d6f6:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800d6fa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800d6fc:	2308      	movs	r3, #8
 800d6fe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d700:	2340      	movs	r3, #64	@ 0x40
 800d702:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d704:	2300      	movs	r3, #0
 800d706:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d708:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d70c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d70e:	f107 0308 	add.w	r3, r7, #8
 800d712:	4619      	mov	r1, r3
 800d714:	6878      	ldr	r0, [r7, #4]
 800d716:	f7ff fe67 	bl	800d3e8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800d71a:	6878      	ldr	r0, [r7, #4]
 800d71c:	f000 fafa 	bl	800dd14 <SDMMC_GetCmdResp7>
 800d720:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d722:	69fb      	ldr	r3, [r7, #28]
}
 800d724:	4618      	mov	r0, r3
 800d726:	3720      	adds	r7, #32
 800d728:	46bd      	mov	sp, r7
 800d72a:	bd80      	pop	{r7, pc}

0800d72c <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800d72c:	b580      	push	{r7, lr}
 800d72e:	b088      	sub	sp, #32
 800d730:	af00      	add	r7, sp, #0
 800d732:	6078      	str	r0, [r7, #4]
 800d734:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800d736:	683b      	ldr	r3, [r7, #0]
 800d738:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800d73a:	2337      	movs	r3, #55	@ 0x37
 800d73c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d73e:	2340      	movs	r3, #64	@ 0x40
 800d740:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d742:	2300      	movs	r3, #0
 800d744:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d746:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d74a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d74c:	f107 0308 	add.w	r3, r7, #8
 800d750:	4619      	mov	r1, r3
 800d752:	6878      	ldr	r0, [r7, #4]
 800d754:	f7ff fe48 	bl	800d3e8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800d758:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d75c:	2137      	movs	r1, #55	@ 0x37
 800d75e:	6878      	ldr	r0, [r7, #4]
 800d760:	f000 f8ee 	bl	800d940 <SDMMC_GetCmdResp1>
 800d764:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d766:	69fb      	ldr	r3, [r7, #28]
}
 800d768:	4618      	mov	r0, r3
 800d76a:	3720      	adds	r7, #32
 800d76c:	46bd      	mov	sp, r7
 800d76e:	bd80      	pop	{r7, pc}

0800d770 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800d770:	b580      	push	{r7, lr}
 800d772:	b088      	sub	sp, #32
 800d774:	af00      	add	r7, sp, #0
 800d776:	6078      	str	r0, [r7, #4]
 800d778:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800d77a:	683a      	ldr	r2, [r7, #0]
 800d77c:	4b0d      	ldr	r3, [pc, #52]	@ (800d7b4 <SDMMC_CmdAppOperCommand+0x44>)
 800d77e:	4313      	orrs	r3, r2
 800d780:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800d782:	2329      	movs	r3, #41	@ 0x29
 800d784:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d786:	2340      	movs	r3, #64	@ 0x40
 800d788:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d78a:	2300      	movs	r3, #0
 800d78c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d78e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d792:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d794:	f107 0308 	add.w	r3, r7, #8
 800d798:	4619      	mov	r1, r3
 800d79a:	6878      	ldr	r0, [r7, #4]
 800d79c:	f7ff fe24 	bl	800d3e8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800d7a0:	6878      	ldr	r0, [r7, #4]
 800d7a2:	f000 fa03 	bl	800dbac <SDMMC_GetCmdResp3>
 800d7a6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d7a8:	69fb      	ldr	r3, [r7, #28]
}
 800d7aa:	4618      	mov	r0, r3
 800d7ac:	3720      	adds	r7, #32
 800d7ae:	46bd      	mov	sp, r7
 800d7b0:	bd80      	pop	{r7, pc}
 800d7b2:	bf00      	nop
 800d7b4:	80100000 	.word	0x80100000

0800d7b8 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800d7b8:	b580      	push	{r7, lr}
 800d7ba:	b088      	sub	sp, #32
 800d7bc:	af00      	add	r7, sp, #0
 800d7be:	6078      	str	r0, [r7, #4]
 800d7c0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800d7c2:	683b      	ldr	r3, [r7, #0]
 800d7c4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800d7c6:	2306      	movs	r3, #6
 800d7c8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d7ca:	2340      	movs	r3, #64	@ 0x40
 800d7cc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d7ce:	2300      	movs	r3, #0
 800d7d0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d7d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d7d6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d7d8:	f107 0308 	add.w	r3, r7, #8
 800d7dc:	4619      	mov	r1, r3
 800d7de:	6878      	ldr	r0, [r7, #4]
 800d7e0:	f7ff fe02 	bl	800d3e8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800d7e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d7e8:	2106      	movs	r1, #6
 800d7ea:	6878      	ldr	r0, [r7, #4]
 800d7ec:	f000 f8a8 	bl	800d940 <SDMMC_GetCmdResp1>
 800d7f0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d7f2:	69fb      	ldr	r3, [r7, #28]
}
 800d7f4:	4618      	mov	r0, r3
 800d7f6:	3720      	adds	r7, #32
 800d7f8:	46bd      	mov	sp, r7
 800d7fa:	bd80      	pop	{r7, pc}

0800d7fc <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800d7fc:	b580      	push	{r7, lr}
 800d7fe:	b088      	sub	sp, #32
 800d800:	af00      	add	r7, sp, #0
 800d802:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800d804:	2300      	movs	r3, #0
 800d806:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800d808:	2333      	movs	r3, #51	@ 0x33
 800d80a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d80c:	2340      	movs	r3, #64	@ 0x40
 800d80e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d810:	2300      	movs	r3, #0
 800d812:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d814:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d818:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d81a:	f107 0308 	add.w	r3, r7, #8
 800d81e:	4619      	mov	r1, r3
 800d820:	6878      	ldr	r0, [r7, #4]
 800d822:	f7ff fde1 	bl	800d3e8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800d826:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d82a:	2133      	movs	r1, #51	@ 0x33
 800d82c:	6878      	ldr	r0, [r7, #4]
 800d82e:	f000 f887 	bl	800d940 <SDMMC_GetCmdResp1>
 800d832:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d834:	69fb      	ldr	r3, [r7, #28]
}
 800d836:	4618      	mov	r0, r3
 800d838:	3720      	adds	r7, #32
 800d83a:	46bd      	mov	sp, r7
 800d83c:	bd80      	pop	{r7, pc}

0800d83e <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800d83e:	b580      	push	{r7, lr}
 800d840:	b088      	sub	sp, #32
 800d842:	af00      	add	r7, sp, #0
 800d844:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800d846:	2300      	movs	r3, #0
 800d848:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800d84a:	2302      	movs	r3, #2
 800d84c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800d84e:	23c0      	movs	r3, #192	@ 0xc0
 800d850:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d852:	2300      	movs	r3, #0
 800d854:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d856:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d85a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d85c:	f107 0308 	add.w	r3, r7, #8
 800d860:	4619      	mov	r1, r3
 800d862:	6878      	ldr	r0, [r7, #4]
 800d864:	f7ff fdc0 	bl	800d3e8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800d868:	6878      	ldr	r0, [r7, #4]
 800d86a:	f000 f957 	bl	800db1c <SDMMC_GetCmdResp2>
 800d86e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d870:	69fb      	ldr	r3, [r7, #28]
}
 800d872:	4618      	mov	r0, r3
 800d874:	3720      	adds	r7, #32
 800d876:	46bd      	mov	sp, r7
 800d878:	bd80      	pop	{r7, pc}

0800d87a <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800d87a:	b580      	push	{r7, lr}
 800d87c:	b088      	sub	sp, #32
 800d87e:	af00      	add	r7, sp, #0
 800d880:	6078      	str	r0, [r7, #4]
 800d882:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800d884:	683b      	ldr	r3, [r7, #0]
 800d886:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800d888:	2309      	movs	r3, #9
 800d88a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800d88c:	23c0      	movs	r3, #192	@ 0xc0
 800d88e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d890:	2300      	movs	r3, #0
 800d892:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d894:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d898:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d89a:	f107 0308 	add.w	r3, r7, #8
 800d89e:	4619      	mov	r1, r3
 800d8a0:	6878      	ldr	r0, [r7, #4]
 800d8a2:	f7ff fda1 	bl	800d3e8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800d8a6:	6878      	ldr	r0, [r7, #4]
 800d8a8:	f000 f938 	bl	800db1c <SDMMC_GetCmdResp2>
 800d8ac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d8ae:	69fb      	ldr	r3, [r7, #28]
}
 800d8b0:	4618      	mov	r0, r3
 800d8b2:	3720      	adds	r7, #32
 800d8b4:	46bd      	mov	sp, r7
 800d8b6:	bd80      	pop	{r7, pc}

0800d8b8 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800d8b8:	b580      	push	{r7, lr}
 800d8ba:	b088      	sub	sp, #32
 800d8bc:	af00      	add	r7, sp, #0
 800d8be:	6078      	str	r0, [r7, #4]
 800d8c0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800d8c2:	2300      	movs	r3, #0
 800d8c4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800d8c6:	2303      	movs	r3, #3
 800d8c8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d8ca:	2340      	movs	r3, #64	@ 0x40
 800d8cc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d8ce:	2300      	movs	r3, #0
 800d8d0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d8d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d8d6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d8d8:	f107 0308 	add.w	r3, r7, #8
 800d8dc:	4619      	mov	r1, r3
 800d8de:	6878      	ldr	r0, [r7, #4]
 800d8e0:	f7ff fd82 	bl	800d3e8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800d8e4:	683a      	ldr	r2, [r7, #0]
 800d8e6:	2103      	movs	r1, #3
 800d8e8:	6878      	ldr	r0, [r7, #4]
 800d8ea:	f000 f99d 	bl	800dc28 <SDMMC_GetCmdResp6>
 800d8ee:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d8f0:	69fb      	ldr	r3, [r7, #28]
}
 800d8f2:	4618      	mov	r0, r3
 800d8f4:	3720      	adds	r7, #32
 800d8f6:	46bd      	mov	sp, r7
 800d8f8:	bd80      	pop	{r7, pc}

0800d8fa <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800d8fa:	b580      	push	{r7, lr}
 800d8fc:	b088      	sub	sp, #32
 800d8fe:	af00      	add	r7, sp, #0
 800d900:	6078      	str	r0, [r7, #4]
 800d902:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800d904:	683b      	ldr	r3, [r7, #0]
 800d906:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800d908:	230d      	movs	r3, #13
 800d90a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d90c:	2340      	movs	r3, #64	@ 0x40
 800d90e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d910:	2300      	movs	r3, #0
 800d912:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d914:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d918:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d91a:	f107 0308 	add.w	r3, r7, #8
 800d91e:	4619      	mov	r1, r3
 800d920:	6878      	ldr	r0, [r7, #4]
 800d922:	f7ff fd61 	bl	800d3e8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800d926:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d92a:	210d      	movs	r1, #13
 800d92c:	6878      	ldr	r0, [r7, #4]
 800d92e:	f000 f807 	bl	800d940 <SDMMC_GetCmdResp1>
 800d932:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d934:	69fb      	ldr	r3, [r7, #28]
}
 800d936:	4618      	mov	r0, r3
 800d938:	3720      	adds	r7, #32
 800d93a:	46bd      	mov	sp, r7
 800d93c:	bd80      	pop	{r7, pc}
	...

0800d940 <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800d940:	b580      	push	{r7, lr}
 800d942:	b088      	sub	sp, #32
 800d944:	af00      	add	r7, sp, #0
 800d946:	60f8      	str	r0, [r7, #12]
 800d948:	460b      	mov	r3, r1
 800d94a:	607a      	str	r2, [r7, #4]
 800d94c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800d94e:	4b70      	ldr	r3, [pc, #448]	@ (800db10 <SDMMC_GetCmdResp1+0x1d0>)
 800d950:	681b      	ldr	r3, [r3, #0]
 800d952:	4a70      	ldr	r2, [pc, #448]	@ (800db14 <SDMMC_GetCmdResp1+0x1d4>)
 800d954:	fba2 2303 	umull	r2, r3, r2, r3
 800d958:	0a5a      	lsrs	r2, r3, #9
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	fb02 f303 	mul.w	r3, r2, r3
 800d960:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800d962:	69fb      	ldr	r3, [r7, #28]
 800d964:	1e5a      	subs	r2, r3, #1
 800d966:	61fa      	str	r2, [r7, #28]
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d102      	bne.n	800d972 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800d96c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800d970:	e0c9      	b.n	800db06 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800d972:	68fb      	ldr	r3, [r7, #12]
 800d974:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d976:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d978:	69bb      	ldr	r3, [r7, #24]
 800d97a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d0ef      	beq.n	800d962 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800d982:	69bb      	ldr	r3, [r7, #24]
 800d984:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d988:	2b00      	cmp	r3, #0
 800d98a:	d1ea      	bne.n	800d962 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d98c:	68fb      	ldr	r3, [r7, #12]
 800d98e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d990:	f003 0304 	and.w	r3, r3, #4
 800d994:	2b00      	cmp	r3, #0
 800d996:	d004      	beq.n	800d9a2 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d998:	68fb      	ldr	r3, [r7, #12]
 800d99a:	2204      	movs	r2, #4
 800d99c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d99e:	2304      	movs	r3, #4
 800d9a0:	e0b1      	b.n	800db06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800d9a2:	68fb      	ldr	r3, [r7, #12]
 800d9a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d9a6:	f003 0301 	and.w	r3, r3, #1
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	d004      	beq.n	800d9b8 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800d9ae:	68fb      	ldr	r3, [r7, #12]
 800d9b0:	2201      	movs	r2, #1
 800d9b2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d9b4:	2301      	movs	r3, #1
 800d9b6:	e0a6      	b.n	800db06 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d9b8:	68fb      	ldr	r3, [r7, #12]
 800d9ba:	22c5      	movs	r2, #197	@ 0xc5
 800d9bc:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800d9be:	68f8      	ldr	r0, [r7, #12]
 800d9c0:	f7ff fd3c 	bl	800d43c <SDMMC_GetCommandResponse>
 800d9c4:	4603      	mov	r3, r0
 800d9c6:	461a      	mov	r2, r3
 800d9c8:	7afb      	ldrb	r3, [r7, #11]
 800d9ca:	4293      	cmp	r3, r2
 800d9cc:	d001      	beq.n	800d9d2 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d9ce:	2301      	movs	r3, #1
 800d9d0:	e099      	b.n	800db06 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800d9d2:	2100      	movs	r1, #0
 800d9d4:	68f8      	ldr	r0, [r7, #12]
 800d9d6:	f7ff fd3e 	bl	800d456 <SDMMC_GetResponse>
 800d9da:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800d9dc:	697a      	ldr	r2, [r7, #20]
 800d9de:	4b4e      	ldr	r3, [pc, #312]	@ (800db18 <SDMMC_GetCmdResp1+0x1d8>)
 800d9e0:	4013      	ands	r3, r2
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	d101      	bne.n	800d9ea <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800d9e6:	2300      	movs	r3, #0
 800d9e8:	e08d      	b.n	800db06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800d9ea:	697b      	ldr	r3, [r7, #20]
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	da02      	bge.n	800d9f6 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800d9f0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800d9f4:	e087      	b.n	800db06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800d9f6:	697b      	ldr	r3, [r7, #20]
 800d9f8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	d001      	beq.n	800da04 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800da00:	2340      	movs	r3, #64	@ 0x40
 800da02:	e080      	b.n	800db06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800da04:	697b      	ldr	r3, [r7, #20]
 800da06:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d001      	beq.n	800da12 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800da0e:	2380      	movs	r3, #128	@ 0x80
 800da10:	e079      	b.n	800db06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800da12:	697b      	ldr	r3, [r7, #20]
 800da14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d002      	beq.n	800da22 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800da1c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800da20:	e071      	b.n	800db06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800da22:	697b      	ldr	r3, [r7, #20]
 800da24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800da28:	2b00      	cmp	r3, #0
 800da2a:	d002      	beq.n	800da32 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800da2c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800da30:	e069      	b.n	800db06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800da32:	697b      	ldr	r3, [r7, #20]
 800da34:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800da38:	2b00      	cmp	r3, #0
 800da3a:	d002      	beq.n	800da42 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800da3c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800da40:	e061      	b.n	800db06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800da42:	697b      	ldr	r3, [r7, #20]
 800da44:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800da48:	2b00      	cmp	r3, #0
 800da4a:	d002      	beq.n	800da52 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800da4c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800da50:	e059      	b.n	800db06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800da52:	697b      	ldr	r3, [r7, #20]
 800da54:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800da58:	2b00      	cmp	r3, #0
 800da5a:	d002      	beq.n	800da62 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800da5c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800da60:	e051      	b.n	800db06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800da62:	697b      	ldr	r3, [r7, #20]
 800da64:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800da68:	2b00      	cmp	r3, #0
 800da6a:	d002      	beq.n	800da72 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800da6c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800da70:	e049      	b.n	800db06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800da72:	697b      	ldr	r3, [r7, #20]
 800da74:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800da78:	2b00      	cmp	r3, #0
 800da7a:	d002      	beq.n	800da82 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800da7c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800da80:	e041      	b.n	800db06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800da82:	697b      	ldr	r3, [r7, #20]
 800da84:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800da88:	2b00      	cmp	r3, #0
 800da8a:	d002      	beq.n	800da92 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800da8c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800da90:	e039      	b.n	800db06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800da92:	697b      	ldr	r3, [r7, #20]
 800da94:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d002      	beq.n	800daa2 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800da9c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800daa0:	e031      	b.n	800db06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800daa2:	697b      	ldr	r3, [r7, #20]
 800daa4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	d002      	beq.n	800dab2 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800daac:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800dab0:	e029      	b.n	800db06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800dab2:	697b      	ldr	r3, [r7, #20]
 800dab4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d002      	beq.n	800dac2 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800dabc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800dac0:	e021      	b.n	800db06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800dac2:	697b      	ldr	r3, [r7, #20]
 800dac4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800dac8:	2b00      	cmp	r3, #0
 800daca:	d002      	beq.n	800dad2 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800dacc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800dad0:	e019      	b.n	800db06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800dad2:	697b      	ldr	r3, [r7, #20]
 800dad4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800dad8:	2b00      	cmp	r3, #0
 800dada:	d002      	beq.n	800dae2 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800dadc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800dae0:	e011      	b.n	800db06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800dae2:	697b      	ldr	r3, [r7, #20]
 800dae4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800dae8:	2b00      	cmp	r3, #0
 800daea:	d002      	beq.n	800daf2 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800daec:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800daf0:	e009      	b.n	800db06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800daf2:	697b      	ldr	r3, [r7, #20]
 800daf4:	f003 0308 	and.w	r3, r3, #8
 800daf8:	2b00      	cmp	r3, #0
 800dafa:	d002      	beq.n	800db02 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800dafc:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800db00:	e001      	b.n	800db06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800db02:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800db06:	4618      	mov	r0, r3
 800db08:	3720      	adds	r7, #32
 800db0a:	46bd      	mov	sp, r7
 800db0c:	bd80      	pop	{r7, pc}
 800db0e:	bf00      	nop
 800db10:	20012000 	.word	0x20012000
 800db14:	10624dd3 	.word	0x10624dd3
 800db18:	fdffe008 	.word	0xfdffe008

0800db1c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800db1c:	b480      	push	{r7}
 800db1e:	b085      	sub	sp, #20
 800db20:	af00      	add	r7, sp, #0
 800db22:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800db24:	4b1f      	ldr	r3, [pc, #124]	@ (800dba4 <SDMMC_GetCmdResp2+0x88>)
 800db26:	681b      	ldr	r3, [r3, #0]
 800db28:	4a1f      	ldr	r2, [pc, #124]	@ (800dba8 <SDMMC_GetCmdResp2+0x8c>)
 800db2a:	fba2 2303 	umull	r2, r3, r2, r3
 800db2e:	0a5b      	lsrs	r3, r3, #9
 800db30:	f241 3288 	movw	r2, #5000	@ 0x1388
 800db34:	fb02 f303 	mul.w	r3, r2, r3
 800db38:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800db3a:	68fb      	ldr	r3, [r7, #12]
 800db3c:	1e5a      	subs	r2, r3, #1
 800db3e:	60fa      	str	r2, [r7, #12]
 800db40:	2b00      	cmp	r3, #0
 800db42:	d102      	bne.n	800db4a <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800db44:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800db48:	e026      	b.n	800db98 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800db4e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800db50:	68bb      	ldr	r3, [r7, #8]
 800db52:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800db56:	2b00      	cmp	r3, #0
 800db58:	d0ef      	beq.n	800db3a <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800db5a:	68bb      	ldr	r3, [r7, #8]
 800db5c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800db60:	2b00      	cmp	r3, #0
 800db62:	d1ea      	bne.n	800db3a <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800db68:	f003 0304 	and.w	r3, r3, #4
 800db6c:	2b00      	cmp	r3, #0
 800db6e:	d004      	beq.n	800db7a <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	2204      	movs	r2, #4
 800db74:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800db76:	2304      	movs	r3, #4
 800db78:	e00e      	b.n	800db98 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800db7e:	f003 0301 	and.w	r3, r3, #1
 800db82:	2b00      	cmp	r3, #0
 800db84:	d004      	beq.n	800db90 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	2201      	movs	r2, #1
 800db8a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800db8c:	2301      	movs	r3, #1
 800db8e:	e003      	b.n	800db98 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	22c5      	movs	r2, #197	@ 0xc5
 800db94:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800db96:	2300      	movs	r3, #0
}
 800db98:	4618      	mov	r0, r3
 800db9a:	3714      	adds	r7, #20
 800db9c:	46bd      	mov	sp, r7
 800db9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dba2:	4770      	bx	lr
 800dba4:	20012000 	.word	0x20012000
 800dba8:	10624dd3 	.word	0x10624dd3

0800dbac <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800dbac:	b480      	push	{r7}
 800dbae:	b085      	sub	sp, #20
 800dbb0:	af00      	add	r7, sp, #0
 800dbb2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800dbb4:	4b1a      	ldr	r3, [pc, #104]	@ (800dc20 <SDMMC_GetCmdResp3+0x74>)
 800dbb6:	681b      	ldr	r3, [r3, #0]
 800dbb8:	4a1a      	ldr	r2, [pc, #104]	@ (800dc24 <SDMMC_GetCmdResp3+0x78>)
 800dbba:	fba2 2303 	umull	r2, r3, r2, r3
 800dbbe:	0a5b      	lsrs	r3, r3, #9
 800dbc0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dbc4:	fb02 f303 	mul.w	r3, r2, r3
 800dbc8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800dbca:	68fb      	ldr	r3, [r7, #12]
 800dbcc:	1e5a      	subs	r2, r3, #1
 800dbce:	60fa      	str	r2, [r7, #12]
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d102      	bne.n	800dbda <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800dbd4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800dbd8:	e01b      	b.n	800dc12 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dbde:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800dbe0:	68bb      	ldr	r3, [r7, #8]
 800dbe2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d0ef      	beq.n	800dbca <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800dbea:	68bb      	ldr	r3, [r7, #8]
 800dbec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	d1ea      	bne.n	800dbca <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dbf8:	f003 0304 	and.w	r3, r3, #4
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	d004      	beq.n	800dc0a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	2204      	movs	r2, #4
 800dc04:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800dc06:	2304      	movs	r3, #4
 800dc08:	e003      	b.n	800dc12 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	22c5      	movs	r2, #197	@ 0xc5
 800dc0e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800dc10:	2300      	movs	r3, #0
}
 800dc12:	4618      	mov	r0, r3
 800dc14:	3714      	adds	r7, #20
 800dc16:	46bd      	mov	sp, r7
 800dc18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc1c:	4770      	bx	lr
 800dc1e:	bf00      	nop
 800dc20:	20012000 	.word	0x20012000
 800dc24:	10624dd3 	.word	0x10624dd3

0800dc28 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800dc28:	b580      	push	{r7, lr}
 800dc2a:	b088      	sub	sp, #32
 800dc2c:	af00      	add	r7, sp, #0
 800dc2e:	60f8      	str	r0, [r7, #12]
 800dc30:	460b      	mov	r3, r1
 800dc32:	607a      	str	r2, [r7, #4]
 800dc34:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800dc36:	4b35      	ldr	r3, [pc, #212]	@ (800dd0c <SDMMC_GetCmdResp6+0xe4>)
 800dc38:	681b      	ldr	r3, [r3, #0]
 800dc3a:	4a35      	ldr	r2, [pc, #212]	@ (800dd10 <SDMMC_GetCmdResp6+0xe8>)
 800dc3c:	fba2 2303 	umull	r2, r3, r2, r3
 800dc40:	0a5b      	lsrs	r3, r3, #9
 800dc42:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dc46:	fb02 f303 	mul.w	r3, r2, r3
 800dc4a:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800dc4c:	69fb      	ldr	r3, [r7, #28]
 800dc4e:	1e5a      	subs	r2, r3, #1
 800dc50:	61fa      	str	r2, [r7, #28]
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	d102      	bne.n	800dc5c <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800dc56:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800dc5a:	e052      	b.n	800dd02 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800dc5c:	68fb      	ldr	r3, [r7, #12]
 800dc5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dc60:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800dc62:	69bb      	ldr	r3, [r7, #24]
 800dc64:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800dc68:	2b00      	cmp	r3, #0
 800dc6a:	d0ef      	beq.n	800dc4c <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800dc6c:	69bb      	ldr	r3, [r7, #24]
 800dc6e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d1ea      	bne.n	800dc4c <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800dc76:	68fb      	ldr	r3, [r7, #12]
 800dc78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dc7a:	f003 0304 	and.w	r3, r3, #4
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	d004      	beq.n	800dc8c <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800dc82:	68fb      	ldr	r3, [r7, #12]
 800dc84:	2204      	movs	r2, #4
 800dc86:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800dc88:	2304      	movs	r3, #4
 800dc8a:	e03a      	b.n	800dd02 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800dc8c:	68fb      	ldr	r3, [r7, #12]
 800dc8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dc90:	f003 0301 	and.w	r3, r3, #1
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	d004      	beq.n	800dca2 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800dc98:	68fb      	ldr	r3, [r7, #12]
 800dc9a:	2201      	movs	r2, #1
 800dc9c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800dc9e:	2301      	movs	r3, #1
 800dca0:	e02f      	b.n	800dd02 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800dca2:	68f8      	ldr	r0, [r7, #12]
 800dca4:	f7ff fbca 	bl	800d43c <SDMMC_GetCommandResponse>
 800dca8:	4603      	mov	r3, r0
 800dcaa:	461a      	mov	r2, r3
 800dcac:	7afb      	ldrb	r3, [r7, #11]
 800dcae:	4293      	cmp	r3, r2
 800dcb0:	d001      	beq.n	800dcb6 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800dcb2:	2301      	movs	r3, #1
 800dcb4:	e025      	b.n	800dd02 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800dcb6:	68fb      	ldr	r3, [r7, #12]
 800dcb8:	22c5      	movs	r2, #197	@ 0xc5
 800dcba:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800dcbc:	2100      	movs	r1, #0
 800dcbe:	68f8      	ldr	r0, [r7, #12]
 800dcc0:	f7ff fbc9 	bl	800d456 <SDMMC_GetResponse>
 800dcc4:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800dcc6:	697b      	ldr	r3, [r7, #20]
 800dcc8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	d106      	bne.n	800dcde <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800dcd0:	697b      	ldr	r3, [r7, #20]
 800dcd2:	0c1b      	lsrs	r3, r3, #16
 800dcd4:	b29a      	uxth	r2, r3
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800dcda:	2300      	movs	r3, #0
 800dcdc:	e011      	b.n	800dd02 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800dcde:	697b      	ldr	r3, [r7, #20]
 800dce0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800dce4:	2b00      	cmp	r3, #0
 800dce6:	d002      	beq.n	800dcee <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800dce8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800dcec:	e009      	b.n	800dd02 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800dcee:	697b      	ldr	r3, [r7, #20]
 800dcf0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	d002      	beq.n	800dcfe <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800dcf8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800dcfc:	e001      	b.n	800dd02 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800dcfe:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800dd02:	4618      	mov	r0, r3
 800dd04:	3720      	adds	r7, #32
 800dd06:	46bd      	mov	sp, r7
 800dd08:	bd80      	pop	{r7, pc}
 800dd0a:	bf00      	nop
 800dd0c:	20012000 	.word	0x20012000
 800dd10:	10624dd3 	.word	0x10624dd3

0800dd14 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800dd14:	b480      	push	{r7}
 800dd16:	b085      	sub	sp, #20
 800dd18:	af00      	add	r7, sp, #0
 800dd1a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800dd1c:	4b22      	ldr	r3, [pc, #136]	@ (800dda8 <SDMMC_GetCmdResp7+0x94>)
 800dd1e:	681b      	ldr	r3, [r3, #0]
 800dd20:	4a22      	ldr	r2, [pc, #136]	@ (800ddac <SDMMC_GetCmdResp7+0x98>)
 800dd22:	fba2 2303 	umull	r2, r3, r2, r3
 800dd26:	0a5b      	lsrs	r3, r3, #9
 800dd28:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dd2c:	fb02 f303 	mul.w	r3, r2, r3
 800dd30:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800dd32:	68fb      	ldr	r3, [r7, #12]
 800dd34:	1e5a      	subs	r2, r3, #1
 800dd36:	60fa      	str	r2, [r7, #12]
 800dd38:	2b00      	cmp	r3, #0
 800dd3a:	d102      	bne.n	800dd42 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800dd3c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800dd40:	e02c      	b.n	800dd9c <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dd46:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800dd48:	68bb      	ldr	r3, [r7, #8]
 800dd4a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	d0ef      	beq.n	800dd32 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800dd52:	68bb      	ldr	r3, [r7, #8]
 800dd54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	d1ea      	bne.n	800dd32 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dd60:	f003 0304 	and.w	r3, r3, #4
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	d004      	beq.n	800dd72 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	2204      	movs	r2, #4
 800dd6c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800dd6e:	2304      	movs	r3, #4
 800dd70:	e014      	b.n	800dd9c <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dd76:	f003 0301 	and.w	r3, r3, #1
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d004      	beq.n	800dd88 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	2201      	movs	r2, #1
 800dd82:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800dd84:	2301      	movs	r3, #1
 800dd86:	e009      	b.n	800dd9c <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dd8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d002      	beq.n	800dd9a <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	2240      	movs	r2, #64	@ 0x40
 800dd98:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800dd9a:	2300      	movs	r3, #0
  
}
 800dd9c:	4618      	mov	r0, r3
 800dd9e:	3714      	adds	r7, #20
 800dda0:	46bd      	mov	sp, r7
 800dda2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dda6:	4770      	bx	lr
 800dda8:	20012000 	.word	0x20012000
 800ddac:	10624dd3 	.word	0x10624dd3

0800ddb0 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800ddb0:	b480      	push	{r7}
 800ddb2:	b085      	sub	sp, #20
 800ddb4:	af00      	add	r7, sp, #0
 800ddb6:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ddb8:	4b11      	ldr	r3, [pc, #68]	@ (800de00 <SDMMC_GetCmdError+0x50>)
 800ddba:	681b      	ldr	r3, [r3, #0]
 800ddbc:	4a11      	ldr	r2, [pc, #68]	@ (800de04 <SDMMC_GetCmdError+0x54>)
 800ddbe:	fba2 2303 	umull	r2, r3, r2, r3
 800ddc2:	0a5b      	lsrs	r3, r3, #9
 800ddc4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ddc8:	fb02 f303 	mul.w	r3, r2, r3
 800ddcc:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800ddce:	68fb      	ldr	r3, [r7, #12]
 800ddd0:	1e5a      	subs	r2, r3, #1
 800ddd2:	60fa      	str	r2, [r7, #12]
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	d102      	bne.n	800ddde <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ddd8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800dddc:	e009      	b.n	800ddf2 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dde2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	d0f1      	beq.n	800ddce <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	22c5      	movs	r2, #197	@ 0xc5
 800ddee:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800ddf0:	2300      	movs	r3, #0
}
 800ddf2:	4618      	mov	r0, r3
 800ddf4:	3714      	adds	r7, #20
 800ddf6:	46bd      	mov	sp, r7
 800ddf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddfc:	4770      	bx	lr
 800ddfe:	bf00      	nop
 800de00:	20012000 	.word	0x20012000
 800de04:	10624dd3 	.word	0x10624dd3

0800de08 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800de08:	b084      	sub	sp, #16
 800de0a:	b580      	push	{r7, lr}
 800de0c:	b084      	sub	sp, #16
 800de0e:	af00      	add	r7, sp, #0
 800de10:	6078      	str	r0, [r7, #4]
 800de12:	f107 001c 	add.w	r0, r7, #28
 800de16:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800de1a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800de1e:	2b01      	cmp	r3, #1
 800de20:	d121      	bne.n	800de66 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800de26:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	68da      	ldr	r2, [r3, #12]
 800de32:	4b21      	ldr	r3, [pc, #132]	@ (800deb8 <USB_CoreInit+0xb0>)
 800de34:	4013      	ands	r3, r2
 800de36:	687a      	ldr	r2, [r7, #4]
 800de38:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	68db      	ldr	r3, [r3, #12]
 800de3e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800de46:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800de4a:	2b01      	cmp	r3, #1
 800de4c:	d105      	bne.n	800de5a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	68db      	ldr	r3, [r3, #12]
 800de52:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800de5a:	6878      	ldr	r0, [r7, #4]
 800de5c:	f000 f9d4 	bl	800e208 <USB_CoreReset>
 800de60:	4603      	mov	r3, r0
 800de62:	73fb      	strb	r3, [r7, #15]
 800de64:	e010      	b.n	800de88 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	68db      	ldr	r3, [r3, #12]
 800de6a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800de72:	6878      	ldr	r0, [r7, #4]
 800de74:	f000 f9c8 	bl	800e208 <USB_CoreReset>
 800de78:	4603      	mov	r3, r0
 800de7a:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800de80:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 800de88:	7fbb      	ldrb	r3, [r7, #30]
 800de8a:	2b01      	cmp	r3, #1
 800de8c:	d10b      	bne.n	800dea6 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	689b      	ldr	r3, [r3, #8]
 800de92:	f043 0206 	orr.w	r2, r3, #6
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	689b      	ldr	r3, [r3, #8]
 800de9e:	f043 0220 	orr.w	r2, r3, #32
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800dea6:	7bfb      	ldrb	r3, [r7, #15]
}
 800dea8:	4618      	mov	r0, r3
 800deaa:	3710      	adds	r7, #16
 800deac:	46bd      	mov	sp, r7
 800deae:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800deb2:	b004      	add	sp, #16
 800deb4:	4770      	bx	lr
 800deb6:	bf00      	nop
 800deb8:	ffbdffbf 	.word	0xffbdffbf

0800debc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800debc:	b480      	push	{r7}
 800debe:	b083      	sub	sp, #12
 800dec0:	af00      	add	r7, sp, #0
 800dec2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	689b      	ldr	r3, [r3, #8]
 800dec8:	f043 0201 	orr.w	r2, r3, #1
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ded0:	2300      	movs	r3, #0
}
 800ded2:	4618      	mov	r0, r3
 800ded4:	370c      	adds	r7, #12
 800ded6:	46bd      	mov	sp, r7
 800ded8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dedc:	4770      	bx	lr

0800dede <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800dede:	b480      	push	{r7}
 800dee0:	b083      	sub	sp, #12
 800dee2:	af00      	add	r7, sp, #0
 800dee4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	689b      	ldr	r3, [r3, #8]
 800deea:	f023 0201 	bic.w	r2, r3, #1
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800def2:	2300      	movs	r3, #0
}
 800def4:	4618      	mov	r0, r3
 800def6:	370c      	adds	r7, #12
 800def8:	46bd      	mov	sp, r7
 800defa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800defe:	4770      	bx	lr

0800df00 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800df00:	b580      	push	{r7, lr}
 800df02:	b084      	sub	sp, #16
 800df04:	af00      	add	r7, sp, #0
 800df06:	6078      	str	r0, [r7, #4]
 800df08:	460b      	mov	r3, r1
 800df0a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800df0c:	2300      	movs	r3, #0
 800df0e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	68db      	ldr	r3, [r3, #12]
 800df14:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800df1c:	78fb      	ldrb	r3, [r7, #3]
 800df1e:	2b01      	cmp	r3, #1
 800df20:	d115      	bne.n	800df4e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	68db      	ldr	r3, [r3, #12]
 800df26:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800df2e:	200a      	movs	r0, #10
 800df30:	f7f5 f8b2 	bl	8003098 <HAL_Delay>
      ms += 10U;
 800df34:	68fb      	ldr	r3, [r7, #12]
 800df36:	330a      	adds	r3, #10
 800df38:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800df3a:	6878      	ldr	r0, [r7, #4]
 800df3c:	f000 f956 	bl	800e1ec <USB_GetMode>
 800df40:	4603      	mov	r3, r0
 800df42:	2b01      	cmp	r3, #1
 800df44:	d01e      	beq.n	800df84 <USB_SetCurrentMode+0x84>
 800df46:	68fb      	ldr	r3, [r7, #12]
 800df48:	2bc7      	cmp	r3, #199	@ 0xc7
 800df4a:	d9f0      	bls.n	800df2e <USB_SetCurrentMode+0x2e>
 800df4c:	e01a      	b.n	800df84 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800df4e:	78fb      	ldrb	r3, [r7, #3]
 800df50:	2b00      	cmp	r3, #0
 800df52:	d115      	bne.n	800df80 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	68db      	ldr	r3, [r3, #12]
 800df58:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800df60:	200a      	movs	r0, #10
 800df62:	f7f5 f899 	bl	8003098 <HAL_Delay>
      ms += 10U;
 800df66:	68fb      	ldr	r3, [r7, #12]
 800df68:	330a      	adds	r3, #10
 800df6a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800df6c:	6878      	ldr	r0, [r7, #4]
 800df6e:	f000 f93d 	bl	800e1ec <USB_GetMode>
 800df72:	4603      	mov	r3, r0
 800df74:	2b00      	cmp	r3, #0
 800df76:	d005      	beq.n	800df84 <USB_SetCurrentMode+0x84>
 800df78:	68fb      	ldr	r3, [r7, #12]
 800df7a:	2bc7      	cmp	r3, #199	@ 0xc7
 800df7c:	d9f0      	bls.n	800df60 <USB_SetCurrentMode+0x60>
 800df7e:	e001      	b.n	800df84 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800df80:	2301      	movs	r3, #1
 800df82:	e005      	b.n	800df90 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800df84:	68fb      	ldr	r3, [r7, #12]
 800df86:	2bc8      	cmp	r3, #200	@ 0xc8
 800df88:	d101      	bne.n	800df8e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800df8a:	2301      	movs	r3, #1
 800df8c:	e000      	b.n	800df90 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800df8e:	2300      	movs	r3, #0
}
 800df90:	4618      	mov	r0, r3
 800df92:	3710      	adds	r7, #16
 800df94:	46bd      	mov	sp, r7
 800df96:	bd80      	pop	{r7, pc}

0800df98 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800df98:	b480      	push	{r7}
 800df9a:	b085      	sub	sp, #20
 800df9c:	af00      	add	r7, sp, #0
 800df9e:	6078      	str	r0, [r7, #4]
 800dfa0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800dfa2:	2300      	movs	r3, #0
 800dfa4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800dfa6:	68fb      	ldr	r3, [r7, #12]
 800dfa8:	3301      	adds	r3, #1
 800dfaa:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800dfac:	68fb      	ldr	r3, [r7, #12]
 800dfae:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800dfb2:	d901      	bls.n	800dfb8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800dfb4:	2303      	movs	r3, #3
 800dfb6:	e01b      	b.n	800dff0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	691b      	ldr	r3, [r3, #16]
 800dfbc:	2b00      	cmp	r3, #0
 800dfbe:	daf2      	bge.n	800dfa6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800dfc0:	2300      	movs	r3, #0
 800dfc2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800dfc4:	683b      	ldr	r3, [r7, #0]
 800dfc6:	019b      	lsls	r3, r3, #6
 800dfc8:	f043 0220 	orr.w	r2, r3, #32
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800dfd0:	68fb      	ldr	r3, [r7, #12]
 800dfd2:	3301      	adds	r3, #1
 800dfd4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800dfd6:	68fb      	ldr	r3, [r7, #12]
 800dfd8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800dfdc:	d901      	bls.n	800dfe2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800dfde:	2303      	movs	r3, #3
 800dfe0:	e006      	b.n	800dff0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	691b      	ldr	r3, [r3, #16]
 800dfe6:	f003 0320 	and.w	r3, r3, #32
 800dfea:	2b20      	cmp	r3, #32
 800dfec:	d0f0      	beq.n	800dfd0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800dfee:	2300      	movs	r3, #0
}
 800dff0:	4618      	mov	r0, r3
 800dff2:	3714      	adds	r7, #20
 800dff4:	46bd      	mov	sp, r7
 800dff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dffa:	4770      	bx	lr

0800dffc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800dffc:	b480      	push	{r7}
 800dffe:	b085      	sub	sp, #20
 800e000:	af00      	add	r7, sp, #0
 800e002:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e004:	2300      	movs	r3, #0
 800e006:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800e008:	68fb      	ldr	r3, [r7, #12]
 800e00a:	3301      	adds	r3, #1
 800e00c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e00e:	68fb      	ldr	r3, [r7, #12]
 800e010:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e014:	d901      	bls.n	800e01a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800e016:	2303      	movs	r3, #3
 800e018:	e018      	b.n	800e04c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	691b      	ldr	r3, [r3, #16]
 800e01e:	2b00      	cmp	r3, #0
 800e020:	daf2      	bge.n	800e008 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800e022:	2300      	movs	r3, #0
 800e024:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	2210      	movs	r2, #16
 800e02a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800e02c:	68fb      	ldr	r3, [r7, #12]
 800e02e:	3301      	adds	r3, #1
 800e030:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e032:	68fb      	ldr	r3, [r7, #12]
 800e034:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e038:	d901      	bls.n	800e03e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800e03a:	2303      	movs	r3, #3
 800e03c:	e006      	b.n	800e04c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	691b      	ldr	r3, [r3, #16]
 800e042:	f003 0310 	and.w	r3, r3, #16
 800e046:	2b10      	cmp	r3, #16
 800e048:	d0f0      	beq.n	800e02c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800e04a:	2300      	movs	r3, #0
}
 800e04c:	4618      	mov	r0, r3
 800e04e:	3714      	adds	r7, #20
 800e050:	46bd      	mov	sp, r7
 800e052:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e056:	4770      	bx	lr

0800e058 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800e058:	b480      	push	{r7}
 800e05a:	b089      	sub	sp, #36	@ 0x24
 800e05c:	af00      	add	r7, sp, #0
 800e05e:	60f8      	str	r0, [r7, #12]
 800e060:	60b9      	str	r1, [r7, #8]
 800e062:	4611      	mov	r1, r2
 800e064:	461a      	mov	r2, r3
 800e066:	460b      	mov	r3, r1
 800e068:	71fb      	strb	r3, [r7, #7]
 800e06a:	4613      	mov	r3, r2
 800e06c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e06e:	68fb      	ldr	r3, [r7, #12]
 800e070:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800e072:	68bb      	ldr	r3, [r7, #8]
 800e074:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800e076:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800e07a:	2b00      	cmp	r3, #0
 800e07c:	d123      	bne.n	800e0c6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800e07e:	88bb      	ldrh	r3, [r7, #4]
 800e080:	3303      	adds	r3, #3
 800e082:	089b      	lsrs	r3, r3, #2
 800e084:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800e086:	2300      	movs	r3, #0
 800e088:	61bb      	str	r3, [r7, #24]
 800e08a:	e018      	b.n	800e0be <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800e08c:	79fb      	ldrb	r3, [r7, #7]
 800e08e:	031a      	lsls	r2, r3, #12
 800e090:	697b      	ldr	r3, [r7, #20]
 800e092:	4413      	add	r3, r2
 800e094:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800e098:	461a      	mov	r2, r3
 800e09a:	69fb      	ldr	r3, [r7, #28]
 800e09c:	681b      	ldr	r3, [r3, #0]
 800e09e:	6013      	str	r3, [r2, #0]
      pSrc++;
 800e0a0:	69fb      	ldr	r3, [r7, #28]
 800e0a2:	3301      	adds	r3, #1
 800e0a4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800e0a6:	69fb      	ldr	r3, [r7, #28]
 800e0a8:	3301      	adds	r3, #1
 800e0aa:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800e0ac:	69fb      	ldr	r3, [r7, #28]
 800e0ae:	3301      	adds	r3, #1
 800e0b0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800e0b2:	69fb      	ldr	r3, [r7, #28]
 800e0b4:	3301      	adds	r3, #1
 800e0b6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800e0b8:	69bb      	ldr	r3, [r7, #24]
 800e0ba:	3301      	adds	r3, #1
 800e0bc:	61bb      	str	r3, [r7, #24]
 800e0be:	69ba      	ldr	r2, [r7, #24]
 800e0c0:	693b      	ldr	r3, [r7, #16]
 800e0c2:	429a      	cmp	r2, r3
 800e0c4:	d3e2      	bcc.n	800e08c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800e0c6:	2300      	movs	r3, #0
}
 800e0c8:	4618      	mov	r0, r3
 800e0ca:	3724      	adds	r7, #36	@ 0x24
 800e0cc:	46bd      	mov	sp, r7
 800e0ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0d2:	4770      	bx	lr

0800e0d4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800e0d4:	b480      	push	{r7}
 800e0d6:	b08b      	sub	sp, #44	@ 0x2c
 800e0d8:	af00      	add	r7, sp, #0
 800e0da:	60f8      	str	r0, [r7, #12]
 800e0dc:	60b9      	str	r1, [r7, #8]
 800e0de:	4613      	mov	r3, r2
 800e0e0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e0e2:	68fb      	ldr	r3, [r7, #12]
 800e0e4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800e0e6:	68bb      	ldr	r3, [r7, #8]
 800e0e8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800e0ea:	88fb      	ldrh	r3, [r7, #6]
 800e0ec:	089b      	lsrs	r3, r3, #2
 800e0ee:	b29b      	uxth	r3, r3
 800e0f0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800e0f2:	88fb      	ldrh	r3, [r7, #6]
 800e0f4:	f003 0303 	and.w	r3, r3, #3
 800e0f8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800e0fa:	2300      	movs	r3, #0
 800e0fc:	623b      	str	r3, [r7, #32]
 800e0fe:	e014      	b.n	800e12a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800e100:	69bb      	ldr	r3, [r7, #24]
 800e102:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800e106:	681a      	ldr	r2, [r3, #0]
 800e108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e10a:	601a      	str	r2, [r3, #0]
    pDest++;
 800e10c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e10e:	3301      	adds	r3, #1
 800e110:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800e112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e114:	3301      	adds	r3, #1
 800e116:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800e118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e11a:	3301      	adds	r3, #1
 800e11c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800e11e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e120:	3301      	adds	r3, #1
 800e122:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800e124:	6a3b      	ldr	r3, [r7, #32]
 800e126:	3301      	adds	r3, #1
 800e128:	623b      	str	r3, [r7, #32]
 800e12a:	6a3a      	ldr	r2, [r7, #32]
 800e12c:	697b      	ldr	r3, [r7, #20]
 800e12e:	429a      	cmp	r2, r3
 800e130:	d3e6      	bcc.n	800e100 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800e132:	8bfb      	ldrh	r3, [r7, #30]
 800e134:	2b00      	cmp	r3, #0
 800e136:	d01e      	beq.n	800e176 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800e138:	2300      	movs	r3, #0
 800e13a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800e13c:	69bb      	ldr	r3, [r7, #24]
 800e13e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800e142:	461a      	mov	r2, r3
 800e144:	f107 0310 	add.w	r3, r7, #16
 800e148:	6812      	ldr	r2, [r2, #0]
 800e14a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800e14c:	693a      	ldr	r2, [r7, #16]
 800e14e:	6a3b      	ldr	r3, [r7, #32]
 800e150:	b2db      	uxtb	r3, r3
 800e152:	00db      	lsls	r3, r3, #3
 800e154:	fa22 f303 	lsr.w	r3, r2, r3
 800e158:	b2da      	uxtb	r2, r3
 800e15a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e15c:	701a      	strb	r2, [r3, #0]
      i++;
 800e15e:	6a3b      	ldr	r3, [r7, #32]
 800e160:	3301      	adds	r3, #1
 800e162:	623b      	str	r3, [r7, #32]
      pDest++;
 800e164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e166:	3301      	adds	r3, #1
 800e168:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800e16a:	8bfb      	ldrh	r3, [r7, #30]
 800e16c:	3b01      	subs	r3, #1
 800e16e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800e170:	8bfb      	ldrh	r3, [r7, #30]
 800e172:	2b00      	cmp	r3, #0
 800e174:	d1ea      	bne.n	800e14c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800e176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800e178:	4618      	mov	r0, r3
 800e17a:	372c      	adds	r7, #44	@ 0x2c
 800e17c:	46bd      	mov	sp, r7
 800e17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e182:	4770      	bx	lr

0800e184 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800e184:	b480      	push	{r7}
 800e186:	b085      	sub	sp, #20
 800e188:	af00      	add	r7, sp, #0
 800e18a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	695b      	ldr	r3, [r3, #20]
 800e190:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	699b      	ldr	r3, [r3, #24]
 800e196:	68fa      	ldr	r2, [r7, #12]
 800e198:	4013      	ands	r3, r2
 800e19a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800e19c:	68fb      	ldr	r3, [r7, #12]
}
 800e19e:	4618      	mov	r0, r3
 800e1a0:	3714      	adds	r7, #20
 800e1a2:	46bd      	mov	sp, r7
 800e1a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1a8:	4770      	bx	lr

0800e1aa <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800e1aa:	b480      	push	{r7}
 800e1ac:	b085      	sub	sp, #20
 800e1ae:	af00      	add	r7, sp, #0
 800e1b0:	6078      	str	r0, [r7, #4]
 800e1b2:	460b      	mov	r3, r1
 800e1b4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e1b6:	687b      	ldr	r3, [r7, #4]
 800e1b8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 800e1ba:	78fb      	ldrb	r3, [r7, #3]
 800e1bc:	015a      	lsls	r2, r3, #5
 800e1be:	68fb      	ldr	r3, [r7, #12]
 800e1c0:	4413      	add	r3, r2
 800e1c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e1c6:	689b      	ldr	r3, [r3, #8]
 800e1c8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 800e1ca:	78fb      	ldrb	r3, [r7, #3]
 800e1cc:	015a      	lsls	r2, r3, #5
 800e1ce:	68fb      	ldr	r3, [r7, #12]
 800e1d0:	4413      	add	r3, r2
 800e1d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e1d6:	68db      	ldr	r3, [r3, #12]
 800e1d8:	68ba      	ldr	r2, [r7, #8]
 800e1da:	4013      	ands	r3, r2
 800e1dc:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800e1de:	68bb      	ldr	r3, [r7, #8]
}
 800e1e0:	4618      	mov	r0, r3
 800e1e2:	3714      	adds	r7, #20
 800e1e4:	46bd      	mov	sp, r7
 800e1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1ea:	4770      	bx	lr

0800e1ec <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800e1ec:	b480      	push	{r7}
 800e1ee:	b083      	sub	sp, #12
 800e1f0:	af00      	add	r7, sp, #0
 800e1f2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	695b      	ldr	r3, [r3, #20]
 800e1f8:	f003 0301 	and.w	r3, r3, #1
}
 800e1fc:	4618      	mov	r0, r3
 800e1fe:	370c      	adds	r7, #12
 800e200:	46bd      	mov	sp, r7
 800e202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e206:	4770      	bx	lr

0800e208 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800e208:	b480      	push	{r7}
 800e20a:	b085      	sub	sp, #20
 800e20c:	af00      	add	r7, sp, #0
 800e20e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e210:	2300      	movs	r3, #0
 800e212:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800e214:	68fb      	ldr	r3, [r7, #12]
 800e216:	3301      	adds	r3, #1
 800e218:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e21a:	68fb      	ldr	r3, [r7, #12]
 800e21c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e220:	d901      	bls.n	800e226 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800e222:	2303      	movs	r3, #3
 800e224:	e022      	b.n	800e26c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e226:	687b      	ldr	r3, [r7, #4]
 800e228:	691b      	ldr	r3, [r3, #16]
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	daf2      	bge.n	800e214 <USB_CoreReset+0xc>

  count = 10U;
 800e22e:	230a      	movs	r3, #10
 800e230:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800e232:	e002      	b.n	800e23a <USB_CoreReset+0x32>
  {
    count--;
 800e234:	68fb      	ldr	r3, [r7, #12]
 800e236:	3b01      	subs	r3, #1
 800e238:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800e23a:	68fb      	ldr	r3, [r7, #12]
 800e23c:	2b00      	cmp	r3, #0
 800e23e:	d1f9      	bne.n	800e234 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	691b      	ldr	r3, [r3, #16]
 800e244:	f043 0201 	orr.w	r2, r3, #1
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800e24c:	68fb      	ldr	r3, [r7, #12]
 800e24e:	3301      	adds	r3, #1
 800e250:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e252:	68fb      	ldr	r3, [r7, #12]
 800e254:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e258:	d901      	bls.n	800e25e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800e25a:	2303      	movs	r3, #3
 800e25c:	e006      	b.n	800e26c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	691b      	ldr	r3, [r3, #16]
 800e262:	f003 0301 	and.w	r3, r3, #1
 800e266:	2b01      	cmp	r3, #1
 800e268:	d0f0      	beq.n	800e24c <USB_CoreReset+0x44>

  return HAL_OK;
 800e26a:	2300      	movs	r3, #0
}
 800e26c:	4618      	mov	r0, r3
 800e26e:	3714      	adds	r7, #20
 800e270:	46bd      	mov	sp, r7
 800e272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e276:	4770      	bx	lr

0800e278 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800e278:	b084      	sub	sp, #16
 800e27a:	b580      	push	{r7, lr}
 800e27c:	b086      	sub	sp, #24
 800e27e:	af00      	add	r7, sp, #0
 800e280:	6078      	str	r0, [r7, #4]
 800e282:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800e286:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800e28a:	2300      	movs	r3, #0
 800e28c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800e292:	68fb      	ldr	r3, [r7, #12]
 800e294:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800e298:	461a      	mov	r2, r3
 800e29a:	2300      	movs	r3, #0
 800e29c:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2a2:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	68db      	ldr	r3, [r3, #12]
 800e2ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e2b2:	2b00      	cmp	r3, #0
 800e2b4:	d119      	bne.n	800e2ea <USB_HostInit+0x72>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800e2b6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e2ba:	2b01      	cmp	r3, #1
 800e2bc:	d10a      	bne.n	800e2d4 <USB_HostInit+0x5c>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800e2be:	68fb      	ldr	r3, [r7, #12]
 800e2c0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e2c4:	681b      	ldr	r3, [r3, #0]
 800e2c6:	68fa      	ldr	r2, [r7, #12]
 800e2c8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800e2cc:	f043 0304 	orr.w	r3, r3, #4
 800e2d0:	6013      	str	r3, [r2, #0]
 800e2d2:	e014      	b.n	800e2fe <USB_HostInit+0x86>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800e2d4:	68fb      	ldr	r3, [r7, #12]
 800e2d6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e2da:	681b      	ldr	r3, [r3, #0]
 800e2dc:	68fa      	ldr	r2, [r7, #12]
 800e2de:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800e2e2:	f023 0304 	bic.w	r3, r3, #4
 800e2e6:	6013      	str	r3, [r2, #0]
 800e2e8:	e009      	b.n	800e2fe <USB_HostInit+0x86>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800e2ea:	68fb      	ldr	r3, [r7, #12]
 800e2ec:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e2f0:	681b      	ldr	r3, [r3, #0]
 800e2f2:	68fa      	ldr	r2, [r7, #12]
 800e2f4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800e2f8:	f023 0304 	bic.w	r3, r3, #4
 800e2fc:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800e2fe:	2110      	movs	r1, #16
 800e300:	6878      	ldr	r0, [r7, #4]
 800e302:	f7ff fe49 	bl	800df98 <USB_FlushTxFifo>
 800e306:	4603      	mov	r3, r0
 800e308:	2b00      	cmp	r3, #0
 800e30a:	d001      	beq.n	800e310 <USB_HostInit+0x98>
  {
    ret = HAL_ERROR;
 800e30c:	2301      	movs	r3, #1
 800e30e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800e310:	6878      	ldr	r0, [r7, #4]
 800e312:	f7ff fe73 	bl	800dffc <USB_FlushRxFifo>
 800e316:	4603      	mov	r3, r0
 800e318:	2b00      	cmp	r3, #0
 800e31a:	d001      	beq.n	800e320 <USB_HostInit+0xa8>
  {
    ret = HAL_ERROR;
 800e31c:	2301      	movs	r3, #1
 800e31e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800e320:	2300      	movs	r3, #0
 800e322:	613b      	str	r3, [r7, #16]
 800e324:	e015      	b.n	800e352 <USB_HostInit+0xda>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800e326:	693b      	ldr	r3, [r7, #16]
 800e328:	015a      	lsls	r2, r3, #5
 800e32a:	68fb      	ldr	r3, [r7, #12]
 800e32c:	4413      	add	r3, r2
 800e32e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e332:	461a      	mov	r2, r3
 800e334:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e338:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800e33a:	693b      	ldr	r3, [r7, #16]
 800e33c:	015a      	lsls	r2, r3, #5
 800e33e:	68fb      	ldr	r3, [r7, #12]
 800e340:	4413      	add	r3, r2
 800e342:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e346:	461a      	mov	r2, r3
 800e348:	2300      	movs	r3, #0
 800e34a:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800e34c:	693b      	ldr	r3, [r7, #16]
 800e34e:	3301      	adds	r3, #1
 800e350:	613b      	str	r3, [r7, #16]
 800e352:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800e356:	461a      	mov	r2, r3
 800e358:	693b      	ldr	r3, [r7, #16]
 800e35a:	4293      	cmp	r3, r2
 800e35c:	d3e3      	bcc.n	800e326 <USB_HostInit+0xae>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	2200      	movs	r2, #0
 800e362:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e36a:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	4a18      	ldr	r2, [pc, #96]	@ (800e3d0 <USB_HostInit+0x158>)
 800e370:	4293      	cmp	r3, r2
 800e372:	d10b      	bne.n	800e38c <USB_HostInit+0x114>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e37a:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	4a15      	ldr	r2, [pc, #84]	@ (800e3d4 <USB_HostInit+0x15c>)
 800e380:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	4a14      	ldr	r2, [pc, #80]	@ (800e3d8 <USB_HostInit+0x160>)
 800e386:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800e38a:	e009      	b.n	800e3a0 <USB_HostInit+0x128>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	2280      	movs	r2, #128	@ 0x80
 800e390:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	4a11      	ldr	r2, [pc, #68]	@ (800e3dc <USB_HostInit+0x164>)
 800e396:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	4a11      	ldr	r2, [pc, #68]	@ (800e3e0 <USB_HostInit+0x168>)
 800e39c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800e3a0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e3a4:	2b00      	cmp	r3, #0
 800e3a6:	d105      	bne.n	800e3b4 <USB_HostInit+0x13c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	699b      	ldr	r3, [r3, #24]
 800e3ac:	f043 0210 	orr.w	r2, r3, #16
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	699a      	ldr	r2, [r3, #24]
 800e3b8:	4b0a      	ldr	r3, [pc, #40]	@ (800e3e4 <USB_HostInit+0x16c>)
 800e3ba:	4313      	orrs	r3, r2
 800e3bc:	687a      	ldr	r2, [r7, #4]
 800e3be:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800e3c0:	7dfb      	ldrb	r3, [r7, #23]
}
 800e3c2:	4618      	mov	r0, r3
 800e3c4:	3718      	adds	r7, #24
 800e3c6:	46bd      	mov	sp, r7
 800e3c8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e3cc:	b004      	add	sp, #16
 800e3ce:	4770      	bx	lr
 800e3d0:	40040000 	.word	0x40040000
 800e3d4:	01000200 	.word	0x01000200
 800e3d8:	00e00300 	.word	0x00e00300
 800e3dc:	00600080 	.word	0x00600080
 800e3e0:	004000e0 	.word	0x004000e0
 800e3e4:	a3200008 	.word	0xa3200008

0800e3e8 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800e3e8:	b480      	push	{r7}
 800e3ea:	b085      	sub	sp, #20
 800e3ec:	af00      	add	r7, sp, #0
 800e3ee:	6078      	str	r0, [r7, #4]
 800e3f0:	460b      	mov	r3, r1
 800e3f2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800e3f8:	68fb      	ldr	r3, [r7, #12]
 800e3fa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e3fe:	681b      	ldr	r3, [r3, #0]
 800e400:	68fa      	ldr	r2, [r7, #12]
 800e402:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800e406:	f023 0303 	bic.w	r3, r3, #3
 800e40a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800e40c:	68fb      	ldr	r3, [r7, #12]
 800e40e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e412:	681a      	ldr	r2, [r3, #0]
 800e414:	78fb      	ldrb	r3, [r7, #3]
 800e416:	f003 0303 	and.w	r3, r3, #3
 800e41a:	68f9      	ldr	r1, [r7, #12]
 800e41c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800e420:	4313      	orrs	r3, r2
 800e422:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800e424:	78fb      	ldrb	r3, [r7, #3]
 800e426:	2b01      	cmp	r3, #1
 800e428:	d107      	bne.n	800e43a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800e42a:	68fb      	ldr	r3, [r7, #12]
 800e42c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e430:	461a      	mov	r2, r3
 800e432:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800e436:	6053      	str	r3, [r2, #4]
 800e438:	e00c      	b.n	800e454 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800e43a:	78fb      	ldrb	r3, [r7, #3]
 800e43c:	2b02      	cmp	r3, #2
 800e43e:	d107      	bne.n	800e450 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 800e440:	68fb      	ldr	r3, [r7, #12]
 800e442:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e446:	461a      	mov	r2, r3
 800e448:	f241 7370 	movw	r3, #6000	@ 0x1770
 800e44c:	6053      	str	r3, [r2, #4]
 800e44e:	e001      	b.n	800e454 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 800e450:	2301      	movs	r3, #1
 800e452:	e000      	b.n	800e456 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 800e454:	2300      	movs	r3, #0
}
 800e456:	4618      	mov	r0, r3
 800e458:	3714      	adds	r7, #20
 800e45a:	46bd      	mov	sp, r7
 800e45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e460:	4770      	bx	lr

0800e462 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800e462:	b580      	push	{r7, lr}
 800e464:	b084      	sub	sp, #16
 800e466:	af00      	add	r7, sp, #0
 800e468:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800e46e:	2300      	movs	r3, #0
 800e470:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800e472:	68fb      	ldr	r3, [r7, #12]
 800e474:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800e478:	681b      	ldr	r3, [r3, #0]
 800e47a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800e47c:	68bb      	ldr	r3, [r7, #8]
 800e47e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800e482:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800e484:	68bb      	ldr	r3, [r7, #8]
 800e486:	68fa      	ldr	r2, [r7, #12]
 800e488:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800e48c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e490:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800e492:	2064      	movs	r0, #100	@ 0x64
 800e494:	f7f4 fe00 	bl	8003098 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800e498:	68bb      	ldr	r3, [r7, #8]
 800e49a:	68fa      	ldr	r2, [r7, #12]
 800e49c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800e4a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e4a4:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800e4a6:	200a      	movs	r0, #10
 800e4a8:	f7f4 fdf6 	bl	8003098 <HAL_Delay>

  return HAL_OK;
 800e4ac:	2300      	movs	r3, #0
}
 800e4ae:	4618      	mov	r0, r3
 800e4b0:	3710      	adds	r7, #16
 800e4b2:	46bd      	mov	sp, r7
 800e4b4:	bd80      	pop	{r7, pc}

0800e4b6 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800e4b6:	b480      	push	{r7}
 800e4b8:	b085      	sub	sp, #20
 800e4ba:	af00      	add	r7, sp, #0
 800e4bc:	6078      	str	r0, [r7, #4]
 800e4be:	460b      	mov	r3, r1
 800e4c0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800e4c6:	2300      	movs	r3, #0
 800e4c8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800e4ca:	68fb      	ldr	r3, [r7, #12]
 800e4cc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800e4d0:	681b      	ldr	r3, [r3, #0]
 800e4d2:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800e4d4:	68bb      	ldr	r3, [r7, #8]
 800e4d6:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800e4da:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800e4dc:	68bb      	ldr	r3, [r7, #8]
 800e4de:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800e4e2:	2b00      	cmp	r3, #0
 800e4e4:	d109      	bne.n	800e4fa <USB_DriveVbus+0x44>
 800e4e6:	78fb      	ldrb	r3, [r7, #3]
 800e4e8:	2b01      	cmp	r3, #1
 800e4ea:	d106      	bne.n	800e4fa <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800e4ec:	68bb      	ldr	r3, [r7, #8]
 800e4ee:	68fa      	ldr	r2, [r7, #12]
 800e4f0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800e4f4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800e4f8:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800e4fa:	68bb      	ldr	r3, [r7, #8]
 800e4fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800e500:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e504:	d109      	bne.n	800e51a <USB_DriveVbus+0x64>
 800e506:	78fb      	ldrb	r3, [r7, #3]
 800e508:	2b00      	cmp	r3, #0
 800e50a:	d106      	bne.n	800e51a <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800e50c:	68bb      	ldr	r3, [r7, #8]
 800e50e:	68fa      	ldr	r2, [r7, #12]
 800e510:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800e514:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e518:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800e51a:	2300      	movs	r3, #0
}
 800e51c:	4618      	mov	r0, r3
 800e51e:	3714      	adds	r7, #20
 800e520:	46bd      	mov	sp, r7
 800e522:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e526:	4770      	bx	lr

0800e528 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 800e528:	b480      	push	{r7}
 800e52a:	b085      	sub	sp, #20
 800e52c:	af00      	add	r7, sp, #0
 800e52e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800e534:	2300      	movs	r3, #0
 800e536:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800e538:	68fb      	ldr	r3, [r7, #12]
 800e53a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800e53e:	681b      	ldr	r3, [r3, #0]
 800e540:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800e542:	68bb      	ldr	r3, [r7, #8]
 800e544:	0c5b      	lsrs	r3, r3, #17
 800e546:	f003 0303 	and.w	r3, r3, #3
}
 800e54a:	4618      	mov	r0, r3
 800e54c:	3714      	adds	r7, #20
 800e54e:	46bd      	mov	sp, r7
 800e550:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e554:	4770      	bx	lr

0800e556 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800e556:	b480      	push	{r7}
 800e558:	b085      	sub	sp, #20
 800e55a:	af00      	add	r7, sp, #0
 800e55c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e55e:	687b      	ldr	r3, [r7, #4]
 800e560:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800e562:	68fb      	ldr	r3, [r7, #12]
 800e564:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e568:	689b      	ldr	r3, [r3, #8]
 800e56a:	b29b      	uxth	r3, r3
}
 800e56c:	4618      	mov	r0, r3
 800e56e:	3714      	adds	r7, #20
 800e570:	46bd      	mov	sp, r7
 800e572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e576:	4770      	bx	lr

0800e578 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800e578:	b580      	push	{r7, lr}
 800e57a:	b088      	sub	sp, #32
 800e57c:	af00      	add	r7, sp, #0
 800e57e:	6078      	str	r0, [r7, #4]
 800e580:	4608      	mov	r0, r1
 800e582:	4611      	mov	r1, r2
 800e584:	461a      	mov	r2, r3
 800e586:	4603      	mov	r3, r0
 800e588:	70fb      	strb	r3, [r7, #3]
 800e58a:	460b      	mov	r3, r1
 800e58c:	70bb      	strb	r3, [r7, #2]
 800e58e:	4613      	mov	r3, r2
 800e590:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800e592:	2300      	movs	r3, #0
 800e594:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800e59a:	78fb      	ldrb	r3, [r7, #3]
 800e59c:	015a      	lsls	r2, r3, #5
 800e59e:	693b      	ldr	r3, [r7, #16]
 800e5a0:	4413      	add	r3, r2
 800e5a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e5a6:	461a      	mov	r2, r3
 800e5a8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e5ac:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800e5ae:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800e5b2:	2b03      	cmp	r3, #3
 800e5b4:	d87c      	bhi.n	800e6b0 <USB_HC_Init+0x138>
 800e5b6:	a201      	add	r2, pc, #4	@ (adr r2, 800e5bc <USB_HC_Init+0x44>)
 800e5b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5bc:	0800e5cd 	.word	0x0800e5cd
 800e5c0:	0800e673 	.word	0x0800e673
 800e5c4:	0800e5cd 	.word	0x0800e5cd
 800e5c8:	0800e635 	.word	0x0800e635
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800e5cc:	78fb      	ldrb	r3, [r7, #3]
 800e5ce:	015a      	lsls	r2, r3, #5
 800e5d0:	693b      	ldr	r3, [r7, #16]
 800e5d2:	4413      	add	r3, r2
 800e5d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e5d8:	461a      	mov	r2, r3
 800e5da:	f240 439d 	movw	r3, #1181	@ 0x49d
 800e5de:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800e5e0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800e5e4:	2b00      	cmp	r3, #0
 800e5e6:	da10      	bge.n	800e60a <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800e5e8:	78fb      	ldrb	r3, [r7, #3]
 800e5ea:	015a      	lsls	r2, r3, #5
 800e5ec:	693b      	ldr	r3, [r7, #16]
 800e5ee:	4413      	add	r3, r2
 800e5f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e5f4:	68db      	ldr	r3, [r3, #12]
 800e5f6:	78fa      	ldrb	r2, [r7, #3]
 800e5f8:	0151      	lsls	r1, r2, #5
 800e5fa:	693a      	ldr	r2, [r7, #16]
 800e5fc:	440a      	add	r2, r1
 800e5fe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e602:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e606:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 800e608:	e055      	b.n	800e6b6 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	4a6f      	ldr	r2, [pc, #444]	@ (800e7cc <USB_HC_Init+0x254>)
 800e60e:	4293      	cmp	r3, r2
 800e610:	d151      	bne.n	800e6b6 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800e612:	78fb      	ldrb	r3, [r7, #3]
 800e614:	015a      	lsls	r2, r3, #5
 800e616:	693b      	ldr	r3, [r7, #16]
 800e618:	4413      	add	r3, r2
 800e61a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e61e:	68db      	ldr	r3, [r3, #12]
 800e620:	78fa      	ldrb	r2, [r7, #3]
 800e622:	0151      	lsls	r1, r2, #5
 800e624:	693a      	ldr	r2, [r7, #16]
 800e626:	440a      	add	r2, r1
 800e628:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e62c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800e630:	60d3      	str	r3, [r2, #12]
      break;
 800e632:	e040      	b.n	800e6b6 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800e634:	78fb      	ldrb	r3, [r7, #3]
 800e636:	015a      	lsls	r2, r3, #5
 800e638:	693b      	ldr	r3, [r7, #16]
 800e63a:	4413      	add	r3, r2
 800e63c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e640:	461a      	mov	r2, r3
 800e642:	f240 639d 	movw	r3, #1693	@ 0x69d
 800e646:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800e648:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	da34      	bge.n	800e6ba <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800e650:	78fb      	ldrb	r3, [r7, #3]
 800e652:	015a      	lsls	r2, r3, #5
 800e654:	693b      	ldr	r3, [r7, #16]
 800e656:	4413      	add	r3, r2
 800e658:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e65c:	68db      	ldr	r3, [r3, #12]
 800e65e:	78fa      	ldrb	r2, [r7, #3]
 800e660:	0151      	lsls	r1, r2, #5
 800e662:	693a      	ldr	r2, [r7, #16]
 800e664:	440a      	add	r2, r1
 800e666:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e66a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e66e:	60d3      	str	r3, [r2, #12]
      }

      break;
 800e670:	e023      	b.n	800e6ba <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800e672:	78fb      	ldrb	r3, [r7, #3]
 800e674:	015a      	lsls	r2, r3, #5
 800e676:	693b      	ldr	r3, [r7, #16]
 800e678:	4413      	add	r3, r2
 800e67a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e67e:	461a      	mov	r2, r3
 800e680:	f240 2325 	movw	r3, #549	@ 0x225
 800e684:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800e686:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800e68a:	2b00      	cmp	r3, #0
 800e68c:	da17      	bge.n	800e6be <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800e68e:	78fb      	ldrb	r3, [r7, #3]
 800e690:	015a      	lsls	r2, r3, #5
 800e692:	693b      	ldr	r3, [r7, #16]
 800e694:	4413      	add	r3, r2
 800e696:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e69a:	68db      	ldr	r3, [r3, #12]
 800e69c:	78fa      	ldrb	r2, [r7, #3]
 800e69e:	0151      	lsls	r1, r2, #5
 800e6a0:	693a      	ldr	r2, [r7, #16]
 800e6a2:	440a      	add	r2, r1
 800e6a4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e6a8:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 800e6ac:	60d3      	str	r3, [r2, #12]
      }
      break;
 800e6ae:	e006      	b.n	800e6be <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 800e6b0:	2301      	movs	r3, #1
 800e6b2:	77fb      	strb	r3, [r7, #31]
      break;
 800e6b4:	e004      	b.n	800e6c0 <USB_HC_Init+0x148>
      break;
 800e6b6:	bf00      	nop
 800e6b8:	e002      	b.n	800e6c0 <USB_HC_Init+0x148>
      break;
 800e6ba:	bf00      	nop
 800e6bc:	e000      	b.n	800e6c0 <USB_HC_Init+0x148>
      break;
 800e6be:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800e6c0:	78fb      	ldrb	r3, [r7, #3]
 800e6c2:	015a      	lsls	r2, r3, #5
 800e6c4:	693b      	ldr	r3, [r7, #16]
 800e6c6:	4413      	add	r3, r2
 800e6c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e6cc:	461a      	mov	r2, r3
 800e6ce:	2300      	movs	r3, #0
 800e6d0:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800e6d2:	78fb      	ldrb	r3, [r7, #3]
 800e6d4:	015a      	lsls	r2, r3, #5
 800e6d6:	693b      	ldr	r3, [r7, #16]
 800e6d8:	4413      	add	r3, r2
 800e6da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e6de:	68db      	ldr	r3, [r3, #12]
 800e6e0:	78fa      	ldrb	r2, [r7, #3]
 800e6e2:	0151      	lsls	r1, r2, #5
 800e6e4:	693a      	ldr	r2, [r7, #16]
 800e6e6:	440a      	add	r2, r1
 800e6e8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e6ec:	f043 0302 	orr.w	r3, r3, #2
 800e6f0:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800e6f2:	693b      	ldr	r3, [r7, #16]
 800e6f4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e6f8:	699a      	ldr	r2, [r3, #24]
 800e6fa:	78fb      	ldrb	r3, [r7, #3]
 800e6fc:	f003 030f 	and.w	r3, r3, #15
 800e700:	2101      	movs	r1, #1
 800e702:	fa01 f303 	lsl.w	r3, r1, r3
 800e706:	6939      	ldr	r1, [r7, #16]
 800e708:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800e70c:	4313      	orrs	r3, r2
 800e70e:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	699b      	ldr	r3, [r3, #24]
 800e714:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800e71c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800e720:	2b00      	cmp	r3, #0
 800e722:	da03      	bge.n	800e72c <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800e724:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e728:	61bb      	str	r3, [r7, #24]
 800e72a:	e001      	b.n	800e730 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 800e72c:	2300      	movs	r3, #0
 800e72e:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800e730:	6878      	ldr	r0, [r7, #4]
 800e732:	f7ff fef9 	bl	800e528 <USB_GetHostSpeed>
 800e736:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800e738:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800e73c:	2b02      	cmp	r3, #2
 800e73e:	d106      	bne.n	800e74e <USB_HC_Init+0x1d6>
 800e740:	68fb      	ldr	r3, [r7, #12]
 800e742:	2b02      	cmp	r3, #2
 800e744:	d003      	beq.n	800e74e <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800e746:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800e74a:	617b      	str	r3, [r7, #20]
 800e74c:	e001      	b.n	800e752 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800e74e:	2300      	movs	r3, #0
 800e750:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800e752:	787b      	ldrb	r3, [r7, #1]
 800e754:	059b      	lsls	r3, r3, #22
 800e756:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800e75a:	78bb      	ldrb	r3, [r7, #2]
 800e75c:	02db      	lsls	r3, r3, #11
 800e75e:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800e762:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800e764:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800e768:	049b      	lsls	r3, r3, #18
 800e76a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800e76e:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 800e770:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800e772:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800e776:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800e778:	69bb      	ldr	r3, [r7, #24]
 800e77a:	431a      	orrs	r2, r3
 800e77c:	697b      	ldr	r3, [r7, #20]
 800e77e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800e780:	78fa      	ldrb	r2, [r7, #3]
 800e782:	0151      	lsls	r1, r2, #5
 800e784:	693a      	ldr	r2, [r7, #16]
 800e786:	440a      	add	r2, r1
 800e788:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800e78c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800e790:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800e792:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800e796:	2b03      	cmp	r3, #3
 800e798:	d003      	beq.n	800e7a2 <USB_HC_Init+0x22a>
 800e79a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800e79e:	2b01      	cmp	r3, #1
 800e7a0:	d10f      	bne.n	800e7c2 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800e7a2:	78fb      	ldrb	r3, [r7, #3]
 800e7a4:	015a      	lsls	r2, r3, #5
 800e7a6:	693b      	ldr	r3, [r7, #16]
 800e7a8:	4413      	add	r3, r2
 800e7aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e7ae:	681b      	ldr	r3, [r3, #0]
 800e7b0:	78fa      	ldrb	r2, [r7, #3]
 800e7b2:	0151      	lsls	r1, r2, #5
 800e7b4:	693a      	ldr	r2, [r7, #16]
 800e7b6:	440a      	add	r2, r1
 800e7b8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e7bc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800e7c0:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800e7c2:	7ffb      	ldrb	r3, [r7, #31]
}
 800e7c4:	4618      	mov	r0, r3
 800e7c6:	3720      	adds	r7, #32
 800e7c8:	46bd      	mov	sp, r7
 800e7ca:	bd80      	pop	{r7, pc}
 800e7cc:	40040000 	.word	0x40040000

0800e7d0 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800e7d0:	b580      	push	{r7, lr}
 800e7d2:	b08c      	sub	sp, #48	@ 0x30
 800e7d4:	af02      	add	r7, sp, #8
 800e7d6:	60f8      	str	r0, [r7, #12]
 800e7d8:	60b9      	str	r1, [r7, #8]
 800e7da:	4613      	mov	r3, r2
 800e7dc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e7de:	68fb      	ldr	r3, [r7, #12]
 800e7e0:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800e7e2:	68bb      	ldr	r3, [r7, #8]
 800e7e4:	785b      	ldrb	r3, [r3, #1]
 800e7e6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 800e7e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e7ec:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800e7ee:	68fb      	ldr	r3, [r7, #12]
 800e7f0:	4a5d      	ldr	r2, [pc, #372]	@ (800e968 <USB_HC_StartXfer+0x198>)
 800e7f2:	4293      	cmp	r3, r2
 800e7f4:	d12f      	bne.n	800e856 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 800e7f6:	79fb      	ldrb	r3, [r7, #7]
 800e7f8:	2b01      	cmp	r3, #1
 800e7fa:	d11c      	bne.n	800e836 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 800e7fc:	68bb      	ldr	r3, [r7, #8]
 800e7fe:	7c9b      	ldrb	r3, [r3, #18]
 800e800:	2b00      	cmp	r3, #0
 800e802:	d003      	beq.n	800e80c <USB_HC_StartXfer+0x3c>
 800e804:	68bb      	ldr	r3, [r7, #8]
 800e806:	7c9b      	ldrb	r3, [r3, #18]
 800e808:	2b02      	cmp	r3, #2
 800e80a:	d124      	bne.n	800e856 <USB_HC_StartXfer+0x86>
 800e80c:	68bb      	ldr	r3, [r7, #8]
 800e80e:	799b      	ldrb	r3, [r3, #6]
 800e810:	2b00      	cmp	r3, #0
 800e812:	d120      	bne.n	800e856 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800e814:	69fb      	ldr	r3, [r7, #28]
 800e816:	015a      	lsls	r2, r3, #5
 800e818:	6a3b      	ldr	r3, [r7, #32]
 800e81a:	4413      	add	r3, r2
 800e81c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e820:	68db      	ldr	r3, [r3, #12]
 800e822:	69fa      	ldr	r2, [r7, #28]
 800e824:	0151      	lsls	r1, r2, #5
 800e826:	6a3a      	ldr	r2, [r7, #32]
 800e828:	440a      	add	r2, r1
 800e82a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e82e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e832:	60d3      	str	r3, [r2, #12]
 800e834:	e00f      	b.n	800e856 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 800e836:	68bb      	ldr	r3, [r7, #8]
 800e838:	791b      	ldrb	r3, [r3, #4]
 800e83a:	2b00      	cmp	r3, #0
 800e83c:	d10b      	bne.n	800e856 <USB_HC_StartXfer+0x86>
 800e83e:	68bb      	ldr	r3, [r7, #8]
 800e840:	795b      	ldrb	r3, [r3, #5]
 800e842:	2b01      	cmp	r3, #1
 800e844:	d107      	bne.n	800e856 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 800e846:	68bb      	ldr	r3, [r7, #8]
 800e848:	785b      	ldrb	r3, [r3, #1]
 800e84a:	4619      	mov	r1, r3
 800e84c:	68f8      	ldr	r0, [r7, #12]
 800e84e:	f000 fb6b 	bl	800ef28 <USB_DoPing>
        return HAL_OK;
 800e852:	2300      	movs	r3, #0
 800e854:	e232      	b.n	800ecbc <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 800e856:	68bb      	ldr	r3, [r7, #8]
 800e858:	799b      	ldrb	r3, [r3, #6]
 800e85a:	2b01      	cmp	r3, #1
 800e85c:	d158      	bne.n	800e910 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 800e85e:	2301      	movs	r3, #1
 800e860:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 800e862:	68bb      	ldr	r3, [r7, #8]
 800e864:	78db      	ldrb	r3, [r3, #3]
 800e866:	2b00      	cmp	r3, #0
 800e868:	d007      	beq.n	800e87a <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800e86a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e86c:	68ba      	ldr	r2, [r7, #8]
 800e86e:	8a92      	ldrh	r2, [r2, #20]
 800e870:	fb03 f202 	mul.w	r2, r3, r2
 800e874:	68bb      	ldr	r3, [r7, #8]
 800e876:	61da      	str	r2, [r3, #28]
 800e878:	e07c      	b.n	800e974 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 800e87a:	68bb      	ldr	r3, [r7, #8]
 800e87c:	7c9b      	ldrb	r3, [r3, #18]
 800e87e:	2b01      	cmp	r3, #1
 800e880:	d130      	bne.n	800e8e4 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 800e882:	68bb      	ldr	r3, [r7, #8]
 800e884:	6a1b      	ldr	r3, [r3, #32]
 800e886:	2bbc      	cmp	r3, #188	@ 0xbc
 800e888:	d918      	bls.n	800e8bc <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 800e88a:	68bb      	ldr	r3, [r7, #8]
 800e88c:	8a9b      	ldrh	r3, [r3, #20]
 800e88e:	461a      	mov	r2, r3
 800e890:	68bb      	ldr	r3, [r7, #8]
 800e892:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 800e894:	68bb      	ldr	r3, [r7, #8]
 800e896:	69da      	ldr	r2, [r3, #28]
 800e898:	68bb      	ldr	r3, [r7, #8]
 800e89a:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 800e89c:	68bb      	ldr	r3, [r7, #8]
 800e89e:	68db      	ldr	r3, [r3, #12]
 800e8a0:	2b01      	cmp	r3, #1
 800e8a2:	d003      	beq.n	800e8ac <USB_HC_StartXfer+0xdc>
 800e8a4:	68bb      	ldr	r3, [r7, #8]
 800e8a6:	68db      	ldr	r3, [r3, #12]
 800e8a8:	2b02      	cmp	r3, #2
 800e8aa:	d103      	bne.n	800e8b4 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 800e8ac:	68bb      	ldr	r3, [r7, #8]
 800e8ae:	2202      	movs	r2, #2
 800e8b0:	60da      	str	r2, [r3, #12]
 800e8b2:	e05f      	b.n	800e974 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 800e8b4:	68bb      	ldr	r3, [r7, #8]
 800e8b6:	2201      	movs	r2, #1
 800e8b8:	60da      	str	r2, [r3, #12]
 800e8ba:	e05b      	b.n	800e974 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800e8bc:	68bb      	ldr	r3, [r7, #8]
 800e8be:	6a1a      	ldr	r2, [r3, #32]
 800e8c0:	68bb      	ldr	r3, [r7, #8]
 800e8c2:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 800e8c4:	68bb      	ldr	r3, [r7, #8]
 800e8c6:	68db      	ldr	r3, [r3, #12]
 800e8c8:	2b01      	cmp	r3, #1
 800e8ca:	d007      	beq.n	800e8dc <USB_HC_StartXfer+0x10c>
 800e8cc:	68bb      	ldr	r3, [r7, #8]
 800e8ce:	68db      	ldr	r3, [r3, #12]
 800e8d0:	2b02      	cmp	r3, #2
 800e8d2:	d003      	beq.n	800e8dc <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 800e8d4:	68bb      	ldr	r3, [r7, #8]
 800e8d6:	2204      	movs	r2, #4
 800e8d8:	60da      	str	r2, [r3, #12]
 800e8da:	e04b      	b.n	800e974 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 800e8dc:	68bb      	ldr	r3, [r7, #8]
 800e8de:	2203      	movs	r2, #3
 800e8e0:	60da      	str	r2, [r3, #12]
 800e8e2:	e047      	b.n	800e974 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 800e8e4:	79fb      	ldrb	r3, [r7, #7]
 800e8e6:	2b01      	cmp	r3, #1
 800e8e8:	d10d      	bne.n	800e906 <USB_HC_StartXfer+0x136>
 800e8ea:	68bb      	ldr	r3, [r7, #8]
 800e8ec:	6a1b      	ldr	r3, [r3, #32]
 800e8ee:	68ba      	ldr	r2, [r7, #8]
 800e8f0:	8a92      	ldrh	r2, [r2, #20]
 800e8f2:	4293      	cmp	r3, r2
 800e8f4:	d907      	bls.n	800e906 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800e8f6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e8f8:	68ba      	ldr	r2, [r7, #8]
 800e8fa:	8a92      	ldrh	r2, [r2, #20]
 800e8fc:	fb03 f202 	mul.w	r2, r3, r2
 800e900:	68bb      	ldr	r3, [r7, #8]
 800e902:	61da      	str	r2, [r3, #28]
 800e904:	e036      	b.n	800e974 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800e906:	68bb      	ldr	r3, [r7, #8]
 800e908:	6a1a      	ldr	r2, [r3, #32]
 800e90a:	68bb      	ldr	r3, [r7, #8]
 800e90c:	61da      	str	r2, [r3, #28]
 800e90e:	e031      	b.n	800e974 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 800e910:	68bb      	ldr	r3, [r7, #8]
 800e912:	6a1b      	ldr	r3, [r3, #32]
 800e914:	2b00      	cmp	r3, #0
 800e916:	d018      	beq.n	800e94a <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800e918:	68bb      	ldr	r3, [r7, #8]
 800e91a:	6a1b      	ldr	r3, [r3, #32]
 800e91c:	68ba      	ldr	r2, [r7, #8]
 800e91e:	8a92      	ldrh	r2, [r2, #20]
 800e920:	4413      	add	r3, r2
 800e922:	3b01      	subs	r3, #1
 800e924:	68ba      	ldr	r2, [r7, #8]
 800e926:	8a92      	ldrh	r2, [r2, #20]
 800e928:	fbb3 f3f2 	udiv	r3, r3, r2
 800e92c:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 800e92e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800e930:	8b7b      	ldrh	r3, [r7, #26]
 800e932:	429a      	cmp	r2, r3
 800e934:	d90b      	bls.n	800e94e <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 800e936:	8b7b      	ldrh	r3, [r7, #26]
 800e938:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800e93a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e93c:	68ba      	ldr	r2, [r7, #8]
 800e93e:	8a92      	ldrh	r2, [r2, #20]
 800e940:	fb03 f202 	mul.w	r2, r3, r2
 800e944:	68bb      	ldr	r3, [r7, #8]
 800e946:	61da      	str	r2, [r3, #28]
 800e948:	e001      	b.n	800e94e <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 800e94a:	2301      	movs	r3, #1
 800e94c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800e94e:	68bb      	ldr	r3, [r7, #8]
 800e950:	78db      	ldrb	r3, [r3, #3]
 800e952:	2b00      	cmp	r3, #0
 800e954:	d00a      	beq.n	800e96c <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800e956:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e958:	68ba      	ldr	r2, [r7, #8]
 800e95a:	8a92      	ldrh	r2, [r2, #20]
 800e95c:	fb03 f202 	mul.w	r2, r3, r2
 800e960:	68bb      	ldr	r3, [r7, #8]
 800e962:	61da      	str	r2, [r3, #28]
 800e964:	e006      	b.n	800e974 <USB_HC_StartXfer+0x1a4>
 800e966:	bf00      	nop
 800e968:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 800e96c:	68bb      	ldr	r3, [r7, #8]
 800e96e:	6a1a      	ldr	r2, [r3, #32]
 800e970:	68bb      	ldr	r3, [r7, #8]
 800e972:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800e974:	68bb      	ldr	r3, [r7, #8]
 800e976:	69db      	ldr	r3, [r3, #28]
 800e978:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800e97c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e97e:	04d9      	lsls	r1, r3, #19
 800e980:	4ba3      	ldr	r3, [pc, #652]	@ (800ec10 <USB_HC_StartXfer+0x440>)
 800e982:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800e984:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800e986:	68bb      	ldr	r3, [r7, #8]
 800e988:	7d9b      	ldrb	r3, [r3, #22]
 800e98a:	075b      	lsls	r3, r3, #29
 800e98c:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800e990:	69f9      	ldr	r1, [r7, #28]
 800e992:	0148      	lsls	r0, r1, #5
 800e994:	6a39      	ldr	r1, [r7, #32]
 800e996:	4401      	add	r1, r0
 800e998:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800e99c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800e99e:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800e9a0:	79fb      	ldrb	r3, [r7, #7]
 800e9a2:	2b00      	cmp	r3, #0
 800e9a4:	d009      	beq.n	800e9ba <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800e9a6:	68bb      	ldr	r3, [r7, #8]
 800e9a8:	6999      	ldr	r1, [r3, #24]
 800e9aa:	69fb      	ldr	r3, [r7, #28]
 800e9ac:	015a      	lsls	r2, r3, #5
 800e9ae:	6a3b      	ldr	r3, [r7, #32]
 800e9b0:	4413      	add	r3, r2
 800e9b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e9b6:	460a      	mov	r2, r1
 800e9b8:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800e9ba:	6a3b      	ldr	r3, [r7, #32]
 800e9bc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e9c0:	689b      	ldr	r3, [r3, #8]
 800e9c2:	f003 0301 	and.w	r3, r3, #1
 800e9c6:	2b00      	cmp	r3, #0
 800e9c8:	bf0c      	ite	eq
 800e9ca:	2301      	moveq	r3, #1
 800e9cc:	2300      	movne	r3, #0
 800e9ce:	b2db      	uxtb	r3, r3
 800e9d0:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800e9d2:	69fb      	ldr	r3, [r7, #28]
 800e9d4:	015a      	lsls	r2, r3, #5
 800e9d6:	6a3b      	ldr	r3, [r7, #32]
 800e9d8:	4413      	add	r3, r2
 800e9da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e9de:	681b      	ldr	r3, [r3, #0]
 800e9e0:	69fa      	ldr	r2, [r7, #28]
 800e9e2:	0151      	lsls	r1, r2, #5
 800e9e4:	6a3a      	ldr	r2, [r7, #32]
 800e9e6:	440a      	add	r2, r1
 800e9e8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e9ec:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800e9f0:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800e9f2:	69fb      	ldr	r3, [r7, #28]
 800e9f4:	015a      	lsls	r2, r3, #5
 800e9f6:	6a3b      	ldr	r3, [r7, #32]
 800e9f8:	4413      	add	r3, r2
 800e9fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e9fe:	681a      	ldr	r2, [r3, #0]
 800ea00:	7e7b      	ldrb	r3, [r7, #25]
 800ea02:	075b      	lsls	r3, r3, #29
 800ea04:	69f9      	ldr	r1, [r7, #28]
 800ea06:	0148      	lsls	r0, r1, #5
 800ea08:	6a39      	ldr	r1, [r7, #32]
 800ea0a:	4401      	add	r1, r0
 800ea0c:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 800ea10:	4313      	orrs	r3, r2
 800ea12:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 800ea14:	68bb      	ldr	r3, [r7, #8]
 800ea16:	799b      	ldrb	r3, [r3, #6]
 800ea18:	2b01      	cmp	r3, #1
 800ea1a:	f040 80c3 	bne.w	800eba4 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800ea1e:	68bb      	ldr	r3, [r7, #8]
 800ea20:	7c5b      	ldrb	r3, [r3, #17]
 800ea22:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800ea24:	68ba      	ldr	r2, [r7, #8]
 800ea26:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800ea28:	4313      	orrs	r3, r2
 800ea2a:	69fa      	ldr	r2, [r7, #28]
 800ea2c:	0151      	lsls	r1, r2, #5
 800ea2e:	6a3a      	ldr	r2, [r7, #32]
 800ea30:	440a      	add	r2, r1
 800ea32:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800ea36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800ea3a:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 800ea3c:	69fb      	ldr	r3, [r7, #28]
 800ea3e:	015a      	lsls	r2, r3, #5
 800ea40:	6a3b      	ldr	r3, [r7, #32]
 800ea42:	4413      	add	r3, r2
 800ea44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ea48:	68db      	ldr	r3, [r3, #12]
 800ea4a:	69fa      	ldr	r2, [r7, #28]
 800ea4c:	0151      	lsls	r1, r2, #5
 800ea4e:	6a3a      	ldr	r2, [r7, #32]
 800ea50:	440a      	add	r2, r1
 800ea52:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ea56:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800ea5a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 800ea5c:	68bb      	ldr	r3, [r7, #8]
 800ea5e:	79db      	ldrb	r3, [r3, #7]
 800ea60:	2b01      	cmp	r3, #1
 800ea62:	d123      	bne.n	800eaac <USB_HC_StartXfer+0x2dc>
 800ea64:	68bb      	ldr	r3, [r7, #8]
 800ea66:	78db      	ldrb	r3, [r3, #3]
 800ea68:	2b00      	cmp	r3, #0
 800ea6a:	d11f      	bne.n	800eaac <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800ea6c:	69fb      	ldr	r3, [r7, #28]
 800ea6e:	015a      	lsls	r2, r3, #5
 800ea70:	6a3b      	ldr	r3, [r7, #32]
 800ea72:	4413      	add	r3, r2
 800ea74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ea78:	685b      	ldr	r3, [r3, #4]
 800ea7a:	69fa      	ldr	r2, [r7, #28]
 800ea7c:	0151      	lsls	r1, r2, #5
 800ea7e:	6a3a      	ldr	r2, [r7, #32]
 800ea80:	440a      	add	r2, r1
 800ea82:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ea86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ea8a:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800ea8c:	69fb      	ldr	r3, [r7, #28]
 800ea8e:	015a      	lsls	r2, r3, #5
 800ea90:	6a3b      	ldr	r3, [r7, #32]
 800ea92:	4413      	add	r3, r2
 800ea94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ea98:	68db      	ldr	r3, [r3, #12]
 800ea9a:	69fa      	ldr	r2, [r7, #28]
 800ea9c:	0151      	lsls	r1, r2, #5
 800ea9e:	6a3a      	ldr	r2, [r7, #32]
 800eaa0:	440a      	add	r2, r1
 800eaa2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800eaa6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eaaa:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800eaac:	68bb      	ldr	r3, [r7, #8]
 800eaae:	7c9b      	ldrb	r3, [r3, #18]
 800eab0:	2b01      	cmp	r3, #1
 800eab2:	d003      	beq.n	800eabc <USB_HC_StartXfer+0x2ec>
 800eab4:	68bb      	ldr	r3, [r7, #8]
 800eab6:	7c9b      	ldrb	r3, [r3, #18]
 800eab8:	2b03      	cmp	r3, #3
 800eaba:	d117      	bne.n	800eaec <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800eabc:	68bb      	ldr	r3, [r7, #8]
 800eabe:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800eac0:	2b01      	cmp	r3, #1
 800eac2:	d113      	bne.n	800eaec <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800eac4:	68bb      	ldr	r3, [r7, #8]
 800eac6:	78db      	ldrb	r3, [r3, #3]
 800eac8:	2b01      	cmp	r3, #1
 800eaca:	d10f      	bne.n	800eaec <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800eacc:	69fb      	ldr	r3, [r7, #28]
 800eace:	015a      	lsls	r2, r3, #5
 800ead0:	6a3b      	ldr	r3, [r7, #32]
 800ead2:	4413      	add	r3, r2
 800ead4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ead8:	685b      	ldr	r3, [r3, #4]
 800eada:	69fa      	ldr	r2, [r7, #28]
 800eadc:	0151      	lsls	r1, r2, #5
 800eade:	6a3a      	ldr	r2, [r7, #32]
 800eae0:	440a      	add	r2, r1
 800eae2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800eae6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800eaea:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 800eaec:	68bb      	ldr	r3, [r7, #8]
 800eaee:	7c9b      	ldrb	r3, [r3, #18]
 800eaf0:	2b01      	cmp	r3, #1
 800eaf2:	d162      	bne.n	800ebba <USB_HC_StartXfer+0x3ea>
 800eaf4:	68bb      	ldr	r3, [r7, #8]
 800eaf6:	78db      	ldrb	r3, [r3, #3]
 800eaf8:	2b00      	cmp	r3, #0
 800eafa:	d15e      	bne.n	800ebba <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 800eafc:	68bb      	ldr	r3, [r7, #8]
 800eafe:	68db      	ldr	r3, [r3, #12]
 800eb00:	3b01      	subs	r3, #1
 800eb02:	2b03      	cmp	r3, #3
 800eb04:	d858      	bhi.n	800ebb8 <USB_HC_StartXfer+0x3e8>
 800eb06:	a201      	add	r2, pc, #4	@ (adr r2, 800eb0c <USB_HC_StartXfer+0x33c>)
 800eb08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb0c:	0800eb1d 	.word	0x0800eb1d
 800eb10:	0800eb3f 	.word	0x0800eb3f
 800eb14:	0800eb61 	.word	0x0800eb61
 800eb18:	0800eb83 	.word	0x0800eb83
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 800eb1c:	69fb      	ldr	r3, [r7, #28]
 800eb1e:	015a      	lsls	r2, r3, #5
 800eb20:	6a3b      	ldr	r3, [r7, #32]
 800eb22:	4413      	add	r3, r2
 800eb24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800eb28:	685b      	ldr	r3, [r3, #4]
 800eb2a:	69fa      	ldr	r2, [r7, #28]
 800eb2c:	0151      	lsls	r1, r2, #5
 800eb2e:	6a3a      	ldr	r2, [r7, #32]
 800eb30:	440a      	add	r2, r1
 800eb32:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800eb36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800eb3a:	6053      	str	r3, [r2, #4]
          break;
 800eb3c:	e03d      	b.n	800ebba <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800eb3e:	69fb      	ldr	r3, [r7, #28]
 800eb40:	015a      	lsls	r2, r3, #5
 800eb42:	6a3b      	ldr	r3, [r7, #32]
 800eb44:	4413      	add	r3, r2
 800eb46:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800eb4a:	685b      	ldr	r3, [r3, #4]
 800eb4c:	69fa      	ldr	r2, [r7, #28]
 800eb4e:	0151      	lsls	r1, r2, #5
 800eb50:	6a3a      	ldr	r2, [r7, #32]
 800eb52:	440a      	add	r2, r1
 800eb54:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800eb58:	f043 030e 	orr.w	r3, r3, #14
 800eb5c:	6053      	str	r3, [r2, #4]
          break;
 800eb5e:	e02c      	b.n	800ebba <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 800eb60:	69fb      	ldr	r3, [r7, #28]
 800eb62:	015a      	lsls	r2, r3, #5
 800eb64:	6a3b      	ldr	r3, [r7, #32]
 800eb66:	4413      	add	r3, r2
 800eb68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800eb6c:	685b      	ldr	r3, [r3, #4]
 800eb6e:	69fa      	ldr	r2, [r7, #28]
 800eb70:	0151      	lsls	r1, r2, #5
 800eb72:	6a3a      	ldr	r2, [r7, #32]
 800eb74:	440a      	add	r2, r1
 800eb76:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800eb7a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800eb7e:	6053      	str	r3, [r2, #4]
          break;
 800eb80:	e01b      	b.n	800ebba <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800eb82:	69fb      	ldr	r3, [r7, #28]
 800eb84:	015a      	lsls	r2, r3, #5
 800eb86:	6a3b      	ldr	r3, [r7, #32]
 800eb88:	4413      	add	r3, r2
 800eb8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800eb8e:	685b      	ldr	r3, [r3, #4]
 800eb90:	69fa      	ldr	r2, [r7, #28]
 800eb92:	0151      	lsls	r1, r2, #5
 800eb94:	6a3a      	ldr	r2, [r7, #32]
 800eb96:	440a      	add	r2, r1
 800eb98:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800eb9c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800eba0:	6053      	str	r3, [r2, #4]
          break;
 800eba2:	e00a      	b.n	800ebba <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800eba4:	69fb      	ldr	r3, [r7, #28]
 800eba6:	015a      	lsls	r2, r3, #5
 800eba8:	6a3b      	ldr	r3, [r7, #32]
 800ebaa:	4413      	add	r3, r2
 800ebac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ebb0:	461a      	mov	r2, r3
 800ebb2:	2300      	movs	r3, #0
 800ebb4:	6053      	str	r3, [r2, #4]
 800ebb6:	e000      	b.n	800ebba <USB_HC_StartXfer+0x3ea>
          break;
 800ebb8:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800ebba:	69fb      	ldr	r3, [r7, #28]
 800ebbc:	015a      	lsls	r2, r3, #5
 800ebbe:	6a3b      	ldr	r3, [r7, #32]
 800ebc0:	4413      	add	r3, r2
 800ebc2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ebc6:	681b      	ldr	r3, [r3, #0]
 800ebc8:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800ebca:	693b      	ldr	r3, [r7, #16]
 800ebcc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800ebd0:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800ebd2:	68bb      	ldr	r3, [r7, #8]
 800ebd4:	78db      	ldrb	r3, [r3, #3]
 800ebd6:	2b00      	cmp	r3, #0
 800ebd8:	d004      	beq.n	800ebe4 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800ebda:	693b      	ldr	r3, [r7, #16]
 800ebdc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ebe0:	613b      	str	r3, [r7, #16]
 800ebe2:	e003      	b.n	800ebec <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800ebe4:	693b      	ldr	r3, [r7, #16]
 800ebe6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800ebea:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800ebec:	693b      	ldr	r3, [r7, #16]
 800ebee:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800ebf2:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800ebf4:	69fb      	ldr	r3, [r7, #28]
 800ebf6:	015a      	lsls	r2, r3, #5
 800ebf8:	6a3b      	ldr	r3, [r7, #32]
 800ebfa:	4413      	add	r3, r2
 800ebfc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ec00:	461a      	mov	r2, r3
 800ec02:	693b      	ldr	r3, [r7, #16]
 800ec04:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800ec06:	79fb      	ldrb	r3, [r7, #7]
 800ec08:	2b00      	cmp	r3, #0
 800ec0a:	d003      	beq.n	800ec14 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 800ec0c:	2300      	movs	r3, #0
 800ec0e:	e055      	b.n	800ecbc <USB_HC_StartXfer+0x4ec>
 800ec10:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 800ec14:	68bb      	ldr	r3, [r7, #8]
 800ec16:	78db      	ldrb	r3, [r3, #3]
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	d14e      	bne.n	800ecba <USB_HC_StartXfer+0x4ea>
 800ec1c:	68bb      	ldr	r3, [r7, #8]
 800ec1e:	6a1b      	ldr	r3, [r3, #32]
 800ec20:	2b00      	cmp	r3, #0
 800ec22:	d04a      	beq.n	800ecba <USB_HC_StartXfer+0x4ea>
 800ec24:	68bb      	ldr	r3, [r7, #8]
 800ec26:	79db      	ldrb	r3, [r3, #7]
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	d146      	bne.n	800ecba <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 800ec2c:	68bb      	ldr	r3, [r7, #8]
 800ec2e:	7c9b      	ldrb	r3, [r3, #18]
 800ec30:	2b03      	cmp	r3, #3
 800ec32:	d831      	bhi.n	800ec98 <USB_HC_StartXfer+0x4c8>
 800ec34:	a201      	add	r2, pc, #4	@ (adr r2, 800ec3c <USB_HC_StartXfer+0x46c>)
 800ec36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec3a:	bf00      	nop
 800ec3c:	0800ec4d 	.word	0x0800ec4d
 800ec40:	0800ec71 	.word	0x0800ec71
 800ec44:	0800ec4d 	.word	0x0800ec4d
 800ec48:	0800ec71 	.word	0x0800ec71
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800ec4c:	68bb      	ldr	r3, [r7, #8]
 800ec4e:	6a1b      	ldr	r3, [r3, #32]
 800ec50:	3303      	adds	r3, #3
 800ec52:	089b      	lsrs	r3, r3, #2
 800ec54:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800ec56:	8afa      	ldrh	r2, [r7, #22]
 800ec58:	68fb      	ldr	r3, [r7, #12]
 800ec5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec5c:	b29b      	uxth	r3, r3
 800ec5e:	429a      	cmp	r2, r3
 800ec60:	d91c      	bls.n	800ec9c <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800ec62:	68fb      	ldr	r3, [r7, #12]
 800ec64:	699b      	ldr	r3, [r3, #24]
 800ec66:	f043 0220 	orr.w	r2, r3, #32
 800ec6a:	68fb      	ldr	r3, [r7, #12]
 800ec6c:	619a      	str	r2, [r3, #24]
        }
        break;
 800ec6e:	e015      	b.n	800ec9c <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800ec70:	68bb      	ldr	r3, [r7, #8]
 800ec72:	6a1b      	ldr	r3, [r3, #32]
 800ec74:	3303      	adds	r3, #3
 800ec76:	089b      	lsrs	r3, r3, #2
 800ec78:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800ec7a:	8afa      	ldrh	r2, [r7, #22]
 800ec7c:	6a3b      	ldr	r3, [r7, #32]
 800ec7e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ec82:	691b      	ldr	r3, [r3, #16]
 800ec84:	b29b      	uxth	r3, r3
 800ec86:	429a      	cmp	r2, r3
 800ec88:	d90a      	bls.n	800eca0 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800ec8a:	68fb      	ldr	r3, [r7, #12]
 800ec8c:	699b      	ldr	r3, [r3, #24]
 800ec8e:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800ec92:	68fb      	ldr	r3, [r7, #12]
 800ec94:	619a      	str	r2, [r3, #24]
        }
        break;
 800ec96:	e003      	b.n	800eca0 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 800ec98:	bf00      	nop
 800ec9a:	e002      	b.n	800eca2 <USB_HC_StartXfer+0x4d2>
        break;
 800ec9c:	bf00      	nop
 800ec9e:	e000      	b.n	800eca2 <USB_HC_StartXfer+0x4d2>
        break;
 800eca0:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800eca2:	68bb      	ldr	r3, [r7, #8]
 800eca4:	6999      	ldr	r1, [r3, #24]
 800eca6:	68bb      	ldr	r3, [r7, #8]
 800eca8:	785a      	ldrb	r2, [r3, #1]
 800ecaa:	68bb      	ldr	r3, [r7, #8]
 800ecac:	6a1b      	ldr	r3, [r3, #32]
 800ecae:	b29b      	uxth	r3, r3
 800ecb0:	2000      	movs	r0, #0
 800ecb2:	9000      	str	r0, [sp, #0]
 800ecb4:	68f8      	ldr	r0, [r7, #12]
 800ecb6:	f7ff f9cf 	bl	800e058 <USB_WritePacket>
  }

  return HAL_OK;
 800ecba:	2300      	movs	r3, #0
}
 800ecbc:	4618      	mov	r0, r3
 800ecbe:	3728      	adds	r7, #40	@ 0x28
 800ecc0:	46bd      	mov	sp, r7
 800ecc2:	bd80      	pop	{r7, pc}

0800ecc4 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800ecc4:	b480      	push	{r7}
 800ecc6:	b085      	sub	sp, #20
 800ecc8:	af00      	add	r7, sp, #0
 800ecca:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800ecd0:	68fb      	ldr	r3, [r7, #12]
 800ecd2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ecd6:	695b      	ldr	r3, [r3, #20]
 800ecd8:	b29b      	uxth	r3, r3
}
 800ecda:	4618      	mov	r0, r3
 800ecdc:	3714      	adds	r7, #20
 800ecde:	46bd      	mov	sp, r7
 800ece0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ece4:	4770      	bx	lr

0800ece6 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800ece6:	b480      	push	{r7}
 800ece8:	b089      	sub	sp, #36	@ 0x24
 800ecea:	af00      	add	r7, sp, #0
 800ecec:	6078      	str	r0, [r7, #4]
 800ecee:	460b      	mov	r3, r1
 800ecf0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800ecf6:	78fb      	ldrb	r3, [r7, #3]
 800ecf8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800ecfa:	2300      	movs	r3, #0
 800ecfc:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800ecfe:	69bb      	ldr	r3, [r7, #24]
 800ed00:	015a      	lsls	r2, r3, #5
 800ed02:	69fb      	ldr	r3, [r7, #28]
 800ed04:	4413      	add	r3, r2
 800ed06:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ed0a:	681b      	ldr	r3, [r3, #0]
 800ed0c:	0c9b      	lsrs	r3, r3, #18
 800ed0e:	f003 0303 	and.w	r3, r3, #3
 800ed12:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800ed14:	69bb      	ldr	r3, [r7, #24]
 800ed16:	015a      	lsls	r2, r3, #5
 800ed18:	69fb      	ldr	r3, [r7, #28]
 800ed1a:	4413      	add	r3, r2
 800ed1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ed20:	681b      	ldr	r3, [r3, #0]
 800ed22:	0fdb      	lsrs	r3, r3, #31
 800ed24:	f003 0301 	and.w	r3, r3, #1
 800ed28:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800ed2a:	69bb      	ldr	r3, [r7, #24]
 800ed2c:	015a      	lsls	r2, r3, #5
 800ed2e:	69fb      	ldr	r3, [r7, #28]
 800ed30:	4413      	add	r3, r2
 800ed32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ed36:	685b      	ldr	r3, [r3, #4]
 800ed38:	0fdb      	lsrs	r3, r3, #31
 800ed3a:	f003 0301 	and.w	r3, r3, #1
 800ed3e:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	689b      	ldr	r3, [r3, #8]
 800ed44:	f003 0320 	and.w	r3, r3, #32
 800ed48:	2b20      	cmp	r3, #32
 800ed4a:	d10d      	bne.n	800ed68 <USB_HC_Halt+0x82>
 800ed4c:	68fb      	ldr	r3, [r7, #12]
 800ed4e:	2b00      	cmp	r3, #0
 800ed50:	d10a      	bne.n	800ed68 <USB_HC_Halt+0x82>
 800ed52:	693b      	ldr	r3, [r7, #16]
 800ed54:	2b00      	cmp	r3, #0
 800ed56:	d005      	beq.n	800ed64 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 800ed58:	697b      	ldr	r3, [r7, #20]
 800ed5a:	2b01      	cmp	r3, #1
 800ed5c:	d002      	beq.n	800ed64 <USB_HC_Halt+0x7e>
 800ed5e:	697b      	ldr	r3, [r7, #20]
 800ed60:	2b03      	cmp	r3, #3
 800ed62:	d101      	bne.n	800ed68 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800ed64:	2300      	movs	r3, #0
 800ed66:	e0d8      	b.n	800ef1a <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800ed68:	697b      	ldr	r3, [r7, #20]
 800ed6a:	2b00      	cmp	r3, #0
 800ed6c:	d002      	beq.n	800ed74 <USB_HC_Halt+0x8e>
 800ed6e:	697b      	ldr	r3, [r7, #20]
 800ed70:	2b02      	cmp	r3, #2
 800ed72:	d173      	bne.n	800ee5c <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800ed74:	69bb      	ldr	r3, [r7, #24]
 800ed76:	015a      	lsls	r2, r3, #5
 800ed78:	69fb      	ldr	r3, [r7, #28]
 800ed7a:	4413      	add	r3, r2
 800ed7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ed80:	681b      	ldr	r3, [r3, #0]
 800ed82:	69ba      	ldr	r2, [r7, #24]
 800ed84:	0151      	lsls	r1, r2, #5
 800ed86:	69fa      	ldr	r2, [r7, #28]
 800ed88:	440a      	add	r2, r1
 800ed8a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ed8e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ed92:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ed94:	687b      	ldr	r3, [r7, #4]
 800ed96:	689b      	ldr	r3, [r3, #8]
 800ed98:	f003 0320 	and.w	r3, r3, #32
 800ed9c:	2b00      	cmp	r3, #0
 800ed9e:	d14a      	bne.n	800ee36 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eda4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800eda8:	2b00      	cmp	r3, #0
 800edaa:	d133      	bne.n	800ee14 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800edac:	69bb      	ldr	r3, [r7, #24]
 800edae:	015a      	lsls	r2, r3, #5
 800edb0:	69fb      	ldr	r3, [r7, #28]
 800edb2:	4413      	add	r3, r2
 800edb4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800edb8:	681b      	ldr	r3, [r3, #0]
 800edba:	69ba      	ldr	r2, [r7, #24]
 800edbc:	0151      	lsls	r1, r2, #5
 800edbe:	69fa      	ldr	r2, [r7, #28]
 800edc0:	440a      	add	r2, r1
 800edc2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800edc6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800edca:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800edcc:	69bb      	ldr	r3, [r7, #24]
 800edce:	015a      	lsls	r2, r3, #5
 800edd0:	69fb      	ldr	r3, [r7, #28]
 800edd2:	4413      	add	r3, r2
 800edd4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800edd8:	681b      	ldr	r3, [r3, #0]
 800edda:	69ba      	ldr	r2, [r7, #24]
 800eddc:	0151      	lsls	r1, r2, #5
 800edde:	69fa      	ldr	r2, [r7, #28]
 800ede0:	440a      	add	r2, r1
 800ede2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ede6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800edea:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800edec:	68bb      	ldr	r3, [r7, #8]
 800edee:	3301      	adds	r3, #1
 800edf0:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800edf2:	68bb      	ldr	r3, [r7, #8]
 800edf4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800edf8:	d82e      	bhi.n	800ee58 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800edfa:	69bb      	ldr	r3, [r7, #24]
 800edfc:	015a      	lsls	r2, r3, #5
 800edfe:	69fb      	ldr	r3, [r7, #28]
 800ee00:	4413      	add	r3, r2
 800ee02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ee06:	681b      	ldr	r3, [r3, #0]
 800ee08:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ee0c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ee10:	d0ec      	beq.n	800edec <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ee12:	e081      	b.n	800ef18 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ee14:	69bb      	ldr	r3, [r7, #24]
 800ee16:	015a      	lsls	r2, r3, #5
 800ee18:	69fb      	ldr	r3, [r7, #28]
 800ee1a:	4413      	add	r3, r2
 800ee1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ee20:	681b      	ldr	r3, [r3, #0]
 800ee22:	69ba      	ldr	r2, [r7, #24]
 800ee24:	0151      	lsls	r1, r2, #5
 800ee26:	69fa      	ldr	r2, [r7, #28]
 800ee28:	440a      	add	r2, r1
 800ee2a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ee2e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800ee32:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ee34:	e070      	b.n	800ef18 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ee36:	69bb      	ldr	r3, [r7, #24]
 800ee38:	015a      	lsls	r2, r3, #5
 800ee3a:	69fb      	ldr	r3, [r7, #28]
 800ee3c:	4413      	add	r3, r2
 800ee3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ee42:	681b      	ldr	r3, [r3, #0]
 800ee44:	69ba      	ldr	r2, [r7, #24]
 800ee46:	0151      	lsls	r1, r2, #5
 800ee48:	69fa      	ldr	r2, [r7, #28]
 800ee4a:	440a      	add	r2, r1
 800ee4c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ee50:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800ee54:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ee56:	e05f      	b.n	800ef18 <USB_HC_Halt+0x232>
            break;
 800ee58:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ee5a:	e05d      	b.n	800ef18 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800ee5c:	69bb      	ldr	r3, [r7, #24]
 800ee5e:	015a      	lsls	r2, r3, #5
 800ee60:	69fb      	ldr	r3, [r7, #28]
 800ee62:	4413      	add	r3, r2
 800ee64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ee68:	681b      	ldr	r3, [r3, #0]
 800ee6a:	69ba      	ldr	r2, [r7, #24]
 800ee6c:	0151      	lsls	r1, r2, #5
 800ee6e:	69fa      	ldr	r2, [r7, #28]
 800ee70:	440a      	add	r2, r1
 800ee72:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ee76:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ee7a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800ee7c:	69fb      	ldr	r3, [r7, #28]
 800ee7e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ee82:	691b      	ldr	r3, [r3, #16]
 800ee84:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800ee88:	2b00      	cmp	r3, #0
 800ee8a:	d133      	bne.n	800eef4 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800ee8c:	69bb      	ldr	r3, [r7, #24]
 800ee8e:	015a      	lsls	r2, r3, #5
 800ee90:	69fb      	ldr	r3, [r7, #28]
 800ee92:	4413      	add	r3, r2
 800ee94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ee98:	681b      	ldr	r3, [r3, #0]
 800ee9a:	69ba      	ldr	r2, [r7, #24]
 800ee9c:	0151      	lsls	r1, r2, #5
 800ee9e:	69fa      	ldr	r2, [r7, #28]
 800eea0:	440a      	add	r2, r1
 800eea2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800eea6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800eeaa:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800eeac:	69bb      	ldr	r3, [r7, #24]
 800eeae:	015a      	lsls	r2, r3, #5
 800eeb0:	69fb      	ldr	r3, [r7, #28]
 800eeb2:	4413      	add	r3, r2
 800eeb4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800eeb8:	681b      	ldr	r3, [r3, #0]
 800eeba:	69ba      	ldr	r2, [r7, #24]
 800eebc:	0151      	lsls	r1, r2, #5
 800eebe:	69fa      	ldr	r2, [r7, #28]
 800eec0:	440a      	add	r2, r1
 800eec2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800eec6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800eeca:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800eecc:	68bb      	ldr	r3, [r7, #8]
 800eece:	3301      	adds	r3, #1
 800eed0:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800eed2:	68bb      	ldr	r3, [r7, #8]
 800eed4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800eed8:	d81d      	bhi.n	800ef16 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800eeda:	69bb      	ldr	r3, [r7, #24]
 800eedc:	015a      	lsls	r2, r3, #5
 800eede:	69fb      	ldr	r3, [r7, #28]
 800eee0:	4413      	add	r3, r2
 800eee2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800eee6:	681b      	ldr	r3, [r3, #0]
 800eee8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800eeec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800eef0:	d0ec      	beq.n	800eecc <USB_HC_Halt+0x1e6>
 800eef2:	e011      	b.n	800ef18 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800eef4:	69bb      	ldr	r3, [r7, #24]
 800eef6:	015a      	lsls	r2, r3, #5
 800eef8:	69fb      	ldr	r3, [r7, #28]
 800eefa:	4413      	add	r3, r2
 800eefc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ef00:	681b      	ldr	r3, [r3, #0]
 800ef02:	69ba      	ldr	r2, [r7, #24]
 800ef04:	0151      	lsls	r1, r2, #5
 800ef06:	69fa      	ldr	r2, [r7, #28]
 800ef08:	440a      	add	r2, r1
 800ef0a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ef0e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800ef12:	6013      	str	r3, [r2, #0]
 800ef14:	e000      	b.n	800ef18 <USB_HC_Halt+0x232>
          break;
 800ef16:	bf00      	nop
    }
  }

  return HAL_OK;
 800ef18:	2300      	movs	r3, #0
}
 800ef1a:	4618      	mov	r0, r3
 800ef1c:	3724      	adds	r7, #36	@ 0x24
 800ef1e:	46bd      	mov	sp, r7
 800ef20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef24:	4770      	bx	lr
	...

0800ef28 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800ef28:	b480      	push	{r7}
 800ef2a:	b087      	sub	sp, #28
 800ef2c:	af00      	add	r7, sp, #0
 800ef2e:	6078      	str	r0, [r7, #4]
 800ef30:	460b      	mov	r3, r1
 800ef32:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ef34:	687b      	ldr	r3, [r7, #4]
 800ef36:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800ef38:	78fb      	ldrb	r3, [r7, #3]
 800ef3a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800ef3c:	2301      	movs	r3, #1
 800ef3e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800ef40:	68fb      	ldr	r3, [r7, #12]
 800ef42:	04da      	lsls	r2, r3, #19
 800ef44:	4b15      	ldr	r3, [pc, #84]	@ (800ef9c <USB_DoPing+0x74>)
 800ef46:	4013      	ands	r3, r2
 800ef48:	693a      	ldr	r2, [r7, #16]
 800ef4a:	0151      	lsls	r1, r2, #5
 800ef4c:	697a      	ldr	r2, [r7, #20]
 800ef4e:	440a      	add	r2, r1
 800ef50:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ef54:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800ef58:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800ef5a:	693b      	ldr	r3, [r7, #16]
 800ef5c:	015a      	lsls	r2, r3, #5
 800ef5e:	697b      	ldr	r3, [r7, #20]
 800ef60:	4413      	add	r3, r2
 800ef62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ef66:	681b      	ldr	r3, [r3, #0]
 800ef68:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800ef6a:	68bb      	ldr	r3, [r7, #8]
 800ef6c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800ef70:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800ef72:	68bb      	ldr	r3, [r7, #8]
 800ef74:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800ef78:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800ef7a:	693b      	ldr	r3, [r7, #16]
 800ef7c:	015a      	lsls	r2, r3, #5
 800ef7e:	697b      	ldr	r3, [r7, #20]
 800ef80:	4413      	add	r3, r2
 800ef82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ef86:	461a      	mov	r2, r3
 800ef88:	68bb      	ldr	r3, [r7, #8]
 800ef8a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800ef8c:	2300      	movs	r3, #0
}
 800ef8e:	4618      	mov	r0, r3
 800ef90:	371c      	adds	r7, #28
 800ef92:	46bd      	mov	sp, r7
 800ef94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef98:	4770      	bx	lr
 800ef9a:	bf00      	nop
 800ef9c:	1ff80000 	.word	0x1ff80000

0800efa0 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800efa0:	b580      	push	{r7, lr}
 800efa2:	b088      	sub	sp, #32
 800efa4:	af00      	add	r7, sp, #0
 800efa6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800efa8:	2300      	movs	r3, #0
 800efaa:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800efb0:	2300      	movs	r3, #0
 800efb2:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800efb4:	6878      	ldr	r0, [r7, #4]
 800efb6:	f7fe ff92 	bl	800dede <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800efba:	2110      	movs	r1, #16
 800efbc:	6878      	ldr	r0, [r7, #4]
 800efbe:	f7fe ffeb 	bl	800df98 <USB_FlushTxFifo>
 800efc2:	4603      	mov	r3, r0
 800efc4:	2b00      	cmp	r3, #0
 800efc6:	d001      	beq.n	800efcc <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800efc8:	2301      	movs	r3, #1
 800efca:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800efcc:	6878      	ldr	r0, [r7, #4]
 800efce:	f7ff f815 	bl	800dffc <USB_FlushRxFifo>
 800efd2:	4603      	mov	r3, r0
 800efd4:	2b00      	cmp	r3, #0
 800efd6:	d001      	beq.n	800efdc <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800efd8:	2301      	movs	r3, #1
 800efda:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800efdc:	2300      	movs	r3, #0
 800efde:	61bb      	str	r3, [r7, #24]
 800efe0:	e01f      	b.n	800f022 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800efe2:	69bb      	ldr	r3, [r7, #24]
 800efe4:	015a      	lsls	r2, r3, #5
 800efe6:	697b      	ldr	r3, [r7, #20]
 800efe8:	4413      	add	r3, r2
 800efea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800efee:	681b      	ldr	r3, [r3, #0]
 800eff0:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800eff2:	693b      	ldr	r3, [r7, #16]
 800eff4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800eff8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800effa:	693b      	ldr	r3, [r7, #16]
 800effc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f000:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800f002:	693b      	ldr	r3, [r7, #16]
 800f004:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800f008:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800f00a:	69bb      	ldr	r3, [r7, #24]
 800f00c:	015a      	lsls	r2, r3, #5
 800f00e:	697b      	ldr	r3, [r7, #20]
 800f010:	4413      	add	r3, r2
 800f012:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f016:	461a      	mov	r2, r3
 800f018:	693b      	ldr	r3, [r7, #16]
 800f01a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800f01c:	69bb      	ldr	r3, [r7, #24]
 800f01e:	3301      	adds	r3, #1
 800f020:	61bb      	str	r3, [r7, #24]
 800f022:	69bb      	ldr	r3, [r7, #24]
 800f024:	2b0f      	cmp	r3, #15
 800f026:	d9dc      	bls.n	800efe2 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800f028:	2300      	movs	r3, #0
 800f02a:	61bb      	str	r3, [r7, #24]
 800f02c:	e034      	b.n	800f098 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800f02e:	69bb      	ldr	r3, [r7, #24]
 800f030:	015a      	lsls	r2, r3, #5
 800f032:	697b      	ldr	r3, [r7, #20]
 800f034:	4413      	add	r3, r2
 800f036:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f03a:	681b      	ldr	r3, [r3, #0]
 800f03c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800f03e:	693b      	ldr	r3, [r7, #16]
 800f040:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f044:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800f046:	693b      	ldr	r3, [r7, #16]
 800f048:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800f04c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800f04e:	693b      	ldr	r3, [r7, #16]
 800f050:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800f054:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800f056:	69bb      	ldr	r3, [r7, #24]
 800f058:	015a      	lsls	r2, r3, #5
 800f05a:	697b      	ldr	r3, [r7, #20]
 800f05c:	4413      	add	r3, r2
 800f05e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f062:	461a      	mov	r2, r3
 800f064:	693b      	ldr	r3, [r7, #16]
 800f066:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800f068:	68fb      	ldr	r3, [r7, #12]
 800f06a:	3301      	adds	r3, #1
 800f06c:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800f06e:	68fb      	ldr	r3, [r7, #12]
 800f070:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800f074:	d80c      	bhi.n	800f090 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800f076:	69bb      	ldr	r3, [r7, #24]
 800f078:	015a      	lsls	r2, r3, #5
 800f07a:	697b      	ldr	r3, [r7, #20]
 800f07c:	4413      	add	r3, r2
 800f07e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f082:	681b      	ldr	r3, [r3, #0]
 800f084:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f088:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f08c:	d0ec      	beq.n	800f068 <USB_StopHost+0xc8>
 800f08e:	e000      	b.n	800f092 <USB_StopHost+0xf2>
        break;
 800f090:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800f092:	69bb      	ldr	r3, [r7, #24]
 800f094:	3301      	adds	r3, #1
 800f096:	61bb      	str	r3, [r7, #24]
 800f098:	69bb      	ldr	r3, [r7, #24]
 800f09a:	2b0f      	cmp	r3, #15
 800f09c:	d9c7      	bls.n	800f02e <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800f09e:	697b      	ldr	r3, [r7, #20]
 800f0a0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f0a4:	461a      	mov	r2, r3
 800f0a6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f0aa:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f0b2:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800f0b4:	6878      	ldr	r0, [r7, #4]
 800f0b6:	f7fe ff01 	bl	800debc <USB_EnableGlobalInt>

  return ret;
 800f0ba:	7ffb      	ldrb	r3, [r7, #31]
}
 800f0bc:	4618      	mov	r0, r3
 800f0be:	3720      	adds	r7, #32
 800f0c0:	46bd      	mov	sp, r7
 800f0c2:	bd80      	pop	{r7, pc}

0800f0c4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800f0c4:	b580      	push	{r7, lr}
 800f0c6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800f0c8:	4904      	ldr	r1, [pc, #16]	@ (800f0dc <MX_FATFS_Init+0x18>)
 800f0ca:	4805      	ldr	r0, [pc, #20]	@ (800f0e0 <MX_FATFS_Init+0x1c>)
 800f0cc:	f002 fc64 	bl	8011998 <FATFS_LinkDriver>
 800f0d0:	4603      	mov	r3, r0
 800f0d2:	461a      	mov	r2, r3
 800f0d4:	4b03      	ldr	r3, [pc, #12]	@ (800f0e4 <MX_FATFS_Init+0x20>)
 800f0d6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800f0d8:	bf00      	nop
 800f0da:	bd80      	pop	{r7, pc}
 800f0dc:	2001304c 	.word	0x2001304c
 800f0e0:	08014a28 	.word	0x08014a28
 800f0e4:	20013048 	.word	0x20013048

0800f0e8 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800f0e8:	b580      	push	{r7, lr}
 800f0ea:	b082      	sub	sp, #8
 800f0ec:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800f0ee:	2300      	movs	r3, #0
 800f0f0:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800f0f2:	f000 f87b 	bl	800f1ec <BSP_SD_IsDetected>
 800f0f6:	4603      	mov	r3, r0
 800f0f8:	2b01      	cmp	r3, #1
 800f0fa:	d001      	beq.n	800f100 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800f0fc:	2302      	movs	r3, #2
 800f0fe:	e012      	b.n	800f126 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800f100:	480b      	ldr	r0, [pc, #44]	@ (800f130 <BSP_SD_Init+0x48>)
 800f102:	f7fb f908 	bl	800a316 <HAL_SD_Init>
 800f106:	4603      	mov	r3, r0
 800f108:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800f10a:	79fb      	ldrb	r3, [r7, #7]
 800f10c:	2b00      	cmp	r3, #0
 800f10e:	d109      	bne.n	800f124 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800f110:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800f114:	4806      	ldr	r0, [pc, #24]	@ (800f130 <BSP_SD_Init+0x48>)
 800f116:	f7fb fd51 	bl	800abbc <HAL_SD_ConfigWideBusOperation>
 800f11a:	4603      	mov	r3, r0
 800f11c:	2b00      	cmp	r3, #0
 800f11e:	d001      	beq.n	800f124 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800f120:	2301      	movs	r3, #1
 800f122:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800f124:	79fb      	ldrb	r3, [r7, #7]
}
 800f126:	4618      	mov	r0, r3
 800f128:	3708      	adds	r7, #8
 800f12a:	46bd      	mov	sp, r7
 800f12c:	bd80      	pop	{r7, pc}
 800f12e:	bf00      	nop
 800f130:	20012b9c 	.word	0x20012b9c

0800f134 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800f134:	b580      	push	{r7, lr}
 800f136:	b086      	sub	sp, #24
 800f138:	af00      	add	r7, sp, #0
 800f13a:	60f8      	str	r0, [r7, #12]
 800f13c:	60b9      	str	r1, [r7, #8]
 800f13e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800f140:	2300      	movs	r3, #0
 800f142:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	68ba      	ldr	r2, [r7, #8]
 800f148:	68f9      	ldr	r1, [r7, #12]
 800f14a:	4806      	ldr	r0, [pc, #24]	@ (800f164 <BSP_SD_ReadBlocks_DMA+0x30>)
 800f14c:	f7fb f994 	bl	800a478 <HAL_SD_ReadBlocks_DMA>
 800f150:	4603      	mov	r3, r0
 800f152:	2b00      	cmp	r3, #0
 800f154:	d001      	beq.n	800f15a <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800f156:	2301      	movs	r3, #1
 800f158:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800f15a:	7dfb      	ldrb	r3, [r7, #23]
}
 800f15c:	4618      	mov	r0, r3
 800f15e:	3718      	adds	r7, #24
 800f160:	46bd      	mov	sp, r7
 800f162:	bd80      	pop	{r7, pc}
 800f164:	20012b9c 	.word	0x20012b9c

0800f168 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800f168:	b580      	push	{r7, lr}
 800f16a:	b086      	sub	sp, #24
 800f16c:	af00      	add	r7, sp, #0
 800f16e:	60f8      	str	r0, [r7, #12]
 800f170:	60b9      	str	r1, [r7, #8]
 800f172:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800f174:	2300      	movs	r3, #0
 800f176:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	68ba      	ldr	r2, [r7, #8]
 800f17c:	68f9      	ldr	r1, [r7, #12]
 800f17e:	4806      	ldr	r0, [pc, #24]	@ (800f198 <BSP_SD_WriteBlocks_DMA+0x30>)
 800f180:	f7fb fa5c 	bl	800a63c <HAL_SD_WriteBlocks_DMA>
 800f184:	4603      	mov	r3, r0
 800f186:	2b00      	cmp	r3, #0
 800f188:	d001      	beq.n	800f18e <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800f18a:	2301      	movs	r3, #1
 800f18c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800f18e:	7dfb      	ldrb	r3, [r7, #23]
}
 800f190:	4618      	mov	r0, r3
 800f192:	3718      	adds	r7, #24
 800f194:	46bd      	mov	sp, r7
 800f196:	bd80      	pop	{r7, pc}
 800f198:	20012b9c 	.word	0x20012b9c

0800f19c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800f19c:	b580      	push	{r7, lr}
 800f19e:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800f1a0:	4805      	ldr	r0, [pc, #20]	@ (800f1b8 <BSP_SD_GetCardState+0x1c>)
 800f1a2:	f7fb fda5 	bl	800acf0 <HAL_SD_GetCardState>
 800f1a6:	4603      	mov	r3, r0
 800f1a8:	2b04      	cmp	r3, #4
 800f1aa:	bf14      	ite	ne
 800f1ac:	2301      	movne	r3, #1
 800f1ae:	2300      	moveq	r3, #0
 800f1b0:	b2db      	uxtb	r3, r3
}
 800f1b2:	4618      	mov	r0, r3
 800f1b4:	bd80      	pop	{r7, pc}
 800f1b6:	bf00      	nop
 800f1b8:	20012b9c 	.word	0x20012b9c

0800f1bc <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800f1bc:	b580      	push	{r7, lr}
 800f1be:	b082      	sub	sp, #8
 800f1c0:	af00      	add	r7, sp, #0
 800f1c2:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800f1c4:	6879      	ldr	r1, [r7, #4]
 800f1c6:	4803      	ldr	r0, [pc, #12]	@ (800f1d4 <BSP_SD_GetCardInfo+0x18>)
 800f1c8:	f7fb fccc 	bl	800ab64 <HAL_SD_GetCardInfo>
}
 800f1cc:	bf00      	nop
 800f1ce:	3708      	adds	r7, #8
 800f1d0:	46bd      	mov	sp, r7
 800f1d2:	bd80      	pop	{r7, pc}
 800f1d4:	20012b9c 	.word	0x20012b9c

0800f1d8 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800f1d8:	b580      	push	{r7, lr}
 800f1da:	b082      	sub	sp, #8
 800f1dc:	af00      	add	r7, sp, #0
 800f1de:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800f1e0:	f000 f9b2 	bl	800f548 <BSP_SD_ReadCpltCallback>
}
 800f1e4:	bf00      	nop
 800f1e6:	3708      	adds	r7, #8
 800f1e8:	46bd      	mov	sp, r7
 800f1ea:	bd80      	pop	{r7, pc}

0800f1ec <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800f1ec:	b580      	push	{r7, lr}
 800f1ee:	b082      	sub	sp, #8
 800f1f0:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800f1f2:	2301      	movs	r3, #1
 800f1f4:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800f1f6:	f000 f80b 	bl	800f210 <BSP_PlatformIsDetected>
 800f1fa:	4603      	mov	r3, r0
 800f1fc:	2b00      	cmp	r3, #0
 800f1fe:	d101      	bne.n	800f204 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800f200:	2300      	movs	r3, #0
 800f202:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800f204:	79fb      	ldrb	r3, [r7, #7]
 800f206:	b2db      	uxtb	r3, r3
}
 800f208:	4618      	mov	r0, r3
 800f20a:	3708      	adds	r7, #8
 800f20c:	46bd      	mov	sp, r7
 800f20e:	bd80      	pop	{r7, pc}

0800f210 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800f210:	b580      	push	{r7, lr}
 800f212:	b082      	sub	sp, #8
 800f214:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800f216:	2301      	movs	r3, #1
 800f218:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800f21a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800f21e:	4806      	ldr	r0, [pc, #24]	@ (800f238 <BSP_PlatformIsDetected+0x28>)
 800f220:	f7f5 feae 	bl	8004f80 <HAL_GPIO_ReadPin>
 800f224:	4603      	mov	r3, r0
 800f226:	2b00      	cmp	r3, #0
 800f228:	d001      	beq.n	800f22e <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800f22a:	2300      	movs	r3, #0
 800f22c:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800f22e:	79fb      	ldrb	r3, [r7, #7]
}
 800f230:	4618      	mov	r0, r3
 800f232:	3708      	adds	r7, #8
 800f234:	46bd      	mov	sp, r7
 800f236:	bd80      	pop	{r7, pc}
 800f238:	40020800 	.word	0x40020800

0800f23c <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800f23c:	b580      	push	{r7, lr}
 800f23e:	b084      	sub	sp, #16
 800f240:	af00      	add	r7, sp, #0
 800f242:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 800f244:	f002 fbf4 	bl	8011a30 <osKernelSysTick>
 800f248:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 800f24a:	e006      	b.n	800f25a <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800f24c:	f7ff ffa6 	bl	800f19c <BSP_SD_GetCardState>
 800f250:	4603      	mov	r3, r0
 800f252:	2b00      	cmp	r3, #0
 800f254:	d101      	bne.n	800f25a <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800f256:	2300      	movs	r3, #0
 800f258:	e009      	b.n	800f26e <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 800f25a:	f002 fbe9 	bl	8011a30 <osKernelSysTick>
 800f25e:	4602      	mov	r2, r0
 800f260:	68fb      	ldr	r3, [r7, #12]
 800f262:	1ad3      	subs	r3, r2, r3
 800f264:	687a      	ldr	r2, [r7, #4]
 800f266:	429a      	cmp	r2, r3
 800f268:	d8f0      	bhi.n	800f24c <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800f26a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800f26e:	4618      	mov	r0, r3
 800f270:	3710      	adds	r7, #16
 800f272:	46bd      	mov	sp, r7
 800f274:	bd80      	pop	{r7, pc}
	...

0800f278 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800f278:	b580      	push	{r7, lr}
 800f27a:	b082      	sub	sp, #8
 800f27c:	af00      	add	r7, sp, #0
 800f27e:	4603      	mov	r3, r0
 800f280:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800f282:	4b0b      	ldr	r3, [pc, #44]	@ (800f2b0 <SD_CheckStatus+0x38>)
 800f284:	2201      	movs	r2, #1
 800f286:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800f288:	f7ff ff88 	bl	800f19c <BSP_SD_GetCardState>
 800f28c:	4603      	mov	r3, r0
 800f28e:	2b00      	cmp	r3, #0
 800f290:	d107      	bne.n	800f2a2 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800f292:	4b07      	ldr	r3, [pc, #28]	@ (800f2b0 <SD_CheckStatus+0x38>)
 800f294:	781b      	ldrb	r3, [r3, #0]
 800f296:	b2db      	uxtb	r3, r3
 800f298:	f023 0301 	bic.w	r3, r3, #1
 800f29c:	b2da      	uxtb	r2, r3
 800f29e:	4b04      	ldr	r3, [pc, #16]	@ (800f2b0 <SD_CheckStatus+0x38>)
 800f2a0:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800f2a2:	4b03      	ldr	r3, [pc, #12]	@ (800f2b0 <SD_CheckStatus+0x38>)
 800f2a4:	781b      	ldrb	r3, [r3, #0]
 800f2a6:	b2db      	uxtb	r3, r3
}
 800f2a8:	4618      	mov	r0, r3
 800f2aa:	3708      	adds	r7, #8
 800f2ac:	46bd      	mov	sp, r7
 800f2ae:	bd80      	pop	{r7, pc}
 800f2b0:	20012009 	.word	0x20012009

0800f2b4 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800f2b4:	b590      	push	{r4, r7, lr}
 800f2b6:	b087      	sub	sp, #28
 800f2b8:	af00      	add	r7, sp, #0
 800f2ba:	4603      	mov	r3, r0
 800f2bc:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800f2be:	4b20      	ldr	r3, [pc, #128]	@ (800f340 <SD_initialize+0x8c>)
 800f2c0:	2201      	movs	r2, #1
 800f2c2:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 800f2c4:	f002 fba8 	bl	8011a18 <osKernelRunning>
 800f2c8:	4603      	mov	r3, r0
 800f2ca:	2b00      	cmp	r3, #0
 800f2cc:	d030      	beq.n	800f330 <SD_initialize+0x7c>
  if(osKernelGetState() == osKernelRunning)
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800f2ce:	f7ff ff0b 	bl	800f0e8 <BSP_SD_Init>
 800f2d2:	4603      	mov	r3, r0
 800f2d4:	2b00      	cmp	r3, #0
 800f2d6:	d107      	bne.n	800f2e8 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800f2d8:	79fb      	ldrb	r3, [r7, #7]
 800f2da:	4618      	mov	r0, r3
 800f2dc:	f7ff ffcc 	bl	800f278 <SD_CheckStatus>
 800f2e0:	4603      	mov	r3, r0
 800f2e2:	461a      	mov	r2, r3
 800f2e4:	4b16      	ldr	r3, [pc, #88]	@ (800f340 <SD_initialize+0x8c>)
 800f2e6:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800f2e8:	4b15      	ldr	r3, [pc, #84]	@ (800f340 <SD_initialize+0x8c>)
 800f2ea:	781b      	ldrb	r3, [r3, #0]
 800f2ec:	b2db      	uxtb	r3, r3
 800f2ee:	2b01      	cmp	r3, #1
 800f2f0:	d01e      	beq.n	800f330 <SD_initialize+0x7c>
    {
      if (SDQueueID == NULL)
 800f2f2:	4b14      	ldr	r3, [pc, #80]	@ (800f344 <SD_initialize+0x90>)
 800f2f4:	681b      	ldr	r3, [r3, #0]
 800f2f6:	2b00      	cmp	r3, #0
 800f2f8:	d10e      	bne.n	800f318 <SD_initialize+0x64>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 800f2fa:	4b13      	ldr	r3, [pc, #76]	@ (800f348 <SD_initialize+0x94>)
 800f2fc:	f107 0408 	add.w	r4, r7, #8
 800f300:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800f302:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 800f306:	f107 0308 	add.w	r3, r7, #8
 800f30a:	2100      	movs	r1, #0
 800f30c:	4618      	mov	r0, r3
 800f30e:	f002 fbff 	bl	8011b10 <osMessageCreate>
 800f312:	4603      	mov	r3, r0
 800f314:	4a0b      	ldr	r2, [pc, #44]	@ (800f344 <SD_initialize+0x90>)
 800f316:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 800f318:	4b0a      	ldr	r3, [pc, #40]	@ (800f344 <SD_initialize+0x90>)
 800f31a:	681b      	ldr	r3, [r3, #0]
 800f31c:	2b00      	cmp	r3, #0
 800f31e:	d107      	bne.n	800f330 <SD_initialize+0x7c>
      {
        Stat |= STA_NOINIT;
 800f320:	4b07      	ldr	r3, [pc, #28]	@ (800f340 <SD_initialize+0x8c>)
 800f322:	781b      	ldrb	r3, [r3, #0]
 800f324:	b2db      	uxtb	r3, r3
 800f326:	f043 0301 	orr.w	r3, r3, #1
 800f32a:	b2da      	uxtb	r2, r3
 800f32c:	4b04      	ldr	r3, [pc, #16]	@ (800f340 <SD_initialize+0x8c>)
 800f32e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800f330:	4b03      	ldr	r3, [pc, #12]	@ (800f340 <SD_initialize+0x8c>)
 800f332:	781b      	ldrb	r3, [r3, #0]
 800f334:	b2db      	uxtb	r3, r3
}
 800f336:	4618      	mov	r0, r3
 800f338:	371c      	adds	r7, #28
 800f33a:	46bd      	mov	sp, r7
 800f33c:	bd90      	pop	{r4, r7, pc}
 800f33e:	bf00      	nop
 800f340:	20012009 	.word	0x20012009
 800f344:	20013050 	.word	0x20013050
 800f348:	080149b4 	.word	0x080149b4

0800f34c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800f34c:	b580      	push	{r7, lr}
 800f34e:	b082      	sub	sp, #8
 800f350:	af00      	add	r7, sp, #0
 800f352:	4603      	mov	r3, r0
 800f354:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800f356:	79fb      	ldrb	r3, [r7, #7]
 800f358:	4618      	mov	r0, r3
 800f35a:	f7ff ff8d 	bl	800f278 <SD_CheckStatus>
 800f35e:	4603      	mov	r3, r0
}
 800f360:	4618      	mov	r0, r3
 800f362:	3708      	adds	r7, #8
 800f364:	46bd      	mov	sp, r7
 800f366:	bd80      	pop	{r7, pc}

0800f368 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800f368:	b580      	push	{r7, lr}
 800f36a:	b08a      	sub	sp, #40	@ 0x28
 800f36c:	af00      	add	r7, sp, #0
 800f36e:	60b9      	str	r1, [r7, #8]
 800f370:	607a      	str	r2, [r7, #4]
 800f372:	603b      	str	r3, [r7, #0]
 800f374:	4603      	mov	r3, r0
 800f376:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 800f378:	2301      	movs	r3, #1
 800f37a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800f37e:	f247 5030 	movw	r0, #30000	@ 0x7530
 800f382:	f7ff ff5b 	bl	800f23c <SD_CheckStatusWithTimeout>
 800f386:	4603      	mov	r3, r0
 800f388:	2b00      	cmp	r3, #0
 800f38a:	da02      	bge.n	800f392 <SD_read+0x2a>
  {
    return res;
 800f38c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f390:	e032      	b.n	800f3f8 <SD_read+0x90>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800f392:	683a      	ldr	r2, [r7, #0]
 800f394:	6879      	ldr	r1, [r7, #4]
 800f396:	68b8      	ldr	r0, [r7, #8]
 800f398:	f7ff fecc 	bl	800f134 <BSP_SD_ReadBlocks_DMA>
 800f39c:	4603      	mov	r3, r0
 800f39e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    if (ret == MSD_OK) {
 800f3a2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	d124      	bne.n	800f3f4 <SD_read+0x8c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800f3aa:	4b15      	ldr	r3, [pc, #84]	@ (800f400 <SD_read+0x98>)
 800f3ac:	6819      	ldr	r1, [r3, #0]
 800f3ae:	f107 0314 	add.w	r3, r7, #20
 800f3b2:	f247 5230 	movw	r2, #30000	@ 0x7530
 800f3b6:	4618      	mov	r0, r3
 800f3b8:	f002 fc12 	bl	8011be0 <osMessageGet>

    if (event.status == osEventMessage)
 800f3bc:	697b      	ldr	r3, [r7, #20]
 800f3be:	2b10      	cmp	r3, #16
 800f3c0:	d118      	bne.n	800f3f4 <SD_read+0x8c>
    {
      if (event.value.v == READ_CPLT_MSG)
 800f3c2:	69bb      	ldr	r3, [r7, #24]
 800f3c4:	2b01      	cmp	r3, #1
 800f3c6:	d115      	bne.n	800f3f4 <SD_read+0x8c>
      {
        timer = osKernelSysTick();
 800f3c8:	f002 fb32 	bl	8011a30 <osKernelSysTick>
 800f3cc:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800f3ce:	e008      	b.n	800f3e2 <SD_read+0x7a>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800f3d0:	f7ff fee4 	bl	800f19c <BSP_SD_GetCardState>
 800f3d4:	4603      	mov	r3, r0
 800f3d6:	2b00      	cmp	r3, #0
 800f3d8:	d103      	bne.n	800f3e2 <SD_read+0x7a>
              {
                res = RES_OK;
 800f3da:	2300      	movs	r3, #0
 800f3dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800f3e0:	e008      	b.n	800f3f4 <SD_read+0x8c>
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800f3e2:	f002 fb25 	bl	8011a30 <osKernelSysTick>
 800f3e6:	4602      	mov	r2, r0
 800f3e8:	6a3b      	ldr	r3, [r7, #32]
 800f3ea:	1ad3      	subs	r3, r2, r3
 800f3ec:	f247 522f 	movw	r2, #29999	@ 0x752f
 800f3f0:	4293      	cmp	r3, r2
 800f3f2:	d9ed      	bls.n	800f3d0 <SD_read+0x68>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800f3f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800f3f8:	4618      	mov	r0, r3
 800f3fa:	3728      	adds	r7, #40	@ 0x28
 800f3fc:	46bd      	mov	sp, r7
 800f3fe:	bd80      	pop	{r7, pc}
 800f400:	20013050 	.word	0x20013050

0800f404 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800f404:	b580      	push	{r7, lr}
 800f406:	b08a      	sub	sp, #40	@ 0x28
 800f408:	af00      	add	r7, sp, #0
 800f40a:	60b9      	str	r1, [r7, #8]
 800f40c:	607a      	str	r2, [r7, #4]
 800f40e:	603b      	str	r3, [r7, #0]
 800f410:	4603      	mov	r3, r0
 800f412:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800f414:	2301      	movs	r3, #1
 800f416:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800f41a:	f247 5030 	movw	r0, #30000	@ 0x7530
 800f41e:	f7ff ff0d 	bl	800f23c <SD_CheckStatusWithTimeout>
 800f422:	4603      	mov	r3, r0
 800f424:	2b00      	cmp	r3, #0
 800f426:	da02      	bge.n	800f42e <SD_write+0x2a>
  {
    return res;
 800f428:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f42c:	e02e      	b.n	800f48c <SD_write+0x88>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800f42e:	683a      	ldr	r2, [r7, #0]
 800f430:	6879      	ldr	r1, [r7, #4]
 800f432:	68b8      	ldr	r0, [r7, #8]
 800f434:	f7ff fe98 	bl	800f168 <BSP_SD_WriteBlocks_DMA>
 800f438:	4603      	mov	r3, r0
 800f43a:	2b00      	cmp	r3, #0
 800f43c:	d124      	bne.n	800f488 <SD_write+0x84>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800f43e:	4b15      	ldr	r3, [pc, #84]	@ (800f494 <SD_write+0x90>)
 800f440:	6819      	ldr	r1, [r3, #0]
 800f442:	f107 0314 	add.w	r3, r7, #20
 800f446:	f247 5230 	movw	r2, #30000	@ 0x7530
 800f44a:	4618      	mov	r0, r3
 800f44c:	f002 fbc8 	bl	8011be0 <osMessageGet>

    if (event.status == osEventMessage)
 800f450:	697b      	ldr	r3, [r7, #20]
 800f452:	2b10      	cmp	r3, #16
 800f454:	d118      	bne.n	800f488 <SD_write+0x84>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 800f456:	69bb      	ldr	r3, [r7, #24]
 800f458:	2b02      	cmp	r3, #2
 800f45a:	d115      	bne.n	800f488 <SD_write+0x84>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 800f45c:	f002 fae8 	bl	8011a30 <osKernelSysTick>
 800f460:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800f462:	e008      	b.n	800f476 <SD_write+0x72>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800f464:	f7ff fe9a 	bl	800f19c <BSP_SD_GetCardState>
 800f468:	4603      	mov	r3, r0
 800f46a:	2b00      	cmp	r3, #0
 800f46c:	d103      	bne.n	800f476 <SD_write+0x72>
          {
            res = RES_OK;
 800f46e:	2300      	movs	r3, #0
 800f470:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800f474:	e008      	b.n	800f488 <SD_write+0x84>
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800f476:	f002 fadb 	bl	8011a30 <osKernelSysTick>
 800f47a:	4602      	mov	r2, r0
 800f47c:	6a3b      	ldr	r3, [r7, #32]
 800f47e:	1ad3      	subs	r3, r2, r3
 800f480:	f247 522f 	movw	r2, #29999	@ 0x752f
 800f484:	4293      	cmp	r3, r2
 800f486:	d9ed      	bls.n	800f464 <SD_write+0x60>
        res = RES_OK;
    }

#endif

  return res;
 800f488:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800f48c:	4618      	mov	r0, r3
 800f48e:	3728      	adds	r7, #40	@ 0x28
 800f490:	46bd      	mov	sp, r7
 800f492:	bd80      	pop	{r7, pc}
 800f494:	20013050 	.word	0x20013050

0800f498 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800f498:	b580      	push	{r7, lr}
 800f49a:	b08c      	sub	sp, #48	@ 0x30
 800f49c:	af00      	add	r7, sp, #0
 800f49e:	4603      	mov	r3, r0
 800f4a0:	603a      	str	r2, [r7, #0]
 800f4a2:	71fb      	strb	r3, [r7, #7]
 800f4a4:	460b      	mov	r3, r1
 800f4a6:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800f4a8:	2301      	movs	r3, #1
 800f4aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800f4ae:	4b25      	ldr	r3, [pc, #148]	@ (800f544 <SD_ioctl+0xac>)
 800f4b0:	781b      	ldrb	r3, [r3, #0]
 800f4b2:	b2db      	uxtb	r3, r3
 800f4b4:	f003 0301 	and.w	r3, r3, #1
 800f4b8:	2b00      	cmp	r3, #0
 800f4ba:	d001      	beq.n	800f4c0 <SD_ioctl+0x28>
 800f4bc:	2303      	movs	r3, #3
 800f4be:	e03c      	b.n	800f53a <SD_ioctl+0xa2>

  switch (cmd)
 800f4c0:	79bb      	ldrb	r3, [r7, #6]
 800f4c2:	2b03      	cmp	r3, #3
 800f4c4:	d834      	bhi.n	800f530 <SD_ioctl+0x98>
 800f4c6:	a201      	add	r2, pc, #4	@ (adr r2, 800f4cc <SD_ioctl+0x34>)
 800f4c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f4cc:	0800f4dd 	.word	0x0800f4dd
 800f4d0:	0800f4e5 	.word	0x0800f4e5
 800f4d4:	0800f4fd 	.word	0x0800f4fd
 800f4d8:	0800f517 	.word	0x0800f517
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800f4dc:	2300      	movs	r3, #0
 800f4de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800f4e2:	e028      	b.n	800f536 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800f4e4:	f107 030c 	add.w	r3, r7, #12
 800f4e8:	4618      	mov	r0, r3
 800f4ea:	f7ff fe67 	bl	800f1bc <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800f4ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f4f0:	683b      	ldr	r3, [r7, #0]
 800f4f2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800f4f4:	2300      	movs	r3, #0
 800f4f6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800f4fa:	e01c      	b.n	800f536 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800f4fc:	f107 030c 	add.w	r3, r7, #12
 800f500:	4618      	mov	r0, r3
 800f502:	f7ff fe5b 	bl	800f1bc <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800f506:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f508:	b29a      	uxth	r2, r3
 800f50a:	683b      	ldr	r3, [r7, #0]
 800f50c:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800f50e:	2300      	movs	r3, #0
 800f510:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800f514:	e00f      	b.n	800f536 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800f516:	f107 030c 	add.w	r3, r7, #12
 800f51a:	4618      	mov	r0, r3
 800f51c:	f7ff fe4e 	bl	800f1bc <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800f520:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f522:	0a5a      	lsrs	r2, r3, #9
 800f524:	683b      	ldr	r3, [r7, #0]
 800f526:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800f528:	2300      	movs	r3, #0
 800f52a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800f52e:	e002      	b.n	800f536 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800f530:	2304      	movs	r3, #4
 800f532:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800f536:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800f53a:	4618      	mov	r0, r3
 800f53c:	3730      	adds	r7, #48	@ 0x30
 800f53e:	46bd      	mov	sp, r7
 800f540:	bd80      	pop	{r7, pc}
 800f542:	bf00      	nop
 800f544:	20012009 	.word	0x20012009

0800f548 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800f548:	b580      	push	{r7, lr}
 800f54a:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 800f54c:	4b04      	ldr	r3, [pc, #16]	@ (800f560 <BSP_SD_ReadCpltCallback+0x18>)
 800f54e:	681b      	ldr	r3, [r3, #0]
 800f550:	2200      	movs	r2, #0
 800f552:	2101      	movs	r1, #1
 800f554:	4618      	mov	r0, r3
 800f556:	f002 fb03 	bl	8011b60 <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 800f55a:	bf00      	nop
 800f55c:	bd80      	pop	{r7, pc}
 800f55e:	bf00      	nop
 800f560:	20013050 	.word	0x20013050

0800f564 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800f564:	b590      	push	{r4, r7, lr}
 800f566:	b089      	sub	sp, #36	@ 0x24
 800f568:	af04      	add	r7, sp, #16
 800f56a:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800f56c:	2301      	movs	r3, #1
 800f56e:	2202      	movs	r2, #2
 800f570:	2102      	movs	r1, #2
 800f572:	6878      	ldr	r0, [r7, #4]
 800f574:	f000 fcbd 	bl	800fef2 <USBH_FindInterface>
 800f578:	4603      	mov	r3, r0
 800f57a:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800f57c:	7bfb      	ldrb	r3, [r7, #15]
 800f57e:	2bff      	cmp	r3, #255	@ 0xff
 800f580:	d002      	beq.n	800f588 <USBH_CDC_InterfaceInit+0x24>
 800f582:	7bfb      	ldrb	r3, [r7, #15]
 800f584:	2b01      	cmp	r3, #1
 800f586:	d901      	bls.n	800f58c <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800f588:	2302      	movs	r3, #2
 800f58a:	e13d      	b.n	800f808 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800f58c:	7bfb      	ldrb	r3, [r7, #15]
 800f58e:	4619      	mov	r1, r3
 800f590:	6878      	ldr	r0, [r7, #4]
 800f592:	f000 fc92 	bl	800feba <USBH_SelectInterface>
 800f596:	4603      	mov	r3, r0
 800f598:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800f59a:	7bbb      	ldrb	r3, [r7, #14]
 800f59c:	2b00      	cmp	r3, #0
 800f59e:	d001      	beq.n	800f5a4 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800f5a0:	2302      	movs	r3, #2
 800f5a2:	e131      	b.n	800f808 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 800f5aa:	2050      	movs	r0, #80	@ 0x50
 800f5ac:	f005 f888 	bl	80146c0 <malloc>
 800f5b0:	4603      	mov	r3, r0
 800f5b2:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800f5ba:	69db      	ldr	r3, [r3, #28]
 800f5bc:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800f5be:	68bb      	ldr	r3, [r7, #8]
 800f5c0:	2b00      	cmp	r3, #0
 800f5c2:	d101      	bne.n	800f5c8 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800f5c4:	2302      	movs	r3, #2
 800f5c6:	e11f      	b.n	800f808 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800f5c8:	2250      	movs	r2, #80	@ 0x50
 800f5ca:	2100      	movs	r1, #0
 800f5cc:	68b8      	ldr	r0, [r7, #8]
 800f5ce:	f005 f935 	bl	801483c <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800f5d2:	7bfb      	ldrb	r3, [r7, #15]
 800f5d4:	687a      	ldr	r2, [r7, #4]
 800f5d6:	211a      	movs	r1, #26
 800f5d8:	fb01 f303 	mul.w	r3, r1, r3
 800f5dc:	4413      	add	r3, r2
 800f5de:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800f5e2:	781b      	ldrb	r3, [r3, #0]
 800f5e4:	b25b      	sxtb	r3, r3
 800f5e6:	2b00      	cmp	r3, #0
 800f5e8:	da15      	bge.n	800f616 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800f5ea:	7bfb      	ldrb	r3, [r7, #15]
 800f5ec:	687a      	ldr	r2, [r7, #4]
 800f5ee:	211a      	movs	r1, #26
 800f5f0:	fb01 f303 	mul.w	r3, r1, r3
 800f5f4:	4413      	add	r3, r2
 800f5f6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800f5fa:	781a      	ldrb	r2, [r3, #0]
 800f5fc:	68bb      	ldr	r3, [r7, #8]
 800f5fe:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800f600:	7bfb      	ldrb	r3, [r7, #15]
 800f602:	687a      	ldr	r2, [r7, #4]
 800f604:	211a      	movs	r1, #26
 800f606:	fb01 f303 	mul.w	r3, r1, r3
 800f60a:	4413      	add	r3, r2
 800f60c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800f610:	881a      	ldrh	r2, [r3, #0]
 800f612:	68bb      	ldr	r3, [r7, #8]
 800f614:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800f616:	68bb      	ldr	r3, [r7, #8]
 800f618:	785b      	ldrb	r3, [r3, #1]
 800f61a:	4619      	mov	r1, r3
 800f61c:	6878      	ldr	r0, [r7, #4]
 800f61e:	f002 f90c 	bl	801183a <USBH_AllocPipe>
 800f622:	4603      	mov	r3, r0
 800f624:	461a      	mov	r2, r3
 800f626:	68bb      	ldr	r3, [r7, #8]
 800f628:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800f62a:	68bb      	ldr	r3, [r7, #8]
 800f62c:	7819      	ldrb	r1, [r3, #0]
 800f62e:	68bb      	ldr	r3, [r7, #8]
 800f630:	7858      	ldrb	r0, [r3, #1]
 800f632:	687b      	ldr	r3, [r7, #4]
 800f634:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800f63e:	68ba      	ldr	r2, [r7, #8]
 800f640:	8952      	ldrh	r2, [r2, #10]
 800f642:	9202      	str	r2, [sp, #8]
 800f644:	2203      	movs	r2, #3
 800f646:	9201      	str	r2, [sp, #4]
 800f648:	9300      	str	r3, [sp, #0]
 800f64a:	4623      	mov	r3, r4
 800f64c:	4602      	mov	r2, r0
 800f64e:	6878      	ldr	r0, [r7, #4]
 800f650:	f002 f8c4 	bl	80117dc <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800f654:	68bb      	ldr	r3, [r7, #8]
 800f656:	781b      	ldrb	r3, [r3, #0]
 800f658:	2200      	movs	r2, #0
 800f65a:	4619      	mov	r1, r3
 800f65c:	6878      	ldr	r0, [r7, #4]
 800f65e:	f004 ffa9 	bl	80145b4 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800f662:	2300      	movs	r3, #0
 800f664:	2200      	movs	r2, #0
 800f666:	210a      	movs	r1, #10
 800f668:	6878      	ldr	r0, [r7, #4]
 800f66a:	f000 fc42 	bl	800fef2 <USBH_FindInterface>
 800f66e:	4603      	mov	r3, r0
 800f670:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800f672:	7bfb      	ldrb	r3, [r7, #15]
 800f674:	2bff      	cmp	r3, #255	@ 0xff
 800f676:	d002      	beq.n	800f67e <USBH_CDC_InterfaceInit+0x11a>
 800f678:	7bfb      	ldrb	r3, [r7, #15]
 800f67a:	2b01      	cmp	r3, #1
 800f67c:	d901      	bls.n	800f682 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800f67e:	2302      	movs	r3, #2
 800f680:	e0c2      	b.n	800f808 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800f682:	7bfb      	ldrb	r3, [r7, #15]
 800f684:	687a      	ldr	r2, [r7, #4]
 800f686:	211a      	movs	r1, #26
 800f688:	fb01 f303 	mul.w	r3, r1, r3
 800f68c:	4413      	add	r3, r2
 800f68e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800f692:	781b      	ldrb	r3, [r3, #0]
 800f694:	b25b      	sxtb	r3, r3
 800f696:	2b00      	cmp	r3, #0
 800f698:	da16      	bge.n	800f6c8 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800f69a:	7bfb      	ldrb	r3, [r7, #15]
 800f69c:	687a      	ldr	r2, [r7, #4]
 800f69e:	211a      	movs	r1, #26
 800f6a0:	fb01 f303 	mul.w	r3, r1, r3
 800f6a4:	4413      	add	r3, r2
 800f6a6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800f6aa:	781a      	ldrb	r2, [r3, #0]
 800f6ac:	68bb      	ldr	r3, [r7, #8]
 800f6ae:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800f6b0:	7bfb      	ldrb	r3, [r7, #15]
 800f6b2:	687a      	ldr	r2, [r7, #4]
 800f6b4:	211a      	movs	r1, #26
 800f6b6:	fb01 f303 	mul.w	r3, r1, r3
 800f6ba:	4413      	add	r3, r2
 800f6bc:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800f6c0:	881a      	ldrh	r2, [r3, #0]
 800f6c2:	68bb      	ldr	r3, [r7, #8]
 800f6c4:	835a      	strh	r2, [r3, #26]
 800f6c6:	e015      	b.n	800f6f4 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800f6c8:	7bfb      	ldrb	r3, [r7, #15]
 800f6ca:	687a      	ldr	r2, [r7, #4]
 800f6cc:	211a      	movs	r1, #26
 800f6ce:	fb01 f303 	mul.w	r3, r1, r3
 800f6d2:	4413      	add	r3, r2
 800f6d4:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800f6d8:	781a      	ldrb	r2, [r3, #0]
 800f6da:	68bb      	ldr	r3, [r7, #8]
 800f6dc:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800f6de:	7bfb      	ldrb	r3, [r7, #15]
 800f6e0:	687a      	ldr	r2, [r7, #4]
 800f6e2:	211a      	movs	r1, #26
 800f6e4:	fb01 f303 	mul.w	r3, r1, r3
 800f6e8:	4413      	add	r3, r2
 800f6ea:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800f6ee:	881a      	ldrh	r2, [r3, #0]
 800f6f0:	68bb      	ldr	r3, [r7, #8]
 800f6f2:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800f6f4:	7bfb      	ldrb	r3, [r7, #15]
 800f6f6:	687a      	ldr	r2, [r7, #4]
 800f6f8:	211a      	movs	r1, #26
 800f6fa:	fb01 f303 	mul.w	r3, r1, r3
 800f6fe:	4413      	add	r3, r2
 800f700:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800f704:	781b      	ldrb	r3, [r3, #0]
 800f706:	b25b      	sxtb	r3, r3
 800f708:	2b00      	cmp	r3, #0
 800f70a:	da16      	bge.n	800f73a <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800f70c:	7bfb      	ldrb	r3, [r7, #15]
 800f70e:	687a      	ldr	r2, [r7, #4]
 800f710:	211a      	movs	r1, #26
 800f712:	fb01 f303 	mul.w	r3, r1, r3
 800f716:	4413      	add	r3, r2
 800f718:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800f71c:	781a      	ldrb	r2, [r3, #0]
 800f71e:	68bb      	ldr	r3, [r7, #8]
 800f720:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800f722:	7bfb      	ldrb	r3, [r7, #15]
 800f724:	687a      	ldr	r2, [r7, #4]
 800f726:	211a      	movs	r1, #26
 800f728:	fb01 f303 	mul.w	r3, r1, r3
 800f72c:	4413      	add	r3, r2
 800f72e:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800f732:	881a      	ldrh	r2, [r3, #0]
 800f734:	68bb      	ldr	r3, [r7, #8]
 800f736:	835a      	strh	r2, [r3, #26]
 800f738:	e015      	b.n	800f766 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800f73a:	7bfb      	ldrb	r3, [r7, #15]
 800f73c:	687a      	ldr	r2, [r7, #4]
 800f73e:	211a      	movs	r1, #26
 800f740:	fb01 f303 	mul.w	r3, r1, r3
 800f744:	4413      	add	r3, r2
 800f746:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800f74a:	781a      	ldrb	r2, [r3, #0]
 800f74c:	68bb      	ldr	r3, [r7, #8]
 800f74e:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800f750:	7bfb      	ldrb	r3, [r7, #15]
 800f752:	687a      	ldr	r2, [r7, #4]
 800f754:	211a      	movs	r1, #26
 800f756:	fb01 f303 	mul.w	r3, r1, r3
 800f75a:	4413      	add	r3, r2
 800f75c:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800f760:	881a      	ldrh	r2, [r3, #0]
 800f762:	68bb      	ldr	r3, [r7, #8]
 800f764:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800f766:	68bb      	ldr	r3, [r7, #8]
 800f768:	7b9b      	ldrb	r3, [r3, #14]
 800f76a:	4619      	mov	r1, r3
 800f76c:	6878      	ldr	r0, [r7, #4]
 800f76e:	f002 f864 	bl	801183a <USBH_AllocPipe>
 800f772:	4603      	mov	r3, r0
 800f774:	461a      	mov	r2, r3
 800f776:	68bb      	ldr	r3, [r7, #8]
 800f778:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800f77a:	68bb      	ldr	r3, [r7, #8]
 800f77c:	7bdb      	ldrb	r3, [r3, #15]
 800f77e:	4619      	mov	r1, r3
 800f780:	6878      	ldr	r0, [r7, #4]
 800f782:	f002 f85a 	bl	801183a <USBH_AllocPipe>
 800f786:	4603      	mov	r3, r0
 800f788:	461a      	mov	r2, r3
 800f78a:	68bb      	ldr	r3, [r7, #8]
 800f78c:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800f78e:	68bb      	ldr	r3, [r7, #8]
 800f790:	7b59      	ldrb	r1, [r3, #13]
 800f792:	68bb      	ldr	r3, [r7, #8]
 800f794:	7b98      	ldrb	r0, [r3, #14]
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800f7a2:	68ba      	ldr	r2, [r7, #8]
 800f7a4:	8b12      	ldrh	r2, [r2, #24]
 800f7a6:	9202      	str	r2, [sp, #8]
 800f7a8:	2202      	movs	r2, #2
 800f7aa:	9201      	str	r2, [sp, #4]
 800f7ac:	9300      	str	r3, [sp, #0]
 800f7ae:	4623      	mov	r3, r4
 800f7b0:	4602      	mov	r2, r0
 800f7b2:	6878      	ldr	r0, [r7, #4]
 800f7b4:	f002 f812 	bl	80117dc <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800f7b8:	68bb      	ldr	r3, [r7, #8]
 800f7ba:	7b19      	ldrb	r1, [r3, #12]
 800f7bc:	68bb      	ldr	r3, [r7, #8]
 800f7be:	7bd8      	ldrb	r0, [r3, #15]
 800f7c0:	687b      	ldr	r3, [r7, #4]
 800f7c2:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800f7c6:	687b      	ldr	r3, [r7, #4]
 800f7c8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800f7cc:	68ba      	ldr	r2, [r7, #8]
 800f7ce:	8b52      	ldrh	r2, [r2, #26]
 800f7d0:	9202      	str	r2, [sp, #8]
 800f7d2:	2202      	movs	r2, #2
 800f7d4:	9201      	str	r2, [sp, #4]
 800f7d6:	9300      	str	r3, [sp, #0]
 800f7d8:	4623      	mov	r3, r4
 800f7da:	4602      	mov	r2, r0
 800f7dc:	6878      	ldr	r0, [r7, #4]
 800f7de:	f001 fffd 	bl	80117dc <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800f7e2:	68bb      	ldr	r3, [r7, #8]
 800f7e4:	2200      	movs	r2, #0
 800f7e6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800f7ea:	68bb      	ldr	r3, [r7, #8]
 800f7ec:	7b5b      	ldrb	r3, [r3, #13]
 800f7ee:	2200      	movs	r2, #0
 800f7f0:	4619      	mov	r1, r3
 800f7f2:	6878      	ldr	r0, [r7, #4]
 800f7f4:	f004 fede 	bl	80145b4 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800f7f8:	68bb      	ldr	r3, [r7, #8]
 800f7fa:	7b1b      	ldrb	r3, [r3, #12]
 800f7fc:	2200      	movs	r2, #0
 800f7fe:	4619      	mov	r1, r3
 800f800:	6878      	ldr	r0, [r7, #4]
 800f802:	f004 fed7 	bl	80145b4 <USBH_LL_SetToggle>

  return USBH_OK;
 800f806:	2300      	movs	r3, #0
}
 800f808:	4618      	mov	r0, r3
 800f80a:	3714      	adds	r7, #20
 800f80c:	46bd      	mov	sp, r7
 800f80e:	bd90      	pop	{r4, r7, pc}

0800f810 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800f810:	b580      	push	{r7, lr}
 800f812:	b084      	sub	sp, #16
 800f814:	af00      	add	r7, sp, #0
 800f816:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800f81e:	69db      	ldr	r3, [r3, #28]
 800f820:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800f822:	68fb      	ldr	r3, [r7, #12]
 800f824:	781b      	ldrb	r3, [r3, #0]
 800f826:	2b00      	cmp	r3, #0
 800f828:	d00e      	beq.n	800f848 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800f82a:	68fb      	ldr	r3, [r7, #12]
 800f82c:	781b      	ldrb	r3, [r3, #0]
 800f82e:	4619      	mov	r1, r3
 800f830:	6878      	ldr	r0, [r7, #4]
 800f832:	f001 fff2 	bl	801181a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800f836:	68fb      	ldr	r3, [r7, #12]
 800f838:	781b      	ldrb	r3, [r3, #0]
 800f83a:	4619      	mov	r1, r3
 800f83c:	6878      	ldr	r0, [r7, #4]
 800f83e:	f002 f81d 	bl	801187c <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800f842:	68fb      	ldr	r3, [r7, #12]
 800f844:	2200      	movs	r2, #0
 800f846:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800f848:	68fb      	ldr	r3, [r7, #12]
 800f84a:	7b1b      	ldrb	r3, [r3, #12]
 800f84c:	2b00      	cmp	r3, #0
 800f84e:	d00e      	beq.n	800f86e <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800f850:	68fb      	ldr	r3, [r7, #12]
 800f852:	7b1b      	ldrb	r3, [r3, #12]
 800f854:	4619      	mov	r1, r3
 800f856:	6878      	ldr	r0, [r7, #4]
 800f858:	f001 ffdf 	bl	801181a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800f85c:	68fb      	ldr	r3, [r7, #12]
 800f85e:	7b1b      	ldrb	r3, [r3, #12]
 800f860:	4619      	mov	r1, r3
 800f862:	6878      	ldr	r0, [r7, #4]
 800f864:	f002 f80a 	bl	801187c <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800f868:	68fb      	ldr	r3, [r7, #12]
 800f86a:	2200      	movs	r2, #0
 800f86c:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800f86e:	68fb      	ldr	r3, [r7, #12]
 800f870:	7b5b      	ldrb	r3, [r3, #13]
 800f872:	2b00      	cmp	r3, #0
 800f874:	d00e      	beq.n	800f894 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800f876:	68fb      	ldr	r3, [r7, #12]
 800f878:	7b5b      	ldrb	r3, [r3, #13]
 800f87a:	4619      	mov	r1, r3
 800f87c:	6878      	ldr	r0, [r7, #4]
 800f87e:	f001 ffcc 	bl	801181a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800f882:	68fb      	ldr	r3, [r7, #12]
 800f884:	7b5b      	ldrb	r3, [r3, #13]
 800f886:	4619      	mov	r1, r3
 800f888:	6878      	ldr	r0, [r7, #4]
 800f88a:	f001 fff7 	bl	801187c <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800f88e:	68fb      	ldr	r3, [r7, #12]
 800f890:	2200      	movs	r2, #0
 800f892:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800f89a:	69db      	ldr	r3, [r3, #28]
 800f89c:	2b00      	cmp	r3, #0
 800f89e:	d00b      	beq.n	800f8b8 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800f8a0:	687b      	ldr	r3, [r7, #4]
 800f8a2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800f8a6:	69db      	ldr	r3, [r3, #28]
 800f8a8:	4618      	mov	r0, r3
 800f8aa:	f004 ff11 	bl	80146d0 <free>
    phost->pActiveClass->pData = 0U;
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800f8b4:	2200      	movs	r2, #0
 800f8b6:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800f8b8:	2300      	movs	r3, #0
}
 800f8ba:	4618      	mov	r0, r3
 800f8bc:	3710      	adds	r7, #16
 800f8be:	46bd      	mov	sp, r7
 800f8c0:	bd80      	pop	{r7, pc}

0800f8c2 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800f8c2:	b580      	push	{r7, lr}
 800f8c4:	b084      	sub	sp, #16
 800f8c6:	af00      	add	r7, sp, #0
 800f8c8:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800f8ca:	687b      	ldr	r3, [r7, #4]
 800f8cc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800f8d0:	69db      	ldr	r3, [r3, #28]
 800f8d2:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800f8d4:	68fb      	ldr	r3, [r7, #12]
 800f8d6:	3340      	adds	r3, #64	@ 0x40
 800f8d8:	4619      	mov	r1, r3
 800f8da:	6878      	ldr	r0, [r7, #4]
 800f8dc:	f000 f8b1 	bl	800fa42 <GetLineCoding>
 800f8e0:	4603      	mov	r3, r0
 800f8e2:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800f8e4:	7afb      	ldrb	r3, [r7, #11]
 800f8e6:	2b00      	cmp	r3, #0
 800f8e8:	d105      	bne.n	800f8f6 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800f8ea:	687b      	ldr	r3, [r7, #4]
 800f8ec:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800f8f0:	2102      	movs	r1, #2
 800f8f2:	6878      	ldr	r0, [r7, #4]
 800f8f4:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800f8f6:	7afb      	ldrb	r3, [r7, #11]
}
 800f8f8:	4618      	mov	r0, r3
 800f8fa:	3710      	adds	r7, #16
 800f8fc:	46bd      	mov	sp, r7
 800f8fe:	bd80      	pop	{r7, pc}

0800f900 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800f900:	b580      	push	{r7, lr}
 800f902:	b084      	sub	sp, #16
 800f904:	af00      	add	r7, sp, #0
 800f906:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800f908:	2301      	movs	r3, #1
 800f90a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800f90c:	2300      	movs	r3, #0
 800f90e:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800f910:	687b      	ldr	r3, [r7, #4]
 800f912:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800f916:	69db      	ldr	r3, [r3, #28]
 800f918:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800f91a:	68bb      	ldr	r3, [r7, #8]
 800f91c:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800f920:	2b04      	cmp	r3, #4
 800f922:	d877      	bhi.n	800fa14 <USBH_CDC_Process+0x114>
 800f924:	a201      	add	r2, pc, #4	@ (adr r2, 800f92c <USBH_CDC_Process+0x2c>)
 800f926:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f92a:	bf00      	nop
 800f92c:	0800f941 	.word	0x0800f941
 800f930:	0800f947 	.word	0x0800f947
 800f934:	0800f977 	.word	0x0800f977
 800f938:	0800f9eb 	.word	0x0800f9eb
 800f93c:	0800f9f9 	.word	0x0800f9f9
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800f940:	2300      	movs	r3, #0
 800f942:	73fb      	strb	r3, [r7, #15]
      break;
 800f944:	e06d      	b.n	800fa22 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800f946:	68bb      	ldr	r3, [r7, #8]
 800f948:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f94a:	4619      	mov	r1, r3
 800f94c:	6878      	ldr	r0, [r7, #4]
 800f94e:	f000 f897 	bl	800fa80 <SetLineCoding>
 800f952:	4603      	mov	r3, r0
 800f954:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800f956:	7bbb      	ldrb	r3, [r7, #14]
 800f958:	2b00      	cmp	r3, #0
 800f95a:	d104      	bne.n	800f966 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800f95c:	68bb      	ldr	r3, [r7, #8]
 800f95e:	2202      	movs	r2, #2
 800f960:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800f964:	e058      	b.n	800fa18 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800f966:	7bbb      	ldrb	r3, [r7, #14]
 800f968:	2b01      	cmp	r3, #1
 800f96a:	d055      	beq.n	800fa18 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800f96c:	68bb      	ldr	r3, [r7, #8]
 800f96e:	2204      	movs	r2, #4
 800f970:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800f974:	e050      	b.n	800fa18 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800f976:	68bb      	ldr	r3, [r7, #8]
 800f978:	3340      	adds	r3, #64	@ 0x40
 800f97a:	4619      	mov	r1, r3
 800f97c:	6878      	ldr	r0, [r7, #4]
 800f97e:	f000 f860 	bl	800fa42 <GetLineCoding>
 800f982:	4603      	mov	r3, r0
 800f984:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800f986:	7bbb      	ldrb	r3, [r7, #14]
 800f988:	2b00      	cmp	r3, #0
 800f98a:	d126      	bne.n	800f9da <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800f98c:	68bb      	ldr	r3, [r7, #8]
 800f98e:	2200      	movs	r2, #0
 800f990:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800f994:	68bb      	ldr	r3, [r7, #8]
 800f996:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800f99a:	68bb      	ldr	r3, [r7, #8]
 800f99c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f99e:	791b      	ldrb	r3, [r3, #4]
 800f9a0:	429a      	cmp	r2, r3
 800f9a2:	d13b      	bne.n	800fa1c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800f9a4:	68bb      	ldr	r3, [r7, #8]
 800f9a6:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800f9aa:	68bb      	ldr	r3, [r7, #8]
 800f9ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f9ae:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800f9b0:	429a      	cmp	r2, r3
 800f9b2:	d133      	bne.n	800fa1c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800f9b4:	68bb      	ldr	r3, [r7, #8]
 800f9b6:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 800f9ba:	68bb      	ldr	r3, [r7, #8]
 800f9bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f9be:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800f9c0:	429a      	cmp	r2, r3
 800f9c2:	d12b      	bne.n	800fa1c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800f9c4:	68bb      	ldr	r3, [r7, #8]
 800f9c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800f9c8:	68bb      	ldr	r3, [r7, #8]
 800f9ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f9cc:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800f9ce:	429a      	cmp	r2, r3
 800f9d0:	d124      	bne.n	800fa1c <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800f9d2:	6878      	ldr	r0, [r7, #4]
 800f9d4:	f000 f96a 	bl	800fcac <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800f9d8:	e020      	b.n	800fa1c <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800f9da:	7bbb      	ldrb	r3, [r7, #14]
 800f9dc:	2b01      	cmp	r3, #1
 800f9de:	d01d      	beq.n	800fa1c <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800f9e0:	68bb      	ldr	r3, [r7, #8]
 800f9e2:	2204      	movs	r2, #4
 800f9e4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800f9e8:	e018      	b.n	800fa1c <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800f9ea:	6878      	ldr	r0, [r7, #4]
 800f9ec:	f000 f867 	bl	800fabe <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800f9f0:	6878      	ldr	r0, [r7, #4]
 800f9f2:	f000 f8e6 	bl	800fbc2 <CDC_ProcessReception>
      break;
 800f9f6:	e014      	b.n	800fa22 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800f9f8:	2100      	movs	r1, #0
 800f9fa:	6878      	ldr	r0, [r7, #4]
 800f9fc:	f001 f8ff 	bl	8010bfe <USBH_ClrFeature>
 800fa00:	4603      	mov	r3, r0
 800fa02:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800fa04:	7bbb      	ldrb	r3, [r7, #14]
 800fa06:	2b00      	cmp	r3, #0
 800fa08:	d10a      	bne.n	800fa20 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800fa0a:	68bb      	ldr	r3, [r7, #8]
 800fa0c:	2200      	movs	r2, #0
 800fa0e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 800fa12:	e005      	b.n	800fa20 <USBH_CDC_Process+0x120>

    default:
      break;
 800fa14:	bf00      	nop
 800fa16:	e004      	b.n	800fa22 <USBH_CDC_Process+0x122>
      break;
 800fa18:	bf00      	nop
 800fa1a:	e002      	b.n	800fa22 <USBH_CDC_Process+0x122>
      break;
 800fa1c:	bf00      	nop
 800fa1e:	e000      	b.n	800fa22 <USBH_CDC_Process+0x122>
      break;
 800fa20:	bf00      	nop

  }

  return status;
 800fa22:	7bfb      	ldrb	r3, [r7, #15]
}
 800fa24:	4618      	mov	r0, r3
 800fa26:	3710      	adds	r7, #16
 800fa28:	46bd      	mov	sp, r7
 800fa2a:	bd80      	pop	{r7, pc}

0800fa2c <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800fa2c:	b480      	push	{r7}
 800fa2e:	b083      	sub	sp, #12
 800fa30:	af00      	add	r7, sp, #0
 800fa32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800fa34:	2300      	movs	r3, #0
}
 800fa36:	4618      	mov	r0, r3
 800fa38:	370c      	adds	r7, #12
 800fa3a:	46bd      	mov	sp, r7
 800fa3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa40:	4770      	bx	lr

0800fa42 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800fa42:	b580      	push	{r7, lr}
 800fa44:	b082      	sub	sp, #8
 800fa46:	af00      	add	r7, sp, #0
 800fa48:	6078      	str	r0, [r7, #4]
 800fa4a:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	22a1      	movs	r2, #161	@ 0xa1
 800fa50:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800fa52:	687b      	ldr	r3, [r7, #4]
 800fa54:	2221      	movs	r2, #33	@ 0x21
 800fa56:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	2200      	movs	r2, #0
 800fa5c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	2200      	movs	r2, #0
 800fa62:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	2207      	movs	r2, #7
 800fa68:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800fa6a:	683b      	ldr	r3, [r7, #0]
 800fa6c:	2207      	movs	r2, #7
 800fa6e:	4619      	mov	r1, r3
 800fa70:	6878      	ldr	r0, [r7, #4]
 800fa72:	f001 fbf9 	bl	8011268 <USBH_CtlReq>
 800fa76:	4603      	mov	r3, r0
}
 800fa78:	4618      	mov	r0, r3
 800fa7a:	3708      	adds	r7, #8
 800fa7c:	46bd      	mov	sp, r7
 800fa7e:	bd80      	pop	{r7, pc}

0800fa80 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800fa80:	b580      	push	{r7, lr}
 800fa82:	b082      	sub	sp, #8
 800fa84:	af00      	add	r7, sp, #0
 800fa86:	6078      	str	r0, [r7, #4]
 800fa88:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800fa8a:	687b      	ldr	r3, [r7, #4]
 800fa8c:	2221      	movs	r2, #33	@ 0x21
 800fa8e:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800fa90:	687b      	ldr	r3, [r7, #4]
 800fa92:	2220      	movs	r2, #32
 800fa94:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800fa96:	687b      	ldr	r3, [r7, #4]
 800fa98:	2200      	movs	r2, #0
 800fa9a:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	2200      	movs	r2, #0
 800faa0:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800faa2:	687b      	ldr	r3, [r7, #4]
 800faa4:	2207      	movs	r2, #7
 800faa6:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800faa8:	683b      	ldr	r3, [r7, #0]
 800faaa:	2207      	movs	r2, #7
 800faac:	4619      	mov	r1, r3
 800faae:	6878      	ldr	r0, [r7, #4]
 800fab0:	f001 fbda 	bl	8011268 <USBH_CtlReq>
 800fab4:	4603      	mov	r3, r0
}
 800fab6:	4618      	mov	r0, r3
 800fab8:	3708      	adds	r7, #8
 800faba:	46bd      	mov	sp, r7
 800fabc:	bd80      	pop	{r7, pc}

0800fabe <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800fabe:	b580      	push	{r7, lr}
 800fac0:	b086      	sub	sp, #24
 800fac2:	af02      	add	r7, sp, #8
 800fac4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800fac6:	687b      	ldr	r3, [r7, #4]
 800fac8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800facc:	69db      	ldr	r3, [r3, #28]
 800face:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800fad0:	2300      	movs	r3, #0
 800fad2:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800fad4:	68fb      	ldr	r3, [r7, #12]
 800fad6:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800fada:	2b01      	cmp	r3, #1
 800fadc:	d002      	beq.n	800fae4 <CDC_ProcessTransmission+0x26>
 800fade:	2b02      	cmp	r3, #2
 800fae0:	d023      	beq.n	800fb2a <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800fae2:	e06a      	b.n	800fbba <CDC_ProcessTransmission+0xfc>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800fae4:	68fb      	ldr	r3, [r7, #12]
 800fae6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fae8:	68fa      	ldr	r2, [r7, #12]
 800faea:	8b12      	ldrh	r2, [r2, #24]
 800faec:	4293      	cmp	r3, r2
 800faee:	d90b      	bls.n	800fb08 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 800faf0:	68fb      	ldr	r3, [r7, #12]
 800faf2:	69d9      	ldr	r1, [r3, #28]
 800faf4:	68fb      	ldr	r3, [r7, #12]
 800faf6:	8b1a      	ldrh	r2, [r3, #24]
 800faf8:	68fb      	ldr	r3, [r7, #12]
 800fafa:	7b5b      	ldrb	r3, [r3, #13]
 800fafc:	2001      	movs	r0, #1
 800fafe:	9000      	str	r0, [sp, #0]
 800fb00:	6878      	ldr	r0, [r7, #4]
 800fb02:	f001 fe28 	bl	8011756 <USBH_BulkSendData>
 800fb06:	e00b      	b.n	800fb20 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 800fb08:	68fb      	ldr	r3, [r7, #12]
 800fb0a:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 800fb0c:	68fb      	ldr	r3, [r7, #12]
 800fb0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 800fb10:	b29a      	uxth	r2, r3
 800fb12:	68fb      	ldr	r3, [r7, #12]
 800fb14:	7b5b      	ldrb	r3, [r3, #13]
 800fb16:	2001      	movs	r0, #1
 800fb18:	9000      	str	r0, [sp, #0]
 800fb1a:	6878      	ldr	r0, [r7, #4]
 800fb1c:	f001 fe1b 	bl	8011756 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800fb20:	68fb      	ldr	r3, [r7, #12]
 800fb22:	2202      	movs	r2, #2
 800fb24:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800fb28:	e047      	b.n	800fbba <CDC_ProcessTransmission+0xfc>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800fb2a:	68fb      	ldr	r3, [r7, #12]
 800fb2c:	7b5b      	ldrb	r3, [r3, #13]
 800fb2e:	4619      	mov	r1, r3
 800fb30:	6878      	ldr	r0, [r7, #4]
 800fb32:	f004 fd15 	bl	8014560 <USBH_LL_GetURBState>
 800fb36:	4603      	mov	r3, r0
 800fb38:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800fb3a:	7afb      	ldrb	r3, [r7, #11]
 800fb3c:	2b01      	cmp	r3, #1
 800fb3e:	d12e      	bne.n	800fb9e <CDC_ProcessTransmission+0xe0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800fb40:	68fb      	ldr	r3, [r7, #12]
 800fb42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fb44:	68fa      	ldr	r2, [r7, #12]
 800fb46:	8b12      	ldrh	r2, [r2, #24]
 800fb48:	4293      	cmp	r3, r2
 800fb4a:	d90e      	bls.n	800fb6a <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800fb4c:	68fb      	ldr	r3, [r7, #12]
 800fb4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fb50:	68fa      	ldr	r2, [r7, #12]
 800fb52:	8b12      	ldrh	r2, [r2, #24]
 800fb54:	1a9a      	subs	r2, r3, r2
 800fb56:	68fb      	ldr	r3, [r7, #12]
 800fb58:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800fb5a:	68fb      	ldr	r3, [r7, #12]
 800fb5c:	69db      	ldr	r3, [r3, #28]
 800fb5e:	68fa      	ldr	r2, [r7, #12]
 800fb60:	8b12      	ldrh	r2, [r2, #24]
 800fb62:	441a      	add	r2, r3
 800fb64:	68fb      	ldr	r3, [r7, #12]
 800fb66:	61da      	str	r2, [r3, #28]
 800fb68:	e002      	b.n	800fb70 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800fb6a:	68fb      	ldr	r3, [r7, #12]
 800fb6c:	2200      	movs	r2, #0
 800fb6e:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800fb70:	68fb      	ldr	r3, [r7, #12]
 800fb72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fb74:	2b00      	cmp	r3, #0
 800fb76:	d004      	beq.n	800fb82 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800fb78:	68fb      	ldr	r3, [r7, #12]
 800fb7a:	2201      	movs	r2, #1
 800fb7c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 800fb80:	e006      	b.n	800fb90 <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800fb82:	68fb      	ldr	r3, [r7, #12]
 800fb84:	2200      	movs	r2, #0
 800fb86:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 800fb8a:	6878      	ldr	r0, [r7, #4]
 800fb8c:	f000 f87a 	bl	800fc84 <USBH_CDC_TransmitCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 800fb90:	2300      	movs	r3, #0
 800fb92:	2200      	movs	r2, #0
 800fb94:	2104      	movs	r1, #4
 800fb96:	6878      	ldr	r0, [r7, #4]
 800fb98:	f000 febc 	bl	8010914 <USBH_OS_PutMessage>
      break;
 800fb9c:	e00c      	b.n	800fbb8 <CDC_ProcessTransmission+0xfa>
        if (URB_Status == USBH_URB_NOTREADY)
 800fb9e:	7afb      	ldrb	r3, [r7, #11]
 800fba0:	2b02      	cmp	r3, #2
 800fba2:	d109      	bne.n	800fbb8 <CDC_ProcessTransmission+0xfa>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800fba4:	68fb      	ldr	r3, [r7, #12]
 800fba6:	2201      	movs	r2, #1
 800fba8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 800fbac:	2300      	movs	r3, #0
 800fbae:	2200      	movs	r2, #0
 800fbb0:	2104      	movs	r1, #4
 800fbb2:	6878      	ldr	r0, [r7, #4]
 800fbb4:	f000 feae 	bl	8010914 <USBH_OS_PutMessage>
      break;
 800fbb8:	bf00      	nop
  }
}
 800fbba:	bf00      	nop
 800fbbc:	3710      	adds	r7, #16
 800fbbe:	46bd      	mov	sp, r7
 800fbc0:	bd80      	pop	{r7, pc}

0800fbc2 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800fbc2:	b580      	push	{r7, lr}
 800fbc4:	b086      	sub	sp, #24
 800fbc6:	af00      	add	r7, sp, #0
 800fbc8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800fbd0:	69db      	ldr	r3, [r3, #28]
 800fbd2:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800fbd4:	2300      	movs	r3, #0
 800fbd6:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800fbd8:	697b      	ldr	r3, [r7, #20]
 800fbda:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 800fbde:	2b03      	cmp	r3, #3
 800fbe0:	d002      	beq.n	800fbe8 <CDC_ProcessReception+0x26>
 800fbe2:	2b04      	cmp	r3, #4
 800fbe4:	d00e      	beq.n	800fc04 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 800fbe6:	e049      	b.n	800fc7c <CDC_ProcessReception+0xba>
      (void)USBH_BulkReceiveData(phost,
 800fbe8:	697b      	ldr	r3, [r7, #20]
 800fbea:	6a19      	ldr	r1, [r3, #32]
 800fbec:	697b      	ldr	r3, [r7, #20]
 800fbee:	8b5a      	ldrh	r2, [r3, #26]
 800fbf0:	697b      	ldr	r3, [r7, #20]
 800fbf2:	7b1b      	ldrb	r3, [r3, #12]
 800fbf4:	6878      	ldr	r0, [r7, #4]
 800fbf6:	f001 fdd3 	bl	80117a0 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800fbfa:	697b      	ldr	r3, [r7, #20]
 800fbfc:	2204      	movs	r2, #4
 800fbfe:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800fc02:	e03b      	b.n	800fc7c <CDC_ProcessReception+0xba>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800fc04:	697b      	ldr	r3, [r7, #20]
 800fc06:	7b1b      	ldrb	r3, [r3, #12]
 800fc08:	4619      	mov	r1, r3
 800fc0a:	6878      	ldr	r0, [r7, #4]
 800fc0c:	f004 fca8 	bl	8014560 <USBH_LL_GetURBState>
 800fc10:	4603      	mov	r3, r0
 800fc12:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800fc14:	7cfb      	ldrb	r3, [r7, #19]
 800fc16:	2b01      	cmp	r3, #1
 800fc18:	d12f      	bne.n	800fc7a <CDC_ProcessReception+0xb8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800fc1a:	697b      	ldr	r3, [r7, #20]
 800fc1c:	7b1b      	ldrb	r3, [r3, #12]
 800fc1e:	4619      	mov	r1, r3
 800fc20:	6878      	ldr	r0, [r7, #4]
 800fc22:	f004 fc1d 	bl	8014460 <USBH_LL_GetLastXferSize>
 800fc26:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 800fc28:	697b      	ldr	r3, [r7, #20]
 800fc2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fc2c:	68fa      	ldr	r2, [r7, #12]
 800fc2e:	429a      	cmp	r2, r3
 800fc30:	d016      	beq.n	800fc60 <CDC_ProcessReception+0x9e>
 800fc32:	697b      	ldr	r3, [r7, #20]
 800fc34:	8b5b      	ldrh	r3, [r3, #26]
 800fc36:	461a      	mov	r2, r3
 800fc38:	68fb      	ldr	r3, [r7, #12]
 800fc3a:	4293      	cmp	r3, r2
 800fc3c:	d110      	bne.n	800fc60 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800fc3e:	697b      	ldr	r3, [r7, #20]
 800fc40:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800fc42:	68fb      	ldr	r3, [r7, #12]
 800fc44:	1ad2      	subs	r2, r2, r3
 800fc46:	697b      	ldr	r3, [r7, #20]
 800fc48:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 800fc4a:	697b      	ldr	r3, [r7, #20]
 800fc4c:	6a1a      	ldr	r2, [r3, #32]
 800fc4e:	68fb      	ldr	r3, [r7, #12]
 800fc50:	441a      	add	r2, r3
 800fc52:	697b      	ldr	r3, [r7, #20]
 800fc54:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800fc56:	697b      	ldr	r3, [r7, #20]
 800fc58:	2203      	movs	r2, #3
 800fc5a:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
 800fc5e:	e006      	b.n	800fc6e <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800fc60:	697b      	ldr	r3, [r7, #20]
 800fc62:	2200      	movs	r2, #0
 800fc64:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800fc68:	6878      	ldr	r0, [r7, #4]
 800fc6a:	f000 f815 	bl	800fc98 <USBH_CDC_ReceiveCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 800fc6e:	2300      	movs	r3, #0
 800fc70:	2200      	movs	r2, #0
 800fc72:	2104      	movs	r1, #4
 800fc74:	6878      	ldr	r0, [r7, #4]
 800fc76:	f000 fe4d 	bl	8010914 <USBH_OS_PutMessage>
      break;
 800fc7a:	bf00      	nop
  }
}
 800fc7c:	bf00      	nop
 800fc7e:	3718      	adds	r7, #24
 800fc80:	46bd      	mov	sp, r7
 800fc82:	bd80      	pop	{r7, pc}

0800fc84 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800fc84:	b480      	push	{r7}
 800fc86:	b083      	sub	sp, #12
 800fc88:	af00      	add	r7, sp, #0
 800fc8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800fc8c:	bf00      	nop
 800fc8e:	370c      	adds	r7, #12
 800fc90:	46bd      	mov	sp, r7
 800fc92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc96:	4770      	bx	lr

0800fc98 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800fc98:	b480      	push	{r7}
 800fc9a:	b083      	sub	sp, #12
 800fc9c:	af00      	add	r7, sp, #0
 800fc9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800fca0:	bf00      	nop
 800fca2:	370c      	adds	r7, #12
 800fca4:	46bd      	mov	sp, r7
 800fca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcaa:	4770      	bx	lr

0800fcac <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800fcac:	b480      	push	{r7}
 800fcae:	b083      	sub	sp, #12
 800fcb0:	af00      	add	r7, sp, #0
 800fcb2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800fcb4:	bf00      	nop
 800fcb6:	370c      	adds	r7, #12
 800fcb8:	46bd      	mov	sp, r7
 800fcba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcbe:	4770      	bx	lr

0800fcc0 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 800fcc0:	b5b0      	push	{r4, r5, r7, lr}
 800fcc2:	b090      	sub	sp, #64	@ 0x40
 800fcc4:	af00      	add	r7, sp, #0
 800fcc6:	60f8      	str	r0, [r7, #12]
 800fcc8:	60b9      	str	r1, [r7, #8]
 800fcca:	4613      	mov	r3, r2
 800fccc:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800fcce:	68fb      	ldr	r3, [r7, #12]
 800fcd0:	2b00      	cmp	r3, #0
 800fcd2:	d101      	bne.n	800fcd8 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800fcd4:	2302      	movs	r3, #2
 800fcd6:	e04d      	b.n	800fd74 <USBH_Init+0xb4>
  }

  /* Set DRiver ID */
  phost->id = id;
 800fcd8:	68fb      	ldr	r3, [r7, #12]
 800fcda:	79fa      	ldrb	r2, [r7, #7]
 800fcdc:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800fce0:	68fb      	ldr	r3, [r7, #12]
 800fce2:	2200      	movs	r2, #0
 800fce4:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 800fce8:	68fb      	ldr	r3, [r7, #12]
 800fcea:	2200      	movs	r2, #0
 800fcec:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800fcf0:	68f8      	ldr	r0, [r7, #12]
 800fcf2:	f000 f847 	bl	800fd84 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800fcf6:	68fb      	ldr	r3, [r7, #12]
 800fcf8:	2200      	movs	r2, #0
 800fcfa:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 800fcfe:	68fb      	ldr	r3, [r7, #12]
 800fd00:	2200      	movs	r2, #0
 800fd02:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800fd06:	68fb      	ldr	r3, [r7, #12]
 800fd08:	2200      	movs	r2, #0
 800fd0a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800fd0e:	68fb      	ldr	r3, [r7, #12]
 800fd10:	2200      	movs	r2, #0
 800fd12:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800fd16:	68bb      	ldr	r3, [r7, #8]
 800fd18:	2b00      	cmp	r3, #0
 800fd1a:	d003      	beq.n	800fd24 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800fd1c:	68fb      	ldr	r3, [r7, #12]
 800fd1e:	68ba      	ldr	r2, [r7, #8]
 800fd20:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#if (USBH_USE_OS == 1U)
#if (osCMSIS < 0x20000U)

  /* Create USB Host Queue */
  osMessageQDef(USBH_Queue, MSGQUEUE_OBJECTS, uint16_t);
 800fd24:	4b15      	ldr	r3, [pc, #84]	@ (800fd7c <USBH_Init+0xbc>)
 800fd26:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 800fd2a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800fd2c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  phost->os_event = osMessageCreate(osMessageQ(USBH_Queue), NULL);
 800fd30:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800fd34:	2100      	movs	r1, #0
 800fd36:	4618      	mov	r0, r3
 800fd38:	f001 feea 	bl	8011b10 <osMessageCreate>
 800fd3c:	4602      	mov	r2, r0
 800fd3e:	68fb      	ldr	r3, [r7, #12]
 800fd40:	f8c3 23d8 	str.w	r2, [r3, #984]	@ 0x3d8

  /* Create USB Host Task */
#if defined (USBH_PROCESS_STACK_SIZE)
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, USBH_PROCESS_STACK_SIZE);
 800fd44:	4b0e      	ldr	r3, [pc, #56]	@ (800fd80 <USBH_Init+0xc0>)
 800fd46:	f107 0414 	add.w	r4, r7, #20
 800fd4a:	461d      	mov	r5, r3
 800fd4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800fd4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800fd50:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800fd54:	e884 0007 	stmia.w	r4, {r0, r1, r2}
#else
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, 8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);
 800fd58:	f107 0314 	add.w	r3, r7, #20
 800fd5c:	68f9      	ldr	r1, [r7, #12]
 800fd5e:	4618      	mov	r0, r3
 800fd60:	f001 fe76 	bl	8011a50 <osThreadCreate>
 800fd64:	4602      	mov	r2, r0
 800fd66:	68fb      	ldr	r3, [r7, #12]
 800fd68:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800fd6c:	68f8      	ldr	r0, [r7, #12]
 800fd6e:	f004 fac3 	bl	80142f8 <USBH_LL_Init>

  return USBH_OK;
 800fd72:	2300      	movs	r3, #0
}
 800fd74:	4618      	mov	r0, r3
 800fd76:	3740      	adds	r7, #64	@ 0x40
 800fd78:	46bd      	mov	sp, r7
 800fd7a:	bdb0      	pop	{r4, r5, r7, pc}
 800fd7c:	080149c8 	.word	0x080149c8
 800fd80:	080149e4 	.word	0x080149e4

0800fd84 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800fd84:	b580      	push	{r7, lr}
 800fd86:	b084      	sub	sp, #16
 800fd88:	af00      	add	r7, sp, #0
 800fd8a:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800fd8c:	2300      	movs	r3, #0
 800fd8e:	60fb      	str	r3, [r7, #12]
 800fd90:	e009      	b.n	800fda6 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 800fd92:	687a      	ldr	r2, [r7, #4]
 800fd94:	68fb      	ldr	r3, [r7, #12]
 800fd96:	33e0      	adds	r3, #224	@ 0xe0
 800fd98:	009b      	lsls	r3, r3, #2
 800fd9a:	4413      	add	r3, r2
 800fd9c:	2200      	movs	r2, #0
 800fd9e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800fda0:	68fb      	ldr	r3, [r7, #12]
 800fda2:	3301      	adds	r3, #1
 800fda4:	60fb      	str	r3, [r7, #12]
 800fda6:	68fb      	ldr	r3, [r7, #12]
 800fda8:	2b0f      	cmp	r3, #15
 800fdaa:	d9f2      	bls.n	800fd92 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800fdac:	2300      	movs	r3, #0
 800fdae:	60fb      	str	r3, [r7, #12]
 800fdb0:	e009      	b.n	800fdc6 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 800fdb2:	687a      	ldr	r2, [r7, #4]
 800fdb4:	68fb      	ldr	r3, [r7, #12]
 800fdb6:	4413      	add	r3, r2
 800fdb8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800fdbc:	2200      	movs	r2, #0
 800fdbe:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800fdc0:	68fb      	ldr	r3, [r7, #12]
 800fdc2:	3301      	adds	r3, #1
 800fdc4:	60fb      	str	r3, [r7, #12]
 800fdc6:	68fb      	ldr	r3, [r7, #12]
 800fdc8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fdcc:	d3f1      	bcc.n	800fdb2 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 800fdce:	687b      	ldr	r3, [r7, #4]
 800fdd0:	2200      	movs	r2, #0
 800fdd2:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800fdd4:	687b      	ldr	r3, [r7, #4]
 800fdd6:	2200      	movs	r2, #0
 800fdd8:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	2201      	movs	r2, #1
 800fdde:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800fde0:	687b      	ldr	r3, [r7, #4]
 800fde2:	2200      	movs	r2, #0
 800fde4:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	2201      	movs	r2, #1
 800fdec:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800fdee:	687b      	ldr	r3, [r7, #4]
 800fdf0:	2240      	movs	r2, #64	@ 0x40
 800fdf2:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	2200      	movs	r2, #0
 800fdf8:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800fdfa:	687b      	ldr	r3, [r7, #4]
 800fdfc:	2200      	movs	r2, #0
 800fdfe:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	2201      	movs	r2, #1
 800fe06:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	2200      	movs	r2, #0
 800fe0e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	2200      	movs	r2, #0
 800fe16:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	331c      	adds	r3, #28
 800fe1e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800fe22:	2100      	movs	r1, #0
 800fe24:	4618      	mov	r0, r3
 800fe26:	f004 fd09 	bl	801483c <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800fe2a:	687b      	ldr	r3, [r7, #4]
 800fe2c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800fe30:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800fe34:	2100      	movs	r1, #0
 800fe36:	4618      	mov	r0, r3
 800fe38:	f004 fd00 	bl	801483c <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800fe3c:	687b      	ldr	r3, [r7, #4]
 800fe3e:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800fe42:	2212      	movs	r2, #18
 800fe44:	2100      	movs	r1, #0
 800fe46:	4618      	mov	r0, r3
 800fe48:	f004 fcf8 	bl	801483c <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800fe4c:	687b      	ldr	r3, [r7, #4]
 800fe4e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800fe52:	223e      	movs	r2, #62	@ 0x3e
 800fe54:	2100      	movs	r1, #0
 800fe56:	4618      	mov	r0, r3
 800fe58:	f004 fcf0 	bl	801483c <memset>

  return USBH_OK;
 800fe5c:	2300      	movs	r3, #0
}
 800fe5e:	4618      	mov	r0, r3
 800fe60:	3710      	adds	r7, #16
 800fe62:	46bd      	mov	sp, r7
 800fe64:	bd80      	pop	{r7, pc}

0800fe66 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800fe66:	b480      	push	{r7}
 800fe68:	b085      	sub	sp, #20
 800fe6a:	af00      	add	r7, sp, #0
 800fe6c:	6078      	str	r0, [r7, #4]
 800fe6e:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800fe70:	2300      	movs	r3, #0
 800fe72:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800fe74:	683b      	ldr	r3, [r7, #0]
 800fe76:	2b00      	cmp	r3, #0
 800fe78:	d016      	beq.n	800fea8 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800fe80:	2b00      	cmp	r3, #0
 800fe82:	d10e      	bne.n	800fea2 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800fe84:	687b      	ldr	r3, [r7, #4]
 800fe86:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800fe8a:	1c59      	adds	r1, r3, #1
 800fe8c:	687a      	ldr	r2, [r7, #4]
 800fe8e:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 800fe92:	687a      	ldr	r2, [r7, #4]
 800fe94:	33de      	adds	r3, #222	@ 0xde
 800fe96:	6839      	ldr	r1, [r7, #0]
 800fe98:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800fe9c:	2300      	movs	r3, #0
 800fe9e:	73fb      	strb	r3, [r7, #15]
 800fea0:	e004      	b.n	800feac <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800fea2:	2302      	movs	r3, #2
 800fea4:	73fb      	strb	r3, [r7, #15]
 800fea6:	e001      	b.n	800feac <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800fea8:	2302      	movs	r3, #2
 800feaa:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800feac:	7bfb      	ldrb	r3, [r7, #15]
}
 800feae:	4618      	mov	r0, r3
 800feb0:	3714      	adds	r7, #20
 800feb2:	46bd      	mov	sp, r7
 800feb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800feb8:	4770      	bx	lr

0800feba <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800feba:	b480      	push	{r7}
 800febc:	b085      	sub	sp, #20
 800febe:	af00      	add	r7, sp, #0
 800fec0:	6078      	str	r0, [r7, #4]
 800fec2:	460b      	mov	r3, r1
 800fec4:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800fec6:	2300      	movs	r3, #0
 800fec8:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800feca:	687b      	ldr	r3, [r7, #4]
 800fecc:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 800fed0:	78fa      	ldrb	r2, [r7, #3]
 800fed2:	429a      	cmp	r2, r3
 800fed4:	d204      	bcs.n	800fee0 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	78fa      	ldrb	r2, [r7, #3]
 800feda:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 800fede:	e001      	b.n	800fee4 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800fee0:	2302      	movs	r3, #2
 800fee2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800fee4:	7bfb      	ldrb	r3, [r7, #15]
}
 800fee6:	4618      	mov	r0, r3
 800fee8:	3714      	adds	r7, #20
 800feea:	46bd      	mov	sp, r7
 800feec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fef0:	4770      	bx	lr

0800fef2 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800fef2:	b480      	push	{r7}
 800fef4:	b087      	sub	sp, #28
 800fef6:	af00      	add	r7, sp, #0
 800fef8:	6078      	str	r0, [r7, #4]
 800fefa:	4608      	mov	r0, r1
 800fefc:	4611      	mov	r1, r2
 800fefe:	461a      	mov	r2, r3
 800ff00:	4603      	mov	r3, r0
 800ff02:	70fb      	strb	r3, [r7, #3]
 800ff04:	460b      	mov	r3, r1
 800ff06:	70bb      	strb	r3, [r7, #2]
 800ff08:	4613      	mov	r3, r2
 800ff0a:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800ff0c:	2300      	movs	r3, #0
 800ff0e:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800ff10:	2300      	movs	r3, #0
 800ff12:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800ff1a:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800ff1c:	e025      	b.n	800ff6a <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800ff1e:	7dfb      	ldrb	r3, [r7, #23]
 800ff20:	221a      	movs	r2, #26
 800ff22:	fb02 f303 	mul.w	r3, r2, r3
 800ff26:	3308      	adds	r3, #8
 800ff28:	68fa      	ldr	r2, [r7, #12]
 800ff2a:	4413      	add	r3, r2
 800ff2c:	3302      	adds	r3, #2
 800ff2e:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800ff30:	693b      	ldr	r3, [r7, #16]
 800ff32:	795b      	ldrb	r3, [r3, #5]
 800ff34:	78fa      	ldrb	r2, [r7, #3]
 800ff36:	429a      	cmp	r2, r3
 800ff38:	d002      	beq.n	800ff40 <USBH_FindInterface+0x4e>
 800ff3a:	78fb      	ldrb	r3, [r7, #3]
 800ff3c:	2bff      	cmp	r3, #255	@ 0xff
 800ff3e:	d111      	bne.n	800ff64 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800ff40:	693b      	ldr	r3, [r7, #16]
 800ff42:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800ff44:	78ba      	ldrb	r2, [r7, #2]
 800ff46:	429a      	cmp	r2, r3
 800ff48:	d002      	beq.n	800ff50 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800ff4a:	78bb      	ldrb	r3, [r7, #2]
 800ff4c:	2bff      	cmp	r3, #255	@ 0xff
 800ff4e:	d109      	bne.n	800ff64 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800ff50:	693b      	ldr	r3, [r7, #16]
 800ff52:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800ff54:	787a      	ldrb	r2, [r7, #1]
 800ff56:	429a      	cmp	r2, r3
 800ff58:	d002      	beq.n	800ff60 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800ff5a:	787b      	ldrb	r3, [r7, #1]
 800ff5c:	2bff      	cmp	r3, #255	@ 0xff
 800ff5e:	d101      	bne.n	800ff64 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800ff60:	7dfb      	ldrb	r3, [r7, #23]
 800ff62:	e006      	b.n	800ff72 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800ff64:	7dfb      	ldrb	r3, [r7, #23]
 800ff66:	3301      	adds	r3, #1
 800ff68:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800ff6a:	7dfb      	ldrb	r3, [r7, #23]
 800ff6c:	2b01      	cmp	r3, #1
 800ff6e:	d9d6      	bls.n	800ff1e <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800ff70:	23ff      	movs	r3, #255	@ 0xff
}
 800ff72:	4618      	mov	r0, r3
 800ff74:	371c      	adds	r7, #28
 800ff76:	46bd      	mov	sp, r7
 800ff78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff7c:	4770      	bx	lr

0800ff7e <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 800ff7e:	b580      	push	{r7, lr}
 800ff80:	b082      	sub	sp, #8
 800ff82:	af00      	add	r7, sp, #0
 800ff84:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800ff86:	6878      	ldr	r0, [r7, #4]
 800ff88:	f004 f9f2 	bl	8014370 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800ff8c:	2101      	movs	r1, #1
 800ff8e:	6878      	ldr	r0, [r7, #4]
 800ff90:	f004 faf9 	bl	8014586 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800ff94:	2300      	movs	r3, #0
}
 800ff96:	4618      	mov	r0, r3
 800ff98:	3708      	adds	r7, #8
 800ff9a:	46bd      	mov	sp, r7
 800ff9c:	bd80      	pop	{r7, pc}
	...

0800ffa0 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 800ffa0:	b580      	push	{r7, lr}
 800ffa2:	b088      	sub	sp, #32
 800ffa4:	af04      	add	r7, sp, #16
 800ffa6:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800ffa8:	2302      	movs	r3, #2
 800ffaa:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800ffac:	2300      	movs	r3, #0
 800ffae:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800ffb0:	687b      	ldr	r3, [r7, #4]
 800ffb2:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800ffb6:	b2db      	uxtb	r3, r3
 800ffb8:	2b01      	cmp	r3, #1
 800ffba:	d102      	bne.n	800ffc2 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800ffbc:	687b      	ldr	r3, [r7, #4]
 800ffbe:	2203      	movs	r2, #3
 800ffc0:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800ffc2:	687b      	ldr	r3, [r7, #4]
 800ffc4:	781b      	ldrb	r3, [r3, #0]
 800ffc6:	b2db      	uxtb	r3, r3
 800ffc8:	2b0b      	cmp	r3, #11
 800ffca:	f200 81f5 	bhi.w	80103b8 <USBH_Process+0x418>
 800ffce:	a201      	add	r2, pc, #4	@ (adr r2, 800ffd4 <USBH_Process+0x34>)
 800ffd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ffd4:	08010005 	.word	0x08010005
 800ffd8:	08010043 	.word	0x08010043
 800ffdc:	080100b9 	.word	0x080100b9
 800ffe0:	08010347 	.word	0x08010347
 800ffe4:	080103b9 	.word	0x080103b9
 800ffe8:	08010165 	.word	0x08010165
 800ffec:	080102e1 	.word	0x080102e1
 800fff0:	080101a7 	.word	0x080101a7
 800fff4:	080101d3 	.word	0x080101d3
 800fff8:	080101fb 	.word	0x080101fb
 800fffc:	08010249 	.word	0x08010249
 8010000:	0801032f 	.word	0x0801032f
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8010004:	687b      	ldr	r3, [r7, #4]
 8010006:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 801000a:	b2db      	uxtb	r3, r3
 801000c:	2b00      	cmp	r3, #0
 801000e:	f000 81d5 	beq.w	80103bc <USBH_Process+0x41c>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8010012:	687b      	ldr	r3, [r7, #4]
 8010014:	2201      	movs	r2, #1
 8010016:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8010018:	20c8      	movs	r0, #200	@ 0xc8
 801001a:	f004 fafe 	bl	801461a <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 801001e:	6878      	ldr	r0, [r7, #4]
 8010020:	f004 fa03 	bl	801442a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	2200      	movs	r2, #0
 8010028:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 801002c:	687b      	ldr	r3, [r7, #4]
 801002e:	2200      	movs	r2, #0
 8010030:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8010034:	2300      	movs	r3, #0
 8010036:	2200      	movs	r2, #0
 8010038:	2101      	movs	r1, #1
 801003a:	6878      	ldr	r0, [r7, #4]
 801003c:	f000 fc6a 	bl	8010914 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8010040:	e1bc      	b.n	80103bc <USBH_Process+0x41c>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8010042:	687b      	ldr	r3, [r7, #4]
 8010044:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8010048:	b2db      	uxtb	r3, r3
 801004a:	2b01      	cmp	r3, #1
 801004c:	d107      	bne.n	801005e <USBH_Process+0xbe>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 801004e:	687b      	ldr	r3, [r7, #4]
 8010050:	2200      	movs	r2, #0
 8010052:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8010056:	687b      	ldr	r3, [r7, #4]
 8010058:	2202      	movs	r2, #2
 801005a:	701a      	strb	r2, [r3, #0]
 801005c:	e025      	b.n	80100aa <USBH_Process+0x10a>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 801005e:	687b      	ldr	r3, [r7, #4]
 8010060:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8010064:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8010068:	d914      	bls.n	8010094 <USBH_Process+0xf4>
        {
          phost->device.RstCnt++;
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8010070:	3301      	adds	r3, #1
 8010072:	b2da      	uxtb	r2, r3
 8010074:	687b      	ldr	r3, [r7, #4]
 8010076:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 801007a:	687b      	ldr	r3, [r7, #4]
 801007c:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8010080:	2b03      	cmp	r3, #3
 8010082:	d903      	bls.n	801008c <USBH_Process+0xec>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 8010084:	687b      	ldr	r3, [r7, #4]
 8010086:	220d      	movs	r2, #13
 8010088:	701a      	strb	r2, [r3, #0]
 801008a:	e00e      	b.n	80100aa <USBH_Process+0x10a>
          }
          else
          {
            phost->gState = HOST_IDLE;
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	2200      	movs	r2, #0
 8010090:	701a      	strb	r2, [r3, #0]
 8010092:	e00a      	b.n	80100aa <USBH_Process+0x10a>
          }
        }
        else
        {
          phost->Timeout += 10U;
 8010094:	687b      	ldr	r3, [r7, #4]
 8010096:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 801009a:	f103 020a 	add.w	r2, r3, #10
 801009e:	687b      	ldr	r3, [r7, #4]
 80100a0:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 80100a4:	200a      	movs	r0, #10
 80100a6:	f004 fab8 	bl	801461a <USBH_Delay>
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80100aa:	2300      	movs	r3, #0
 80100ac:	2200      	movs	r2, #0
 80100ae:	2101      	movs	r1, #1
 80100b0:	6878      	ldr	r0, [r7, #4]
 80100b2:	f000 fc2f 	bl	8010914 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80100b6:	e188      	b.n	80103ca <USBH_Process+0x42a>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80100b8:	687b      	ldr	r3, [r7, #4]
 80100ba:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80100be:	2b00      	cmp	r3, #0
 80100c0:	d005      	beq.n	80100ce <USBH_Process+0x12e>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 80100c2:	687b      	ldr	r3, [r7, #4]
 80100c4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80100c8:	2104      	movs	r1, #4
 80100ca:	6878      	ldr	r0, [r7, #4]
 80100cc:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80100ce:	2064      	movs	r0, #100	@ 0x64
 80100d0:	f004 faa3 	bl	801461a <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 80100d4:	6878      	ldr	r0, [r7, #4]
 80100d6:	f004 f981 	bl	80143dc <USBH_LL_GetSpeed>
 80100da:	4603      	mov	r3, r0
 80100dc:	461a      	mov	r2, r3
 80100de:	687b      	ldr	r3, [r7, #4]
 80100e0:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 80100e4:	687b      	ldr	r3, [r7, #4]
 80100e6:	2205      	movs	r2, #5
 80100e8:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80100ea:	2100      	movs	r1, #0
 80100ec:	6878      	ldr	r0, [r7, #4]
 80100ee:	f001 fba4 	bl	801183a <USBH_AllocPipe>
 80100f2:	4603      	mov	r3, r0
 80100f4:	461a      	mov	r2, r3
 80100f6:	687b      	ldr	r3, [r7, #4]
 80100f8:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80100fa:	2180      	movs	r1, #128	@ 0x80
 80100fc:	6878      	ldr	r0, [r7, #4]
 80100fe:	f001 fb9c 	bl	801183a <USBH_AllocPipe>
 8010102:	4603      	mov	r3, r0
 8010104:	461a      	mov	r2, r3
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 801010a:	687b      	ldr	r3, [r7, #4]
 801010c:	7919      	ldrb	r1, [r3, #4]
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8010114:	687b      	ldr	r3, [r7, #4]
 8010116:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 801011a:	687a      	ldr	r2, [r7, #4]
 801011c:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 801011e:	9202      	str	r2, [sp, #8]
 8010120:	2200      	movs	r2, #0
 8010122:	9201      	str	r2, [sp, #4]
 8010124:	9300      	str	r3, [sp, #0]
 8010126:	4603      	mov	r3, r0
 8010128:	2280      	movs	r2, #128	@ 0x80
 801012a:	6878      	ldr	r0, [r7, #4]
 801012c:	f001 fb56 	bl	80117dc <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	7959      	ldrb	r1, [r3, #5]
 8010134:	687b      	ldr	r3, [r7, #4]
 8010136:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8010140:	687a      	ldr	r2, [r7, #4]
 8010142:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8010144:	9202      	str	r2, [sp, #8]
 8010146:	2200      	movs	r2, #0
 8010148:	9201      	str	r2, [sp, #4]
 801014a:	9300      	str	r3, [sp, #0]
 801014c:	4603      	mov	r3, r0
 801014e:	2200      	movs	r2, #0
 8010150:	6878      	ldr	r0, [r7, #4]
 8010152:	f001 fb43 	bl	80117dc <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8010156:	2300      	movs	r3, #0
 8010158:	2200      	movs	r2, #0
 801015a:	2101      	movs	r1, #1
 801015c:	6878      	ldr	r0, [r7, #4]
 801015e:	f000 fbd9 	bl	8010914 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8010162:	e132      	b.n	80103ca <USBH_Process+0x42a>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8010164:	6878      	ldr	r0, [r7, #4]
 8010166:	f000 f935 	bl	80103d4 <USBH_HandleEnum>
 801016a:	4603      	mov	r3, r0
 801016c:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 801016e:	7bbb      	ldrb	r3, [r7, #14]
 8010170:	b2db      	uxtb	r3, r3
 8010172:	2b00      	cmp	r3, #0
 8010174:	f040 8124 	bne.w	80103c0 <USBH_Process+0x420>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	2200      	movs	r2, #0
 801017c:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8010186:	2b01      	cmp	r3, #1
 8010188:	d103      	bne.n	8010192 <USBH_Process+0x1f2>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 801018a:	687b      	ldr	r3, [r7, #4]
 801018c:	2208      	movs	r2, #8
 801018e:	701a      	strb	r2, [r3, #0]
 8010190:	e002      	b.n	8010198 <USBH_Process+0x1f8>
        }
        else
        {
          phost->gState = HOST_INPUT;
 8010192:	687b      	ldr	r3, [r7, #4]
 8010194:	2207      	movs	r2, #7
 8010196:	701a      	strb	r2, [r3, #0]
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8010198:	2300      	movs	r3, #0
 801019a:	2200      	movs	r2, #0
 801019c:	2105      	movs	r1, #5
 801019e:	6878      	ldr	r0, [r7, #4]
 80101a0:	f000 fbb8 	bl	8010914 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80101a4:	e10c      	b.n	80103c0 <USBH_Process+0x420>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80101a6:	687b      	ldr	r3, [r7, #4]
 80101a8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80101ac:	2b00      	cmp	r3, #0
 80101ae:	f000 8109 	beq.w	80103c4 <USBH_Process+0x424>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80101b2:	687b      	ldr	r3, [r7, #4]
 80101b4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80101b8:	2101      	movs	r1, #1
 80101ba:	6878      	ldr	r0, [r7, #4]
 80101bc:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	2208      	movs	r2, #8
 80101c2:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80101c4:	2300      	movs	r3, #0
 80101c6:	2200      	movs	r2, #0
 80101c8:	2105      	movs	r1, #5
 80101ca:	6878      	ldr	r0, [r7, #4]
 80101cc:	f000 fba2 	bl	8010914 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 80101d0:	e0f8      	b.n	80103c4 <USBH_Process+0x424>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 80101d8:	4619      	mov	r1, r3
 80101da:	6878      	ldr	r0, [r7, #4]
 80101dc:	f000 fcc8 	bl	8010b70 <USBH_SetCfg>
 80101e0:	4603      	mov	r3, r0
 80101e2:	2b00      	cmp	r3, #0
 80101e4:	d102      	bne.n	80101ec <USBH_Process+0x24c>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	2209      	movs	r2, #9
 80101ea:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80101ec:	2300      	movs	r3, #0
 80101ee:	2200      	movs	r2, #0
 80101f0:	2101      	movs	r1, #1
 80101f2:	6878      	ldr	r0, [r7, #4]
 80101f4:	f000 fb8e 	bl	8010914 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80101f8:	e0e7      	b.n	80103ca <USBH_Process+0x42a>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 80101fa:	687b      	ldr	r3, [r7, #4]
 80101fc:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8010200:	f003 0320 	and.w	r3, r3, #32
 8010204:	2b00      	cmp	r3, #0
 8010206:	d015      	beq.n	8010234 <USBH_Process+0x294>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8010208:	2101      	movs	r1, #1
 801020a:	6878      	ldr	r0, [r7, #4]
 801020c:	f000 fcd3 	bl	8010bb6 <USBH_SetFeature>
 8010210:	4603      	mov	r3, r0
 8010212:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8010214:	7bbb      	ldrb	r3, [r7, #14]
 8010216:	b2db      	uxtb	r3, r3
 8010218:	2b00      	cmp	r3, #0
 801021a:	d103      	bne.n	8010224 <USBH_Process+0x284>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 801021c:	687b      	ldr	r3, [r7, #4]
 801021e:	220a      	movs	r2, #10
 8010220:	701a      	strb	r2, [r3, #0]
 8010222:	e00a      	b.n	801023a <USBH_Process+0x29a>
        }
        else if (status == USBH_NOT_SUPPORTED)
 8010224:	7bbb      	ldrb	r3, [r7, #14]
 8010226:	b2db      	uxtb	r3, r3
 8010228:	2b03      	cmp	r3, #3
 801022a:	d106      	bne.n	801023a <USBH_Process+0x29a>
        {
          USBH_UsrLog("Remote wakeup not supported by the device");
          phost->gState = HOST_CHECK_CLASS;
 801022c:	687b      	ldr	r3, [r7, #4]
 801022e:	220a      	movs	r2, #10
 8010230:	701a      	strb	r2, [r3, #0]
 8010232:	e002      	b.n	801023a <USBH_Process+0x29a>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 8010234:	687b      	ldr	r3, [r7, #4]
 8010236:	220a      	movs	r2, #10
 8010238:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 801023a:	2300      	movs	r3, #0
 801023c:	2200      	movs	r2, #0
 801023e:	2101      	movs	r1, #1
 8010240:	6878      	ldr	r0, [r7, #4]
 8010242:	f000 fb67 	bl	8010914 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8010246:	e0c0      	b.n	80103ca <USBH_Process+0x42a>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8010248:	687b      	ldr	r3, [r7, #4]
 801024a:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 801024e:	2b00      	cmp	r3, #0
 8010250:	d03f      	beq.n	80102d2 <USBH_Process+0x332>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8010252:	687b      	ldr	r3, [r7, #4]
 8010254:	2200      	movs	r2, #0
 8010256:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 801025a:	2300      	movs	r3, #0
 801025c:	73fb      	strb	r3, [r7, #15]
 801025e:	e016      	b.n	801028e <USBH_Process+0x2ee>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8010260:	7bfa      	ldrb	r2, [r7, #15]
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	32de      	adds	r2, #222	@ 0xde
 8010266:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801026a:	791a      	ldrb	r2, [r3, #4]
 801026c:	687b      	ldr	r3, [r7, #4]
 801026e:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8010272:	429a      	cmp	r2, r3
 8010274:	d108      	bne.n	8010288 <USBH_Process+0x2e8>
          {
            phost->pActiveClass = phost->pClass[idx];
 8010276:	7bfa      	ldrb	r2, [r7, #15]
 8010278:	687b      	ldr	r3, [r7, #4]
 801027a:	32de      	adds	r2, #222	@ 0xde
 801027c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8010280:	687b      	ldr	r3, [r7, #4]
 8010282:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8010286:	e005      	b.n	8010294 <USBH_Process+0x2f4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8010288:	7bfb      	ldrb	r3, [r7, #15]
 801028a:	3301      	adds	r3, #1
 801028c:	73fb      	strb	r3, [r7, #15]
 801028e:	7bfb      	ldrb	r3, [r7, #15]
 8010290:	2b00      	cmp	r3, #0
 8010292:	d0e5      	beq.n	8010260 <USBH_Process+0x2c0>
          }
        }

        if (phost->pActiveClass != NULL)
 8010294:	687b      	ldr	r3, [r7, #4]
 8010296:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801029a:	2b00      	cmp	r3, #0
 801029c:	d016      	beq.n	80102cc <USBH_Process+0x32c>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 801029e:	687b      	ldr	r3, [r7, #4]
 80102a0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80102a4:	689b      	ldr	r3, [r3, #8]
 80102a6:	6878      	ldr	r0, [r7, #4]
 80102a8:	4798      	blx	r3
 80102aa:	4603      	mov	r3, r0
 80102ac:	2b00      	cmp	r3, #0
 80102ae:	d109      	bne.n	80102c4 <USBH_Process+0x324>
          {
            phost->gState = HOST_CLASS_REQUEST;
 80102b0:	687b      	ldr	r3, [r7, #4]
 80102b2:	2206      	movs	r2, #6
 80102b4:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 80102b6:	687b      	ldr	r3, [r7, #4]
 80102b8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80102bc:	2103      	movs	r1, #3
 80102be:	6878      	ldr	r0, [r7, #4]
 80102c0:	4798      	blx	r3
 80102c2:	e006      	b.n	80102d2 <USBH_Process+0x332>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	220d      	movs	r2, #13
 80102c8:	701a      	strb	r2, [r3, #0]
 80102ca:	e002      	b.n	80102d2 <USBH_Process+0x332>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 80102cc:	687b      	ldr	r3, [r7, #4]
 80102ce:	220d      	movs	r2, #13
 80102d0:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80102d2:	2300      	movs	r3, #0
 80102d4:	2200      	movs	r2, #0
 80102d6:	2105      	movs	r1, #5
 80102d8:	6878      	ldr	r0, [r7, #4]
 80102da:	f000 fb1b 	bl	8010914 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80102de:	e074      	b.n	80103ca <USBH_Process+0x42a>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 80102e0:	687b      	ldr	r3, [r7, #4]
 80102e2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80102e6:	2b00      	cmp	r3, #0
 80102e8:	d017      	beq.n	801031a <USBH_Process+0x37a>
      {
        status = phost->pActiveClass->Requests(phost);
 80102ea:	687b      	ldr	r3, [r7, #4]
 80102ec:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80102f0:	691b      	ldr	r3, [r3, #16]
 80102f2:	6878      	ldr	r0, [r7, #4]
 80102f4:	4798      	blx	r3
 80102f6:	4603      	mov	r3, r0
 80102f8:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80102fa:	7bbb      	ldrb	r3, [r7, #14]
 80102fc:	b2db      	uxtb	r3, r3
 80102fe:	2b00      	cmp	r3, #0
 8010300:	d103      	bne.n	801030a <USBH_Process+0x36a>
        {
          phost->gState = HOST_CLASS;
 8010302:	687b      	ldr	r3, [r7, #4]
 8010304:	220b      	movs	r2, #11
 8010306:	701a      	strb	r2, [r3, #0]
 8010308:	e00a      	b.n	8010320 <USBH_Process+0x380>
        }
        else if (status == USBH_FAIL)
 801030a:	7bbb      	ldrb	r3, [r7, #14]
 801030c:	b2db      	uxtb	r3, r3
 801030e:	2b02      	cmp	r3, #2
 8010310:	d106      	bne.n	8010320 <USBH_Process+0x380>
        {
          phost->gState = HOST_ABORT_STATE;
 8010312:	687b      	ldr	r3, [r7, #4]
 8010314:	220d      	movs	r2, #13
 8010316:	701a      	strb	r2, [r3, #0]
 8010318:	e002      	b.n	8010320 <USBH_Process+0x380>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 801031a:	687b      	ldr	r3, [r7, #4]
 801031c:	220d      	movs	r2, #13
 801031e:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8010320:	2300      	movs	r3, #0
 8010322:	2200      	movs	r2, #0
 8010324:	2105      	movs	r1, #5
 8010326:	6878      	ldr	r0, [r7, #4]
 8010328:	f000 faf4 	bl	8010914 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 801032c:	e04d      	b.n	80103ca <USBH_Process+0x42a>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8010334:	2b00      	cmp	r3, #0
 8010336:	d047      	beq.n	80103c8 <USBH_Process+0x428>
      {
        phost->pActiveClass->BgndProcess(phost);
 8010338:	687b      	ldr	r3, [r7, #4]
 801033a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801033e:	695b      	ldr	r3, [r3, #20]
 8010340:	6878      	ldr	r0, [r7, #4]
 8010342:	4798      	blx	r3
      }
      break;
 8010344:	e040      	b.n	80103c8 <USBH_Process+0x428>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8010346:	687b      	ldr	r3, [r7, #4]
 8010348:	2200      	movs	r2, #0
 801034a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 801034e:	6878      	ldr	r0, [r7, #4]
 8010350:	f7ff fd18 	bl	800fd84 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8010354:	687b      	ldr	r3, [r7, #4]
 8010356:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801035a:	2b00      	cmp	r3, #0
 801035c:	d009      	beq.n	8010372 <USBH_Process+0x3d2>
      {
        phost->pActiveClass->DeInit(phost);
 801035e:	687b      	ldr	r3, [r7, #4]
 8010360:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8010364:	68db      	ldr	r3, [r3, #12]
 8010366:	6878      	ldr	r0, [r7, #4]
 8010368:	4798      	blx	r3
        phost->pActiveClass = NULL;
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	2200      	movs	r2, #0
 801036e:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8010372:	687b      	ldr	r3, [r7, #4]
 8010374:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8010378:	2b00      	cmp	r3, #0
 801037a:	d005      	beq.n	8010388 <USBH_Process+0x3e8>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 801037c:	687b      	ldr	r3, [r7, #4]
 801037e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8010382:	2105      	movs	r1, #5
 8010384:	6878      	ldr	r0, [r7, #4]
 8010386:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8010388:	687b      	ldr	r3, [r7, #4]
 801038a:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 801038e:	b2db      	uxtb	r3, r3
 8010390:	2b01      	cmp	r3, #1
 8010392:	d107      	bne.n	80103a4 <USBH_Process+0x404>
      {
        phost->device.is_ReEnumerated = 0U;
 8010394:	687b      	ldr	r3, [r7, #4]
 8010396:	2200      	movs	r2, #0
 8010398:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 801039c:	6878      	ldr	r0, [r7, #4]
 801039e:	f7ff fdee 	bl	800ff7e <USBH_Start>
 80103a2:	e002      	b.n	80103aa <USBH_Process+0x40a>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        (void)USBH_LL_Start(phost);
 80103a4:	6878      	ldr	r0, [r7, #4]
 80103a6:	f003 ffe3 	bl	8014370 <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80103aa:	2300      	movs	r3, #0
 80103ac:	2200      	movs	r2, #0
 80103ae:	2101      	movs	r1, #1
 80103b0:	6878      	ldr	r0, [r7, #4]
 80103b2:	f000 faaf 	bl	8010914 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80103b6:	e008      	b.n	80103ca <USBH_Process+0x42a>

    case HOST_ABORT_STATE:
    default :
      break;
 80103b8:	bf00      	nop
 80103ba:	e006      	b.n	80103ca <USBH_Process+0x42a>
      break;
 80103bc:	bf00      	nop
 80103be:	e004      	b.n	80103ca <USBH_Process+0x42a>
      break;
 80103c0:	bf00      	nop
 80103c2:	e002      	b.n	80103ca <USBH_Process+0x42a>
    break;
 80103c4:	bf00      	nop
 80103c6:	e000      	b.n	80103ca <USBH_Process+0x42a>
      break;
 80103c8:	bf00      	nop
  }
  return USBH_OK;
 80103ca:	2300      	movs	r3, #0
}
 80103cc:	4618      	mov	r0, r3
 80103ce:	3710      	adds	r7, #16
 80103d0:	46bd      	mov	sp, r7
 80103d2:	bd80      	pop	{r7, pc}

080103d4 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 80103d4:	b580      	push	{r7, lr}
 80103d6:	b088      	sub	sp, #32
 80103d8:	af04      	add	r7, sp, #16
 80103da:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80103dc:	2301      	movs	r3, #1
 80103de:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 80103e0:	2301      	movs	r3, #1
 80103e2:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	785b      	ldrb	r3, [r3, #1]
 80103e8:	2b07      	cmp	r3, #7
 80103ea:	f200 81db 	bhi.w	80107a4 <USBH_HandleEnum+0x3d0>
 80103ee:	a201      	add	r2, pc, #4	@ (adr r2, 80103f4 <USBH_HandleEnum+0x20>)
 80103f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80103f4:	08010415 	.word	0x08010415
 80103f8:	080104cf 	.word	0x080104cf
 80103fc:	08010539 	.word	0x08010539
 8010400:	080105c3 	.word	0x080105c3
 8010404:	0801062d 	.word	0x0801062d
 8010408:	0801069d 	.word	0x0801069d
 801040c:	08010707 	.word	0x08010707
 8010410:	08010765 	.word	0x08010765
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8010414:	2108      	movs	r1, #8
 8010416:	6878      	ldr	r0, [r7, #4]
 8010418:	f000 fac7 	bl	80109aa <USBH_Get_DevDesc>
 801041c:	4603      	mov	r3, r0
 801041e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8010420:	7bbb      	ldrb	r3, [r7, #14]
 8010422:	2b00      	cmp	r3, #0
 8010424:	d12e      	bne.n	8010484 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8010426:	687b      	ldr	r3, [r7, #4]
 8010428:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 801042c:	687b      	ldr	r3, [r7, #4]
 801042e:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	2201      	movs	r2, #1
 8010434:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	7919      	ldrb	r1, [r3, #4]
 801043a:	687b      	ldr	r3, [r7, #4]
 801043c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8010446:	687a      	ldr	r2, [r7, #4]
 8010448:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 801044a:	9202      	str	r2, [sp, #8]
 801044c:	2200      	movs	r2, #0
 801044e:	9201      	str	r2, [sp, #4]
 8010450:	9300      	str	r3, [sp, #0]
 8010452:	4603      	mov	r3, r0
 8010454:	2280      	movs	r2, #128	@ 0x80
 8010456:	6878      	ldr	r0, [r7, #4]
 8010458:	f001 f9c0 	bl	80117dc <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 801045c:	687b      	ldr	r3, [r7, #4]
 801045e:	7959      	ldrb	r1, [r3, #5]
 8010460:	687b      	ldr	r3, [r7, #4]
 8010462:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 801046c:	687a      	ldr	r2, [r7, #4]
 801046e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8010470:	9202      	str	r2, [sp, #8]
 8010472:	2200      	movs	r2, #0
 8010474:	9201      	str	r2, [sp, #4]
 8010476:	9300      	str	r3, [sp, #0]
 8010478:	4603      	mov	r3, r0
 801047a:	2200      	movs	r2, #0
 801047c:	6878      	ldr	r0, [r7, #4]
 801047e:	f001 f9ad 	bl	80117dc <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8010482:	e191      	b.n	80107a8 <USBH_HandleEnum+0x3d4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8010484:	7bbb      	ldrb	r3, [r7, #14]
 8010486:	2b03      	cmp	r3, #3
 8010488:	f040 818e 	bne.w	80107a8 <USBH_HandleEnum+0x3d4>
        phost->device.EnumCnt++;
 801048c:	687b      	ldr	r3, [r7, #4]
 801048e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8010492:	3301      	adds	r3, #1
 8010494:	b2da      	uxtb	r2, r3
 8010496:	687b      	ldr	r3, [r7, #4]
 8010498:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 801049c:	687b      	ldr	r3, [r7, #4]
 801049e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80104a2:	2b03      	cmp	r3, #3
 80104a4:	d903      	bls.n	80104ae <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 80104a6:	687b      	ldr	r3, [r7, #4]
 80104a8:	220d      	movs	r2, #13
 80104aa:	701a      	strb	r2, [r3, #0]
      break;
 80104ac:	e17c      	b.n	80107a8 <USBH_HandleEnum+0x3d4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	795b      	ldrb	r3, [r3, #5]
 80104b2:	4619      	mov	r1, r3
 80104b4:	6878      	ldr	r0, [r7, #4]
 80104b6:	f001 f9e1 	bl	801187c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80104ba:	687b      	ldr	r3, [r7, #4]
 80104bc:	791b      	ldrb	r3, [r3, #4]
 80104be:	4619      	mov	r1, r3
 80104c0:	6878      	ldr	r0, [r7, #4]
 80104c2:	f001 f9db 	bl	801187c <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 80104c6:	687b      	ldr	r3, [r7, #4]
 80104c8:	2200      	movs	r2, #0
 80104ca:	701a      	strb	r2, [r3, #0]
      break;
 80104cc:	e16c      	b.n	80107a8 <USBH_HandleEnum+0x3d4>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 80104ce:	2112      	movs	r1, #18
 80104d0:	6878      	ldr	r0, [r7, #4]
 80104d2:	f000 fa6a 	bl	80109aa <USBH_Get_DevDesc>
 80104d6:	4603      	mov	r3, r0
 80104d8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80104da:	7bbb      	ldrb	r3, [r7, #14]
 80104dc:	2b00      	cmp	r3, #0
 80104de:	d103      	bne.n	80104e8 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 80104e0:	687b      	ldr	r3, [r7, #4]
 80104e2:	2202      	movs	r2, #2
 80104e4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80104e6:	e161      	b.n	80107ac <USBH_HandleEnum+0x3d8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80104e8:	7bbb      	ldrb	r3, [r7, #14]
 80104ea:	2b03      	cmp	r3, #3
 80104ec:	f040 815e 	bne.w	80107ac <USBH_HandleEnum+0x3d8>
        phost->device.EnumCnt++;
 80104f0:	687b      	ldr	r3, [r7, #4]
 80104f2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80104f6:	3301      	adds	r3, #1
 80104f8:	b2da      	uxtb	r2, r3
 80104fa:	687b      	ldr	r3, [r7, #4]
 80104fc:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8010506:	2b03      	cmp	r3, #3
 8010508:	d903      	bls.n	8010512 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	220d      	movs	r2, #13
 801050e:	701a      	strb	r2, [r3, #0]
      break;
 8010510:	e14c      	b.n	80107ac <USBH_HandleEnum+0x3d8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8010512:	687b      	ldr	r3, [r7, #4]
 8010514:	795b      	ldrb	r3, [r3, #5]
 8010516:	4619      	mov	r1, r3
 8010518:	6878      	ldr	r0, [r7, #4]
 801051a:	f001 f9af 	bl	801187c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 801051e:	687b      	ldr	r3, [r7, #4]
 8010520:	791b      	ldrb	r3, [r3, #4]
 8010522:	4619      	mov	r1, r3
 8010524:	6878      	ldr	r0, [r7, #4]
 8010526:	f001 f9a9 	bl	801187c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 801052a:	687b      	ldr	r3, [r7, #4]
 801052c:	2200      	movs	r2, #0
 801052e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8010530:	687b      	ldr	r3, [r7, #4]
 8010532:	2200      	movs	r2, #0
 8010534:	701a      	strb	r2, [r3, #0]
      break;
 8010536:	e139      	b.n	80107ac <USBH_HandleEnum+0x3d8>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8010538:	2101      	movs	r1, #1
 801053a:	6878      	ldr	r0, [r7, #4]
 801053c:	f000 faf4 	bl	8010b28 <USBH_SetAddress>
 8010540:	4603      	mov	r3, r0
 8010542:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8010544:	7bbb      	ldrb	r3, [r7, #14]
 8010546:	2b00      	cmp	r3, #0
 8010548:	d130      	bne.n	80105ac <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 801054a:	2002      	movs	r0, #2
 801054c:	f004 f865 	bl	801461a <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	2201      	movs	r2, #1
 8010554:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	2203      	movs	r2, #3
 801055c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 801055e:	687b      	ldr	r3, [r7, #4]
 8010560:	7919      	ldrb	r1, [r3, #4]
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8010568:	687b      	ldr	r3, [r7, #4]
 801056a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 801056e:	687a      	ldr	r2, [r7, #4]
 8010570:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8010572:	9202      	str	r2, [sp, #8]
 8010574:	2200      	movs	r2, #0
 8010576:	9201      	str	r2, [sp, #4]
 8010578:	9300      	str	r3, [sp, #0]
 801057a:	4603      	mov	r3, r0
 801057c:	2280      	movs	r2, #128	@ 0x80
 801057e:	6878      	ldr	r0, [r7, #4]
 8010580:	f001 f92c 	bl	80117dc <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	7959      	ldrb	r1, [r3, #5]
 8010588:	687b      	ldr	r3, [r7, #4]
 801058a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 801058e:	687b      	ldr	r3, [r7, #4]
 8010590:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8010594:	687a      	ldr	r2, [r7, #4]
 8010596:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8010598:	9202      	str	r2, [sp, #8]
 801059a:	2200      	movs	r2, #0
 801059c:	9201      	str	r2, [sp, #4]
 801059e:	9300      	str	r3, [sp, #0]
 80105a0:	4603      	mov	r3, r0
 80105a2:	2200      	movs	r2, #0
 80105a4:	6878      	ldr	r0, [r7, #4]
 80105a6:	f001 f919 	bl	80117dc <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80105aa:	e101      	b.n	80107b0 <USBH_HandleEnum+0x3dc>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80105ac:	7bbb      	ldrb	r3, [r7, #14]
 80105ae:	2b03      	cmp	r3, #3
 80105b0:	f040 80fe 	bne.w	80107b0 <USBH_HandleEnum+0x3dc>
        phost->gState = HOST_ABORT_STATE;
 80105b4:	687b      	ldr	r3, [r7, #4]
 80105b6:	220d      	movs	r2, #13
 80105b8:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	2200      	movs	r2, #0
 80105be:	705a      	strb	r2, [r3, #1]
      break;
 80105c0:	e0f6      	b.n	80107b0 <USBH_HandleEnum+0x3dc>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 80105c2:	2109      	movs	r1, #9
 80105c4:	6878      	ldr	r0, [r7, #4]
 80105c6:	f000 fa1c 	bl	8010a02 <USBH_Get_CfgDesc>
 80105ca:	4603      	mov	r3, r0
 80105cc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80105ce:	7bbb      	ldrb	r3, [r7, #14]
 80105d0:	2b00      	cmp	r3, #0
 80105d2:	d103      	bne.n	80105dc <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80105d4:	687b      	ldr	r3, [r7, #4]
 80105d6:	2204      	movs	r2, #4
 80105d8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80105da:	e0eb      	b.n	80107b4 <USBH_HandleEnum+0x3e0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80105dc:	7bbb      	ldrb	r3, [r7, #14]
 80105de:	2b03      	cmp	r3, #3
 80105e0:	f040 80e8 	bne.w	80107b4 <USBH_HandleEnum+0x3e0>
        phost->device.EnumCnt++;
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80105ea:	3301      	adds	r3, #1
 80105ec:	b2da      	uxtb	r2, r3
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80105f4:	687b      	ldr	r3, [r7, #4]
 80105f6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80105fa:	2b03      	cmp	r3, #3
 80105fc:	d903      	bls.n	8010606 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 80105fe:	687b      	ldr	r3, [r7, #4]
 8010600:	220d      	movs	r2, #13
 8010602:	701a      	strb	r2, [r3, #0]
      break;
 8010604:	e0d6      	b.n	80107b4 <USBH_HandleEnum+0x3e0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8010606:	687b      	ldr	r3, [r7, #4]
 8010608:	795b      	ldrb	r3, [r3, #5]
 801060a:	4619      	mov	r1, r3
 801060c:	6878      	ldr	r0, [r7, #4]
 801060e:	f001 f935 	bl	801187c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8010612:	687b      	ldr	r3, [r7, #4]
 8010614:	791b      	ldrb	r3, [r3, #4]
 8010616:	4619      	mov	r1, r3
 8010618:	6878      	ldr	r0, [r7, #4]
 801061a:	f001 f92f 	bl	801187c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 801061e:	687b      	ldr	r3, [r7, #4]
 8010620:	2200      	movs	r2, #0
 8010622:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8010624:	687b      	ldr	r3, [r7, #4]
 8010626:	2200      	movs	r2, #0
 8010628:	701a      	strb	r2, [r3, #0]
      break;
 801062a:	e0c3      	b.n	80107b4 <USBH_HandleEnum+0x3e0>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 801062c:	687b      	ldr	r3, [r7, #4]
 801062e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8010632:	4619      	mov	r1, r3
 8010634:	6878      	ldr	r0, [r7, #4]
 8010636:	f000 f9e4 	bl	8010a02 <USBH_Get_CfgDesc>
 801063a:	4603      	mov	r3, r0
 801063c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 801063e:	7bbb      	ldrb	r3, [r7, #14]
 8010640:	2b00      	cmp	r3, #0
 8010642:	d103      	bne.n	801064c <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8010644:	687b      	ldr	r3, [r7, #4]
 8010646:	2205      	movs	r2, #5
 8010648:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 801064a:	e0b5      	b.n	80107b8 <USBH_HandleEnum+0x3e4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 801064c:	7bbb      	ldrb	r3, [r7, #14]
 801064e:	2b03      	cmp	r3, #3
 8010650:	f040 80b2 	bne.w	80107b8 <USBH_HandleEnum+0x3e4>
        phost->device.EnumCnt++;
 8010654:	687b      	ldr	r3, [r7, #4]
 8010656:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 801065a:	3301      	adds	r3, #1
 801065c:	b2da      	uxtb	r2, r3
 801065e:	687b      	ldr	r3, [r7, #4]
 8010660:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 801066a:	2b03      	cmp	r3, #3
 801066c:	d903      	bls.n	8010676 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 801066e:	687b      	ldr	r3, [r7, #4]
 8010670:	220d      	movs	r2, #13
 8010672:	701a      	strb	r2, [r3, #0]
      break;
 8010674:	e0a0      	b.n	80107b8 <USBH_HandleEnum+0x3e4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8010676:	687b      	ldr	r3, [r7, #4]
 8010678:	795b      	ldrb	r3, [r3, #5]
 801067a:	4619      	mov	r1, r3
 801067c:	6878      	ldr	r0, [r7, #4]
 801067e:	f001 f8fd 	bl	801187c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8010682:	687b      	ldr	r3, [r7, #4]
 8010684:	791b      	ldrb	r3, [r3, #4]
 8010686:	4619      	mov	r1, r3
 8010688:	6878      	ldr	r0, [r7, #4]
 801068a:	f001 f8f7 	bl	801187c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 801068e:	687b      	ldr	r3, [r7, #4]
 8010690:	2200      	movs	r2, #0
 8010692:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8010694:	687b      	ldr	r3, [r7, #4]
 8010696:	2200      	movs	r2, #0
 8010698:	701a      	strb	r2, [r3, #0]
      break;
 801069a:	e08d      	b.n	80107b8 <USBH_HandleEnum+0x3e4>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 801069c:	687b      	ldr	r3, [r7, #4]
 801069e:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 80106a2:	2b00      	cmp	r3, #0
 80106a4:	d025      	beq.n	80106f2 <USBH_HandleEnum+0x31e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80106a6:	687b      	ldr	r3, [r7, #4]
 80106a8:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 80106ac:	687b      	ldr	r3, [r7, #4]
 80106ae:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80106b2:	23ff      	movs	r3, #255	@ 0xff
 80106b4:	6878      	ldr	r0, [r7, #4]
 80106b6:	f000 f9ce 	bl	8010a56 <USBH_Get_StringDesc>
 80106ba:	4603      	mov	r3, r0
 80106bc:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80106be:	7bbb      	ldrb	r3, [r7, #14]
 80106c0:	2b00      	cmp	r3, #0
 80106c2:	d109      	bne.n	80106d8 <USBH_HandleEnum+0x304>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80106c4:	687b      	ldr	r3, [r7, #4]
 80106c6:	2206      	movs	r2, #6
 80106c8:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80106ca:	2300      	movs	r3, #0
 80106cc:	2200      	movs	r2, #0
 80106ce:	2105      	movs	r1, #5
 80106d0:	6878      	ldr	r0, [r7, #4]
 80106d2:	f000 f91f 	bl	8010914 <USBH_OS_PutMessage>

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80106d6:	e071      	b.n	80107bc <USBH_HandleEnum+0x3e8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80106d8:	7bbb      	ldrb	r3, [r7, #14]
 80106da:	2b03      	cmp	r3, #3
 80106dc:	d16e      	bne.n	80107bc <USBH_HandleEnum+0x3e8>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80106de:	687b      	ldr	r3, [r7, #4]
 80106e0:	2206      	movs	r2, #6
 80106e2:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80106e4:	2300      	movs	r3, #0
 80106e6:	2200      	movs	r2, #0
 80106e8:	2105      	movs	r1, #5
 80106ea:	6878      	ldr	r0, [r7, #4]
 80106ec:	f000 f912 	bl	8010914 <USBH_OS_PutMessage>
      break;
 80106f0:	e064      	b.n	80107bc <USBH_HandleEnum+0x3e8>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80106f2:	687b      	ldr	r3, [r7, #4]
 80106f4:	2206      	movs	r2, #6
 80106f6:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80106f8:	2300      	movs	r3, #0
 80106fa:	2200      	movs	r2, #0
 80106fc:	2105      	movs	r1, #5
 80106fe:	6878      	ldr	r0, [r7, #4]
 8010700:	f000 f908 	bl	8010914 <USBH_OS_PutMessage>
      break;
 8010704:	e05a      	b.n	80107bc <USBH_HandleEnum+0x3e8>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 801070c:	2b00      	cmp	r3, #0
 801070e:	d01f      	beq.n	8010750 <USBH_HandleEnum+0x37c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8010710:	687b      	ldr	r3, [r7, #4]
 8010712:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 801071c:	23ff      	movs	r3, #255	@ 0xff
 801071e:	6878      	ldr	r0, [r7, #4]
 8010720:	f000 f999 	bl	8010a56 <USBH_Get_StringDesc>
 8010724:	4603      	mov	r3, r0
 8010726:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8010728:	7bbb      	ldrb	r3, [r7, #14]
 801072a:	2b00      	cmp	r3, #0
 801072c:	d103      	bne.n	8010736 <USBH_HandleEnum+0x362>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	2207      	movs	r2, #7
 8010732:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8010734:	e044      	b.n	80107c0 <USBH_HandleEnum+0x3ec>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8010736:	7bbb      	ldrb	r3, [r7, #14]
 8010738:	2b03      	cmp	r3, #3
 801073a:	d141      	bne.n	80107c0 <USBH_HandleEnum+0x3ec>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 801073c:	687b      	ldr	r3, [r7, #4]
 801073e:	2207      	movs	r2, #7
 8010740:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8010742:	2300      	movs	r3, #0
 8010744:	2200      	movs	r2, #0
 8010746:	2105      	movs	r1, #5
 8010748:	6878      	ldr	r0, [r7, #4]
 801074a:	f000 f8e3 	bl	8010914 <USBH_OS_PutMessage>
      break;
 801074e:	e037      	b.n	80107c0 <USBH_HandleEnum+0x3ec>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8010750:	687b      	ldr	r3, [r7, #4]
 8010752:	2207      	movs	r2, #7
 8010754:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8010756:	2300      	movs	r3, #0
 8010758:	2200      	movs	r2, #0
 801075a:	2105      	movs	r1, #5
 801075c:	6878      	ldr	r0, [r7, #4]
 801075e:	f000 f8d9 	bl	8010914 <USBH_OS_PutMessage>
      break;
 8010762:	e02d      	b.n	80107c0 <USBH_HandleEnum+0x3ec>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8010764:	687b      	ldr	r3, [r7, #4]
 8010766:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 801076a:	2b00      	cmp	r3, #0
 801076c:	d017      	beq.n	801079e <USBH_HandleEnum+0x3ca>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 801076e:	687b      	ldr	r3, [r7, #4]
 8010770:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8010774:	687b      	ldr	r3, [r7, #4]
 8010776:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 801077a:	23ff      	movs	r3, #255	@ 0xff
 801077c:	6878      	ldr	r0, [r7, #4]
 801077e:	f000 f96a 	bl	8010a56 <USBH_Get_StringDesc>
 8010782:	4603      	mov	r3, r0
 8010784:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8010786:	7bbb      	ldrb	r3, [r7, #14]
 8010788:	2b00      	cmp	r3, #0
 801078a:	d102      	bne.n	8010792 <USBH_HandleEnum+0x3be>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 801078c:	2300      	movs	r3, #0
 801078e:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8010790:	e018      	b.n	80107c4 <USBH_HandleEnum+0x3f0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8010792:	7bbb      	ldrb	r3, [r7, #14]
 8010794:	2b03      	cmp	r3, #3
 8010796:	d115      	bne.n	80107c4 <USBH_HandleEnum+0x3f0>
          Status = USBH_OK;
 8010798:	2300      	movs	r3, #0
 801079a:	73fb      	strb	r3, [r7, #15]
      break;
 801079c:	e012      	b.n	80107c4 <USBH_HandleEnum+0x3f0>
        Status = USBH_OK;
 801079e:	2300      	movs	r3, #0
 80107a0:	73fb      	strb	r3, [r7, #15]
      break;
 80107a2:	e00f      	b.n	80107c4 <USBH_HandleEnum+0x3f0>

    default:
      break;
 80107a4:	bf00      	nop
 80107a6:	e00e      	b.n	80107c6 <USBH_HandleEnum+0x3f2>
      break;
 80107a8:	bf00      	nop
 80107aa:	e00c      	b.n	80107c6 <USBH_HandleEnum+0x3f2>
      break;
 80107ac:	bf00      	nop
 80107ae:	e00a      	b.n	80107c6 <USBH_HandleEnum+0x3f2>
      break;
 80107b0:	bf00      	nop
 80107b2:	e008      	b.n	80107c6 <USBH_HandleEnum+0x3f2>
      break;
 80107b4:	bf00      	nop
 80107b6:	e006      	b.n	80107c6 <USBH_HandleEnum+0x3f2>
      break;
 80107b8:	bf00      	nop
 80107ba:	e004      	b.n	80107c6 <USBH_HandleEnum+0x3f2>
      break;
 80107bc:	bf00      	nop
 80107be:	e002      	b.n	80107c6 <USBH_HandleEnum+0x3f2>
      break;
 80107c0:	bf00      	nop
 80107c2:	e000      	b.n	80107c6 <USBH_HandleEnum+0x3f2>
      break;
 80107c4:	bf00      	nop
  }
  return Status;
 80107c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80107c8:	4618      	mov	r0, r3
 80107ca:	3710      	adds	r7, #16
 80107cc:	46bd      	mov	sp, r7
 80107ce:	bd80      	pop	{r7, pc}

080107d0 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 80107d0:	b480      	push	{r7}
 80107d2:	b083      	sub	sp, #12
 80107d4:	af00      	add	r7, sp, #0
 80107d6:	6078      	str	r0, [r7, #4]
 80107d8:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 80107da:	687b      	ldr	r3, [r7, #4]
 80107dc:	683a      	ldr	r2, [r7, #0]
 80107de:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 80107e2:	bf00      	nop
 80107e4:	370c      	adds	r7, #12
 80107e6:	46bd      	mov	sp, r7
 80107e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107ec:	4770      	bx	lr

080107ee <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80107ee:	b580      	push	{r7, lr}
 80107f0:	b082      	sub	sp, #8
 80107f2:	af00      	add	r7, sp, #0
 80107f4:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80107f6:	687b      	ldr	r3, [r7, #4]
 80107f8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80107fc:	1c5a      	adds	r2, r3, #1
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8010804:	6878      	ldr	r0, [r7, #4]
 8010806:	f000 f804 	bl	8010812 <USBH_HandleSof>
}
 801080a:	bf00      	nop
 801080c:	3708      	adds	r7, #8
 801080e:	46bd      	mov	sp, r7
 8010810:	bd80      	pop	{r7, pc}

08010812 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8010812:	b580      	push	{r7, lr}
 8010814:	b082      	sub	sp, #8
 8010816:	af00      	add	r7, sp, #0
 8010818:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 801081a:	687b      	ldr	r3, [r7, #4]
 801081c:	781b      	ldrb	r3, [r3, #0]
 801081e:	b2db      	uxtb	r3, r3
 8010820:	2b0b      	cmp	r3, #11
 8010822:	d10a      	bne.n	801083a <USBH_HandleSof+0x28>
 8010824:	687b      	ldr	r3, [r7, #4]
 8010826:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801082a:	2b00      	cmp	r3, #0
 801082c:	d005      	beq.n	801083a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 801082e:	687b      	ldr	r3, [r7, #4]
 8010830:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8010834:	699b      	ldr	r3, [r3, #24]
 8010836:	6878      	ldr	r0, [r7, #4]
 8010838:	4798      	blx	r3
  }
}
 801083a:	bf00      	nop
 801083c:	3708      	adds	r7, #8
 801083e:	46bd      	mov	sp, r7
 8010840:	bd80      	pop	{r7, pc}

08010842 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8010842:	b580      	push	{r7, lr}
 8010844:	b082      	sub	sp, #8
 8010846:	af00      	add	r7, sp, #0
 8010848:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	2201      	movs	r2, #1
 801084e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8010852:	2300      	movs	r3, #0
 8010854:	2200      	movs	r2, #0
 8010856:	2101      	movs	r1, #1
 8010858:	6878      	ldr	r0, [r7, #4]
 801085a:	f000 f85b 	bl	8010914 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 801085e:	bf00      	nop
}
 8010860:	3708      	adds	r7, #8
 8010862:	46bd      	mov	sp, r7
 8010864:	bd80      	pop	{r7, pc}

08010866 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8010866:	b480      	push	{r7}
 8010868:	b083      	sub	sp, #12
 801086a:	af00      	add	r7, sp, #0
 801086c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 801086e:	687b      	ldr	r3, [r7, #4]
 8010870:	2200      	movs	r2, #0
 8010872:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8010876:	687b      	ldr	r3, [r7, #4]
 8010878:	2201      	movs	r2, #1
 801087a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 801087e:	bf00      	nop
}
 8010880:	370c      	adds	r7, #12
 8010882:	46bd      	mov	sp, r7
 8010884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010888:	4770      	bx	lr

0801088a <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 801088a:	b580      	push	{r7, lr}
 801088c:	b082      	sub	sp, #8
 801088e:	af00      	add	r7, sp, #0
 8010890:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8010892:	687b      	ldr	r3, [r7, #4]
 8010894:	2201      	movs	r2, #1
 8010896:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 801089a:	687b      	ldr	r3, [r7, #4]
 801089c:	2200      	movs	r2, #0
 801089e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80108a2:	687b      	ldr	r3, [r7, #4]
 80108a4:	2200      	movs	r2, #0
 80108a6:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80108aa:	2300      	movs	r3, #0
 80108ac:	2200      	movs	r2, #0
 80108ae:	2101      	movs	r1, #1
 80108b0:	6878      	ldr	r0, [r7, #4]
 80108b2:	f000 f82f 	bl	8010914 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80108b6:	2300      	movs	r3, #0
}
 80108b8:	4618      	mov	r0, r3
 80108ba:	3708      	adds	r7, #8
 80108bc:	46bd      	mov	sp, r7
 80108be:	bd80      	pop	{r7, pc}

080108c0 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80108c0:	b580      	push	{r7, lr}
 80108c2:	b082      	sub	sp, #8
 80108c4:	af00      	add	r7, sp, #0
 80108c6:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 80108c8:	687b      	ldr	r3, [r7, #4]
 80108ca:	2201      	movs	r2, #1
 80108cc:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 80108d0:	687b      	ldr	r3, [r7, #4]
 80108d2:	2200      	movs	r2, #0
 80108d4:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 80108d8:	687b      	ldr	r3, [r7, #4]
 80108da:	2200      	movs	r2, #0
 80108dc:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 80108e0:	6878      	ldr	r0, [r7, #4]
 80108e2:	f003 fd60 	bl	80143a6 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80108e6:	687b      	ldr	r3, [r7, #4]
 80108e8:	791b      	ldrb	r3, [r3, #4]
 80108ea:	4619      	mov	r1, r3
 80108ec:	6878      	ldr	r0, [r7, #4]
 80108ee:	f000 ffc5 	bl	801187c <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80108f2:	687b      	ldr	r3, [r7, #4]
 80108f4:	795b      	ldrb	r3, [r3, #5]
 80108f6:	4619      	mov	r1, r3
 80108f8:	6878      	ldr	r0, [r7, #4]
 80108fa:	f000 ffbf 	bl	801187c <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80108fe:	2300      	movs	r3, #0
 8010900:	2200      	movs	r2, #0
 8010902:	2101      	movs	r1, #1
 8010904:	6878      	ldr	r0, [r7, #4]
 8010906:	f000 f805 	bl	8010914 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 801090a:	2300      	movs	r3, #0
}
 801090c:	4618      	mov	r0, r3
 801090e:	3708      	adds	r7, #8
 8010910:	46bd      	mov	sp, r7
 8010912:	bd80      	pop	{r7, pc}

08010914 <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 8010914:	b580      	push	{r7, lr}
 8010916:	b086      	sub	sp, #24
 8010918:	af00      	add	r7, sp, #0
 801091a:	60f8      	str	r0, [r7, #12]
 801091c:	607a      	str	r2, [r7, #4]
 801091e:	603b      	str	r3, [r7, #0]
 8010920:	460b      	mov	r3, r1
 8010922:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 8010924:	7afa      	ldrb	r2, [r7, #11]
 8010926:	68fb      	ldr	r3, [r7, #12]
 8010928:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0

#if (osCMSIS < 0x20000U)
  UNUSED(priority);

  /* Calculate the number of available spaces */
  uint32_t available_spaces = MSGQUEUE_OBJECTS - osMessageWaiting(phost->os_event);
 801092c:	68fb      	ldr	r3, [r7, #12]
 801092e:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 8010932:	4618      	mov	r0, r3
 8010934:	f001 f9c8 	bl	8011cc8 <osMessageWaiting>
 8010938:	4603      	mov	r3, r0
 801093a:	f1c3 0310 	rsb	r3, r3, #16
 801093e:	617b      	str	r3, [r7, #20]

  if (available_spaces != 0U)
 8010940:	697b      	ldr	r3, [r7, #20]
 8010942:	2b00      	cmp	r3, #0
 8010944:	d009      	beq.n	801095a <USBH_OS_PutMessage+0x46>
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
 8010946:	68fb      	ldr	r3, [r7, #12]
 8010948:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 801094c:	68fb      	ldr	r3, [r7, #12]
 801094e:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8010952:	687a      	ldr	r2, [r7, #4]
 8010954:	4619      	mov	r1, r3
 8010956:	f001 f903 	bl	8011b60 <osMessagePut>
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
  }
#endif /* (osCMSIS < 0x20000U) */
}
 801095a:	bf00      	nop
 801095c:	3718      	adds	r7, #24
 801095e:	46bd      	mov	sp, r7
 8010960:	bd80      	pop	{r7, pc}

08010962 <USBH_Process_OS>:
  * @param  pvParameters not used
  * @retval None
  */
#if (osCMSIS < 0x20000U)
static void USBH_Process_OS(void const *argument)
{
 8010962:	b580      	push	{r7, lr}
 8010964:	b086      	sub	sp, #24
 8010966:	af00      	add	r7, sp, #0
 8010968:	6078      	str	r0, [r7, #4]
  osEvent event;

  for (;;)
  {
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 801096a:	687b      	ldr	r3, [r7, #4]
 801096c:	f8d3 13d8 	ldr.w	r1, [r3, #984]	@ 0x3d8
 8010970:	f107 030c 	add.w	r3, r7, #12
 8010974:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010978:	4618      	mov	r0, r3
 801097a:	f001 f931 	bl	8011be0 <osMessageGet>
    if (event.status == osEventMessage)
 801097e:	68fb      	ldr	r3, [r7, #12]
 8010980:	2b10      	cmp	r3, #16
 8010982:	d1f2      	bne.n	801096a <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 8010984:	6878      	ldr	r0, [r7, #4]
 8010986:	f7ff fb0b 	bl	800ffa0 <USBH_Process>
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 801098a:	e7ee      	b.n	801096a <USBH_Process_OS+0x8>

0801098c <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 801098c:	b580      	push	{r7, lr}
 801098e:	b082      	sub	sp, #8
 8010990:	af00      	add	r7, sp, #0
 8010992:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8010994:	2300      	movs	r3, #0
 8010996:	2200      	movs	r2, #0
 8010998:	2101      	movs	r1, #1
 801099a:	6878      	ldr	r0, [r7, #4]
 801099c:	f7ff ffba 	bl	8010914 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80109a0:	2300      	movs	r3, #0
}
 80109a2:	4618      	mov	r0, r3
 80109a4:	3708      	adds	r7, #8
 80109a6:	46bd      	mov	sp, r7
 80109a8:	bd80      	pop	{r7, pc}

080109aa <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80109aa:	b580      	push	{r7, lr}
 80109ac:	b086      	sub	sp, #24
 80109ae:	af02      	add	r7, sp, #8
 80109b0:	6078      	str	r0, [r7, #4]
 80109b2:	460b      	mov	r3, r1
 80109b4:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 80109b6:	887b      	ldrh	r3, [r7, #2]
 80109b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80109bc:	d901      	bls.n	80109c2 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80109be:	2303      	movs	r3, #3
 80109c0:	e01b      	b.n	80109fa <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 80109c2:	687b      	ldr	r3, [r7, #4]
 80109c4:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80109c8:	887b      	ldrh	r3, [r7, #2]
 80109ca:	9300      	str	r3, [sp, #0]
 80109cc:	4613      	mov	r3, r2
 80109ce:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80109d2:	2100      	movs	r1, #0
 80109d4:	6878      	ldr	r0, [r7, #4]
 80109d6:	f000 f872 	bl	8010abe <USBH_GetDescriptor>
 80109da:	4603      	mov	r3, r0
 80109dc:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 80109de:	7bfb      	ldrb	r3, [r7, #15]
 80109e0:	2b00      	cmp	r3, #0
 80109e2:	d109      	bne.n	80109f8 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 80109e4:	687b      	ldr	r3, [r7, #4]
 80109e6:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80109ea:	887a      	ldrh	r2, [r7, #2]
 80109ec:	4619      	mov	r1, r3
 80109ee:	6878      	ldr	r0, [r7, #4]
 80109f0:	f000 f92a 	bl	8010c48 <USBH_ParseDevDesc>
 80109f4:	4603      	mov	r3, r0
 80109f6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80109f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80109fa:	4618      	mov	r0, r3
 80109fc:	3710      	adds	r7, #16
 80109fe:	46bd      	mov	sp, r7
 8010a00:	bd80      	pop	{r7, pc}

08010a02 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8010a02:	b580      	push	{r7, lr}
 8010a04:	b086      	sub	sp, #24
 8010a06:	af02      	add	r7, sp, #8
 8010a08:	6078      	str	r0, [r7, #4]
 8010a0a:	460b      	mov	r3, r1
 8010a0c:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8010a0e:	687b      	ldr	r3, [r7, #4]
 8010a10:	331c      	adds	r3, #28
 8010a12:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8010a14:	887b      	ldrh	r3, [r7, #2]
 8010a16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010a1a:	d901      	bls.n	8010a20 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8010a1c:	2303      	movs	r3, #3
 8010a1e:	e016      	b.n	8010a4e <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8010a20:	887b      	ldrh	r3, [r7, #2]
 8010a22:	9300      	str	r3, [sp, #0]
 8010a24:	68bb      	ldr	r3, [r7, #8]
 8010a26:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010a2a:	2100      	movs	r1, #0
 8010a2c:	6878      	ldr	r0, [r7, #4]
 8010a2e:	f000 f846 	bl	8010abe <USBH_GetDescriptor>
 8010a32:	4603      	mov	r3, r0
 8010a34:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8010a36:	7bfb      	ldrb	r3, [r7, #15]
 8010a38:	2b00      	cmp	r3, #0
 8010a3a:	d107      	bne.n	8010a4c <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8010a3c:	887b      	ldrh	r3, [r7, #2]
 8010a3e:	461a      	mov	r2, r3
 8010a40:	68b9      	ldr	r1, [r7, #8]
 8010a42:	6878      	ldr	r0, [r7, #4]
 8010a44:	f000 f9b0 	bl	8010da8 <USBH_ParseCfgDesc>
 8010a48:	4603      	mov	r3, r0
 8010a4a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8010a4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8010a4e:	4618      	mov	r0, r3
 8010a50:	3710      	adds	r7, #16
 8010a52:	46bd      	mov	sp, r7
 8010a54:	bd80      	pop	{r7, pc}

08010a56 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8010a56:	b580      	push	{r7, lr}
 8010a58:	b088      	sub	sp, #32
 8010a5a:	af02      	add	r7, sp, #8
 8010a5c:	60f8      	str	r0, [r7, #12]
 8010a5e:	607a      	str	r2, [r7, #4]
 8010a60:	461a      	mov	r2, r3
 8010a62:	460b      	mov	r3, r1
 8010a64:	72fb      	strb	r3, [r7, #11]
 8010a66:	4613      	mov	r3, r2
 8010a68:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8010a6a:	893b      	ldrh	r3, [r7, #8]
 8010a6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010a70:	d802      	bhi.n	8010a78 <USBH_Get_StringDesc+0x22>
 8010a72:	687b      	ldr	r3, [r7, #4]
 8010a74:	2b00      	cmp	r3, #0
 8010a76:	d101      	bne.n	8010a7c <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8010a78:	2303      	movs	r3, #3
 8010a7a:	e01c      	b.n	8010ab6 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8010a7c:	7afb      	ldrb	r3, [r7, #11]
 8010a7e:	b29b      	uxth	r3, r3
 8010a80:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8010a84:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8010a86:	68fb      	ldr	r3, [r7, #12]
 8010a88:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8010a8c:	893b      	ldrh	r3, [r7, #8]
 8010a8e:	9300      	str	r3, [sp, #0]
 8010a90:	460b      	mov	r3, r1
 8010a92:	2100      	movs	r1, #0
 8010a94:	68f8      	ldr	r0, [r7, #12]
 8010a96:	f000 f812 	bl	8010abe <USBH_GetDescriptor>
 8010a9a:	4603      	mov	r3, r0
 8010a9c:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8010a9e:	7dfb      	ldrb	r3, [r7, #23]
 8010aa0:	2b00      	cmp	r3, #0
 8010aa2:	d107      	bne.n	8010ab4 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8010aa4:	68fb      	ldr	r3, [r7, #12]
 8010aa6:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8010aaa:	893a      	ldrh	r2, [r7, #8]
 8010aac:	6879      	ldr	r1, [r7, #4]
 8010aae:	4618      	mov	r0, r3
 8010ab0:	f000 fb8d 	bl	80111ce <USBH_ParseStringDesc>
  }

  return status;
 8010ab4:	7dfb      	ldrb	r3, [r7, #23]
}
 8010ab6:	4618      	mov	r0, r3
 8010ab8:	3718      	adds	r7, #24
 8010aba:	46bd      	mov	sp, r7
 8010abc:	bd80      	pop	{r7, pc}

08010abe <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8010abe:	b580      	push	{r7, lr}
 8010ac0:	b084      	sub	sp, #16
 8010ac2:	af00      	add	r7, sp, #0
 8010ac4:	60f8      	str	r0, [r7, #12]
 8010ac6:	607b      	str	r3, [r7, #4]
 8010ac8:	460b      	mov	r3, r1
 8010aca:	72fb      	strb	r3, [r7, #11]
 8010acc:	4613      	mov	r3, r2
 8010ace:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8010ad0:	68fb      	ldr	r3, [r7, #12]
 8010ad2:	789b      	ldrb	r3, [r3, #2]
 8010ad4:	2b01      	cmp	r3, #1
 8010ad6:	d11c      	bne.n	8010b12 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8010ad8:	7afb      	ldrb	r3, [r7, #11]
 8010ada:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8010ade:	b2da      	uxtb	r2, r3
 8010ae0:	68fb      	ldr	r3, [r7, #12]
 8010ae2:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8010ae4:	68fb      	ldr	r3, [r7, #12]
 8010ae6:	2206      	movs	r2, #6
 8010ae8:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8010aea:	68fb      	ldr	r3, [r7, #12]
 8010aec:	893a      	ldrh	r2, [r7, #8]
 8010aee:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8010af0:	893b      	ldrh	r3, [r7, #8]
 8010af2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8010af6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010afa:	d104      	bne.n	8010b06 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8010afc:	68fb      	ldr	r3, [r7, #12]
 8010afe:	f240 4209 	movw	r2, #1033	@ 0x409
 8010b02:	829a      	strh	r2, [r3, #20]
 8010b04:	e002      	b.n	8010b0c <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8010b06:	68fb      	ldr	r3, [r7, #12]
 8010b08:	2200      	movs	r2, #0
 8010b0a:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8010b0c:	68fb      	ldr	r3, [r7, #12]
 8010b0e:	8b3a      	ldrh	r2, [r7, #24]
 8010b10:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8010b12:	8b3b      	ldrh	r3, [r7, #24]
 8010b14:	461a      	mov	r2, r3
 8010b16:	6879      	ldr	r1, [r7, #4]
 8010b18:	68f8      	ldr	r0, [r7, #12]
 8010b1a:	f000 fba5 	bl	8011268 <USBH_CtlReq>
 8010b1e:	4603      	mov	r3, r0
}
 8010b20:	4618      	mov	r0, r3
 8010b22:	3710      	adds	r7, #16
 8010b24:	46bd      	mov	sp, r7
 8010b26:	bd80      	pop	{r7, pc}

08010b28 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8010b28:	b580      	push	{r7, lr}
 8010b2a:	b082      	sub	sp, #8
 8010b2c:	af00      	add	r7, sp, #0
 8010b2e:	6078      	str	r0, [r7, #4]
 8010b30:	460b      	mov	r3, r1
 8010b32:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8010b34:	687b      	ldr	r3, [r7, #4]
 8010b36:	789b      	ldrb	r3, [r3, #2]
 8010b38:	2b01      	cmp	r3, #1
 8010b3a:	d10f      	bne.n	8010b5c <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8010b3c:	687b      	ldr	r3, [r7, #4]
 8010b3e:	2200      	movs	r2, #0
 8010b40:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8010b42:	687b      	ldr	r3, [r7, #4]
 8010b44:	2205      	movs	r2, #5
 8010b46:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8010b48:	78fb      	ldrb	r3, [r7, #3]
 8010b4a:	b29a      	uxth	r2, r3
 8010b4c:	687b      	ldr	r3, [r7, #4]
 8010b4e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8010b50:	687b      	ldr	r3, [r7, #4]
 8010b52:	2200      	movs	r2, #0
 8010b54:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8010b56:	687b      	ldr	r3, [r7, #4]
 8010b58:	2200      	movs	r2, #0
 8010b5a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8010b5c:	2200      	movs	r2, #0
 8010b5e:	2100      	movs	r1, #0
 8010b60:	6878      	ldr	r0, [r7, #4]
 8010b62:	f000 fb81 	bl	8011268 <USBH_CtlReq>
 8010b66:	4603      	mov	r3, r0
}
 8010b68:	4618      	mov	r0, r3
 8010b6a:	3708      	adds	r7, #8
 8010b6c:	46bd      	mov	sp, r7
 8010b6e:	bd80      	pop	{r7, pc}

08010b70 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8010b70:	b580      	push	{r7, lr}
 8010b72:	b082      	sub	sp, #8
 8010b74:	af00      	add	r7, sp, #0
 8010b76:	6078      	str	r0, [r7, #4]
 8010b78:	460b      	mov	r3, r1
 8010b7a:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8010b7c:	687b      	ldr	r3, [r7, #4]
 8010b7e:	789b      	ldrb	r3, [r3, #2]
 8010b80:	2b01      	cmp	r3, #1
 8010b82:	d10e      	bne.n	8010ba2 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8010b84:	687b      	ldr	r3, [r7, #4]
 8010b86:	2200      	movs	r2, #0
 8010b88:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8010b8a:	687b      	ldr	r3, [r7, #4]
 8010b8c:	2209      	movs	r2, #9
 8010b8e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8010b90:	687b      	ldr	r3, [r7, #4]
 8010b92:	887a      	ldrh	r2, [r7, #2]
 8010b94:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8010b96:	687b      	ldr	r3, [r7, #4]
 8010b98:	2200      	movs	r2, #0
 8010b9a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8010b9c:	687b      	ldr	r3, [r7, #4]
 8010b9e:	2200      	movs	r2, #0
 8010ba0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8010ba2:	2200      	movs	r2, #0
 8010ba4:	2100      	movs	r1, #0
 8010ba6:	6878      	ldr	r0, [r7, #4]
 8010ba8:	f000 fb5e 	bl	8011268 <USBH_CtlReq>
 8010bac:	4603      	mov	r3, r0
}
 8010bae:	4618      	mov	r0, r3
 8010bb0:	3708      	adds	r7, #8
 8010bb2:	46bd      	mov	sp, r7
 8010bb4:	bd80      	pop	{r7, pc}

08010bb6 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8010bb6:	b580      	push	{r7, lr}
 8010bb8:	b082      	sub	sp, #8
 8010bba:	af00      	add	r7, sp, #0
 8010bbc:	6078      	str	r0, [r7, #4]
 8010bbe:	460b      	mov	r3, r1
 8010bc0:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8010bc2:	687b      	ldr	r3, [r7, #4]
 8010bc4:	789b      	ldrb	r3, [r3, #2]
 8010bc6:	2b01      	cmp	r3, #1
 8010bc8:	d10f      	bne.n	8010bea <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8010bca:	687b      	ldr	r3, [r7, #4]
 8010bcc:	2200      	movs	r2, #0
 8010bce:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8010bd0:	687b      	ldr	r3, [r7, #4]
 8010bd2:	2203      	movs	r2, #3
 8010bd4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8010bd6:	78fb      	ldrb	r3, [r7, #3]
 8010bd8:	b29a      	uxth	r2, r3
 8010bda:	687b      	ldr	r3, [r7, #4]
 8010bdc:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8010bde:	687b      	ldr	r3, [r7, #4]
 8010be0:	2200      	movs	r2, #0
 8010be2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8010be4:	687b      	ldr	r3, [r7, #4]
 8010be6:	2200      	movs	r2, #0
 8010be8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8010bea:	2200      	movs	r2, #0
 8010bec:	2100      	movs	r1, #0
 8010bee:	6878      	ldr	r0, [r7, #4]
 8010bf0:	f000 fb3a 	bl	8011268 <USBH_CtlReq>
 8010bf4:	4603      	mov	r3, r0
}
 8010bf6:	4618      	mov	r0, r3
 8010bf8:	3708      	adds	r7, #8
 8010bfa:	46bd      	mov	sp, r7
 8010bfc:	bd80      	pop	{r7, pc}

08010bfe <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8010bfe:	b580      	push	{r7, lr}
 8010c00:	b082      	sub	sp, #8
 8010c02:	af00      	add	r7, sp, #0
 8010c04:	6078      	str	r0, [r7, #4]
 8010c06:	460b      	mov	r3, r1
 8010c08:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8010c0a:	687b      	ldr	r3, [r7, #4]
 8010c0c:	789b      	ldrb	r3, [r3, #2]
 8010c0e:	2b01      	cmp	r3, #1
 8010c10:	d10f      	bne.n	8010c32 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8010c12:	687b      	ldr	r3, [r7, #4]
 8010c14:	2202      	movs	r2, #2
 8010c16:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8010c18:	687b      	ldr	r3, [r7, #4]
 8010c1a:	2201      	movs	r2, #1
 8010c1c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	2200      	movs	r2, #0
 8010c22:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8010c24:	78fb      	ldrb	r3, [r7, #3]
 8010c26:	b29a      	uxth	r2, r3
 8010c28:	687b      	ldr	r3, [r7, #4]
 8010c2a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8010c2c:	687b      	ldr	r3, [r7, #4]
 8010c2e:	2200      	movs	r2, #0
 8010c30:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8010c32:	2200      	movs	r2, #0
 8010c34:	2100      	movs	r1, #0
 8010c36:	6878      	ldr	r0, [r7, #4]
 8010c38:	f000 fb16 	bl	8011268 <USBH_CtlReq>
 8010c3c:	4603      	mov	r3, r0
}
 8010c3e:	4618      	mov	r0, r3
 8010c40:	3708      	adds	r7, #8
 8010c42:	46bd      	mov	sp, r7
 8010c44:	bd80      	pop	{r7, pc}
	...

08010c48 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8010c48:	b480      	push	{r7}
 8010c4a:	b087      	sub	sp, #28
 8010c4c:	af00      	add	r7, sp, #0
 8010c4e:	60f8      	str	r0, [r7, #12]
 8010c50:	60b9      	str	r1, [r7, #8]
 8010c52:	4613      	mov	r3, r2
 8010c54:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8010c56:	68fb      	ldr	r3, [r7, #12]
 8010c58:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8010c5c:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8010c5e:	2300      	movs	r3, #0
 8010c60:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8010c62:	68bb      	ldr	r3, [r7, #8]
 8010c64:	2b00      	cmp	r3, #0
 8010c66:	d101      	bne.n	8010c6c <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8010c68:	2302      	movs	r3, #2
 8010c6a:	e094      	b.n	8010d96 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8010c6c:	68bb      	ldr	r3, [r7, #8]
 8010c6e:	781a      	ldrb	r2, [r3, #0]
 8010c70:	693b      	ldr	r3, [r7, #16]
 8010c72:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8010c74:	68bb      	ldr	r3, [r7, #8]
 8010c76:	785a      	ldrb	r2, [r3, #1]
 8010c78:	693b      	ldr	r3, [r7, #16]
 8010c7a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8010c7c:	68bb      	ldr	r3, [r7, #8]
 8010c7e:	3302      	adds	r3, #2
 8010c80:	781b      	ldrb	r3, [r3, #0]
 8010c82:	461a      	mov	r2, r3
 8010c84:	68bb      	ldr	r3, [r7, #8]
 8010c86:	3303      	adds	r3, #3
 8010c88:	781b      	ldrb	r3, [r3, #0]
 8010c8a:	021b      	lsls	r3, r3, #8
 8010c8c:	b29b      	uxth	r3, r3
 8010c8e:	4313      	orrs	r3, r2
 8010c90:	b29a      	uxth	r2, r3
 8010c92:	693b      	ldr	r3, [r7, #16]
 8010c94:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8010c96:	68bb      	ldr	r3, [r7, #8]
 8010c98:	791a      	ldrb	r2, [r3, #4]
 8010c9a:	693b      	ldr	r3, [r7, #16]
 8010c9c:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8010c9e:	68bb      	ldr	r3, [r7, #8]
 8010ca0:	795a      	ldrb	r2, [r3, #5]
 8010ca2:	693b      	ldr	r3, [r7, #16]
 8010ca4:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8010ca6:	68bb      	ldr	r3, [r7, #8]
 8010ca8:	799a      	ldrb	r2, [r3, #6]
 8010caa:	693b      	ldr	r3, [r7, #16]
 8010cac:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8010cae:	68bb      	ldr	r3, [r7, #8]
 8010cb0:	79da      	ldrb	r2, [r3, #7]
 8010cb2:	693b      	ldr	r3, [r7, #16]
 8010cb4:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8010cb6:	68fb      	ldr	r3, [r7, #12]
 8010cb8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8010cbc:	2b00      	cmp	r3, #0
 8010cbe:	d004      	beq.n	8010cca <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8010cc0:	68fb      	ldr	r3, [r7, #12]
 8010cc2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8010cc6:	2b01      	cmp	r3, #1
 8010cc8:	d11b      	bne.n	8010d02 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8010cca:	693b      	ldr	r3, [r7, #16]
 8010ccc:	79db      	ldrb	r3, [r3, #7]
 8010cce:	2b20      	cmp	r3, #32
 8010cd0:	dc0f      	bgt.n	8010cf2 <USBH_ParseDevDesc+0xaa>
 8010cd2:	2b08      	cmp	r3, #8
 8010cd4:	db0f      	blt.n	8010cf6 <USBH_ParseDevDesc+0xae>
 8010cd6:	3b08      	subs	r3, #8
 8010cd8:	4a32      	ldr	r2, [pc, #200]	@ (8010da4 <USBH_ParseDevDesc+0x15c>)
 8010cda:	fa22 f303 	lsr.w	r3, r2, r3
 8010cde:	f003 0301 	and.w	r3, r3, #1
 8010ce2:	2b00      	cmp	r3, #0
 8010ce4:	bf14      	ite	ne
 8010ce6:	2301      	movne	r3, #1
 8010ce8:	2300      	moveq	r3, #0
 8010cea:	b2db      	uxtb	r3, r3
 8010cec:	2b00      	cmp	r3, #0
 8010cee:	d106      	bne.n	8010cfe <USBH_ParseDevDesc+0xb6>
 8010cf0:	e001      	b.n	8010cf6 <USBH_ParseDevDesc+0xae>
 8010cf2:	2b40      	cmp	r3, #64	@ 0x40
 8010cf4:	d003      	beq.n	8010cfe <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8010cf6:	693b      	ldr	r3, [r7, #16]
 8010cf8:	2208      	movs	r2, #8
 8010cfa:	71da      	strb	r2, [r3, #7]
        break;
 8010cfc:	e000      	b.n	8010d00 <USBH_ParseDevDesc+0xb8>
        break;
 8010cfe:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8010d00:	e00e      	b.n	8010d20 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8010d02:	68fb      	ldr	r3, [r7, #12]
 8010d04:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8010d08:	2b02      	cmp	r3, #2
 8010d0a:	d107      	bne.n	8010d1c <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8010d0c:	693b      	ldr	r3, [r7, #16]
 8010d0e:	79db      	ldrb	r3, [r3, #7]
 8010d10:	2b08      	cmp	r3, #8
 8010d12:	d005      	beq.n	8010d20 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8010d14:	693b      	ldr	r3, [r7, #16]
 8010d16:	2208      	movs	r2, #8
 8010d18:	71da      	strb	r2, [r3, #7]
 8010d1a:	e001      	b.n	8010d20 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8010d1c:	2303      	movs	r3, #3
 8010d1e:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8010d20:	88fb      	ldrh	r3, [r7, #6]
 8010d22:	2b08      	cmp	r3, #8
 8010d24:	d936      	bls.n	8010d94 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8010d26:	68bb      	ldr	r3, [r7, #8]
 8010d28:	3308      	adds	r3, #8
 8010d2a:	781b      	ldrb	r3, [r3, #0]
 8010d2c:	461a      	mov	r2, r3
 8010d2e:	68bb      	ldr	r3, [r7, #8]
 8010d30:	3309      	adds	r3, #9
 8010d32:	781b      	ldrb	r3, [r3, #0]
 8010d34:	021b      	lsls	r3, r3, #8
 8010d36:	b29b      	uxth	r3, r3
 8010d38:	4313      	orrs	r3, r2
 8010d3a:	b29a      	uxth	r2, r3
 8010d3c:	693b      	ldr	r3, [r7, #16]
 8010d3e:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8010d40:	68bb      	ldr	r3, [r7, #8]
 8010d42:	330a      	adds	r3, #10
 8010d44:	781b      	ldrb	r3, [r3, #0]
 8010d46:	461a      	mov	r2, r3
 8010d48:	68bb      	ldr	r3, [r7, #8]
 8010d4a:	330b      	adds	r3, #11
 8010d4c:	781b      	ldrb	r3, [r3, #0]
 8010d4e:	021b      	lsls	r3, r3, #8
 8010d50:	b29b      	uxth	r3, r3
 8010d52:	4313      	orrs	r3, r2
 8010d54:	b29a      	uxth	r2, r3
 8010d56:	693b      	ldr	r3, [r7, #16]
 8010d58:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8010d5a:	68bb      	ldr	r3, [r7, #8]
 8010d5c:	330c      	adds	r3, #12
 8010d5e:	781b      	ldrb	r3, [r3, #0]
 8010d60:	461a      	mov	r2, r3
 8010d62:	68bb      	ldr	r3, [r7, #8]
 8010d64:	330d      	adds	r3, #13
 8010d66:	781b      	ldrb	r3, [r3, #0]
 8010d68:	021b      	lsls	r3, r3, #8
 8010d6a:	b29b      	uxth	r3, r3
 8010d6c:	4313      	orrs	r3, r2
 8010d6e:	b29a      	uxth	r2, r3
 8010d70:	693b      	ldr	r3, [r7, #16]
 8010d72:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8010d74:	68bb      	ldr	r3, [r7, #8]
 8010d76:	7b9a      	ldrb	r2, [r3, #14]
 8010d78:	693b      	ldr	r3, [r7, #16]
 8010d7a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8010d7c:	68bb      	ldr	r3, [r7, #8]
 8010d7e:	7bda      	ldrb	r2, [r3, #15]
 8010d80:	693b      	ldr	r3, [r7, #16]
 8010d82:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8010d84:	68bb      	ldr	r3, [r7, #8]
 8010d86:	7c1a      	ldrb	r2, [r3, #16]
 8010d88:	693b      	ldr	r3, [r7, #16]
 8010d8a:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8010d8c:	68bb      	ldr	r3, [r7, #8]
 8010d8e:	7c5a      	ldrb	r2, [r3, #17]
 8010d90:	693b      	ldr	r3, [r7, #16]
 8010d92:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8010d94:	7dfb      	ldrb	r3, [r7, #23]
}
 8010d96:	4618      	mov	r0, r3
 8010d98:	371c      	adds	r7, #28
 8010d9a:	46bd      	mov	sp, r7
 8010d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010da0:	4770      	bx	lr
 8010da2:	bf00      	nop
 8010da4:	01000101 	.word	0x01000101

08010da8 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8010da8:	b580      	push	{r7, lr}
 8010daa:	b08c      	sub	sp, #48	@ 0x30
 8010dac:	af00      	add	r7, sp, #0
 8010dae:	60f8      	str	r0, [r7, #12]
 8010db0:	60b9      	str	r1, [r7, #8]
 8010db2:	4613      	mov	r3, r2
 8010db4:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8010db6:	68fb      	ldr	r3, [r7, #12]
 8010db8:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8010dbc:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8010dbe:	2300      	movs	r3, #0
 8010dc0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8010dc4:	2300      	movs	r3, #0
 8010dc6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8010dca:	2300      	movs	r3, #0
 8010dcc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8010dd0:	68bb      	ldr	r3, [r7, #8]
 8010dd2:	2b00      	cmp	r3, #0
 8010dd4:	d101      	bne.n	8010dda <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8010dd6:	2302      	movs	r3, #2
 8010dd8:	e0de      	b.n	8010f98 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8010dda:	68bb      	ldr	r3, [r7, #8]
 8010ddc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8010dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010de0:	781b      	ldrb	r3, [r3, #0]
 8010de2:	2b09      	cmp	r3, #9
 8010de4:	d002      	beq.n	8010dec <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8010de6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010de8:	2209      	movs	r2, #9
 8010dea:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8010dec:	68bb      	ldr	r3, [r7, #8]
 8010dee:	781a      	ldrb	r2, [r3, #0]
 8010df0:	6a3b      	ldr	r3, [r7, #32]
 8010df2:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8010df4:	68bb      	ldr	r3, [r7, #8]
 8010df6:	785a      	ldrb	r2, [r3, #1]
 8010df8:	6a3b      	ldr	r3, [r7, #32]
 8010dfa:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8010dfc:	68bb      	ldr	r3, [r7, #8]
 8010dfe:	3302      	adds	r3, #2
 8010e00:	781b      	ldrb	r3, [r3, #0]
 8010e02:	461a      	mov	r2, r3
 8010e04:	68bb      	ldr	r3, [r7, #8]
 8010e06:	3303      	adds	r3, #3
 8010e08:	781b      	ldrb	r3, [r3, #0]
 8010e0a:	021b      	lsls	r3, r3, #8
 8010e0c:	b29b      	uxth	r3, r3
 8010e0e:	4313      	orrs	r3, r2
 8010e10:	b29b      	uxth	r3, r3
 8010e12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010e16:	bf28      	it	cs
 8010e18:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8010e1c:	b29a      	uxth	r2, r3
 8010e1e:	6a3b      	ldr	r3, [r7, #32]
 8010e20:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8010e22:	68bb      	ldr	r3, [r7, #8]
 8010e24:	791a      	ldrb	r2, [r3, #4]
 8010e26:	6a3b      	ldr	r3, [r7, #32]
 8010e28:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8010e2a:	68bb      	ldr	r3, [r7, #8]
 8010e2c:	795a      	ldrb	r2, [r3, #5]
 8010e2e:	6a3b      	ldr	r3, [r7, #32]
 8010e30:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8010e32:	68bb      	ldr	r3, [r7, #8]
 8010e34:	799a      	ldrb	r2, [r3, #6]
 8010e36:	6a3b      	ldr	r3, [r7, #32]
 8010e38:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8010e3a:	68bb      	ldr	r3, [r7, #8]
 8010e3c:	79da      	ldrb	r2, [r3, #7]
 8010e3e:	6a3b      	ldr	r3, [r7, #32]
 8010e40:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8010e42:	68bb      	ldr	r3, [r7, #8]
 8010e44:	7a1a      	ldrb	r2, [r3, #8]
 8010e46:	6a3b      	ldr	r3, [r7, #32]
 8010e48:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8010e4a:	88fb      	ldrh	r3, [r7, #6]
 8010e4c:	2b09      	cmp	r3, #9
 8010e4e:	f240 80a1 	bls.w	8010f94 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8010e52:	2309      	movs	r3, #9
 8010e54:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8010e56:	2300      	movs	r3, #0
 8010e58:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8010e5a:	e085      	b.n	8010f68 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8010e5c:	f107 0316 	add.w	r3, r7, #22
 8010e60:	4619      	mov	r1, r3
 8010e62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010e64:	f000 f9e6 	bl	8011234 <USBH_GetNextDesc>
 8010e68:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8010e6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e6c:	785b      	ldrb	r3, [r3, #1]
 8010e6e:	2b04      	cmp	r3, #4
 8010e70:	d17a      	bne.n	8010f68 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8010e72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e74:	781b      	ldrb	r3, [r3, #0]
 8010e76:	2b09      	cmp	r3, #9
 8010e78:	d002      	beq.n	8010e80 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8010e7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e7c:	2209      	movs	r2, #9
 8010e7e:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8010e80:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010e84:	221a      	movs	r2, #26
 8010e86:	fb02 f303 	mul.w	r3, r2, r3
 8010e8a:	3308      	adds	r3, #8
 8010e8c:	6a3a      	ldr	r2, [r7, #32]
 8010e8e:	4413      	add	r3, r2
 8010e90:	3302      	adds	r3, #2
 8010e92:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8010e94:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010e96:	69f8      	ldr	r0, [r7, #28]
 8010e98:	f000 f882 	bl	8010fa0 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8010e9c:	2300      	movs	r3, #0
 8010e9e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8010ea2:	2300      	movs	r3, #0
 8010ea4:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8010ea6:	e043      	b.n	8010f30 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8010ea8:	f107 0316 	add.w	r3, r7, #22
 8010eac:	4619      	mov	r1, r3
 8010eae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010eb0:	f000 f9c0 	bl	8011234 <USBH_GetNextDesc>
 8010eb4:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8010eb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010eb8:	785b      	ldrb	r3, [r3, #1]
 8010eba:	2b05      	cmp	r3, #5
 8010ebc:	d138      	bne.n	8010f30 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8010ebe:	69fb      	ldr	r3, [r7, #28]
 8010ec0:	795b      	ldrb	r3, [r3, #5]
 8010ec2:	2b01      	cmp	r3, #1
 8010ec4:	d113      	bne.n	8010eee <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8010ec6:	69fb      	ldr	r3, [r7, #28]
 8010ec8:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8010eca:	2b02      	cmp	r3, #2
 8010ecc:	d003      	beq.n	8010ed6 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8010ece:	69fb      	ldr	r3, [r7, #28]
 8010ed0:	799b      	ldrb	r3, [r3, #6]
 8010ed2:	2b03      	cmp	r3, #3
 8010ed4:	d10b      	bne.n	8010eee <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8010ed6:	69fb      	ldr	r3, [r7, #28]
 8010ed8:	79db      	ldrb	r3, [r3, #7]
 8010eda:	2b00      	cmp	r3, #0
 8010edc:	d10b      	bne.n	8010ef6 <USBH_ParseCfgDesc+0x14e>
 8010ede:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ee0:	781b      	ldrb	r3, [r3, #0]
 8010ee2:	2b09      	cmp	r3, #9
 8010ee4:	d007      	beq.n	8010ef6 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8010ee6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ee8:	2209      	movs	r2, #9
 8010eea:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8010eec:	e003      	b.n	8010ef6 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8010eee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ef0:	2207      	movs	r2, #7
 8010ef2:	701a      	strb	r2, [r3, #0]
 8010ef4:	e000      	b.n	8010ef8 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8010ef6:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8010ef8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010efc:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8010f00:	3201      	adds	r2, #1
 8010f02:	00d2      	lsls	r2, r2, #3
 8010f04:	211a      	movs	r1, #26
 8010f06:	fb01 f303 	mul.w	r3, r1, r3
 8010f0a:	4413      	add	r3, r2
 8010f0c:	3308      	adds	r3, #8
 8010f0e:	6a3a      	ldr	r2, [r7, #32]
 8010f10:	4413      	add	r3, r2
 8010f12:	3304      	adds	r3, #4
 8010f14:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8010f16:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010f18:	69b9      	ldr	r1, [r7, #24]
 8010f1a:	68f8      	ldr	r0, [r7, #12]
 8010f1c:	f000 f86f 	bl	8010ffe <USBH_ParseEPDesc>
 8010f20:	4603      	mov	r3, r0
 8010f22:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8010f26:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8010f2a:	3301      	adds	r3, #1
 8010f2c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8010f30:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8010f34:	2b01      	cmp	r3, #1
 8010f36:	d80a      	bhi.n	8010f4e <USBH_ParseCfgDesc+0x1a6>
 8010f38:	69fb      	ldr	r3, [r7, #28]
 8010f3a:	791b      	ldrb	r3, [r3, #4]
 8010f3c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8010f40:	429a      	cmp	r2, r3
 8010f42:	d204      	bcs.n	8010f4e <USBH_ParseCfgDesc+0x1a6>
 8010f44:	6a3b      	ldr	r3, [r7, #32]
 8010f46:	885a      	ldrh	r2, [r3, #2]
 8010f48:	8afb      	ldrh	r3, [r7, #22]
 8010f4a:	429a      	cmp	r2, r3
 8010f4c:	d8ac      	bhi.n	8010ea8 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8010f4e:	69fb      	ldr	r3, [r7, #28]
 8010f50:	791b      	ldrb	r3, [r3, #4]
 8010f52:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8010f56:	429a      	cmp	r2, r3
 8010f58:	d201      	bcs.n	8010f5e <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 8010f5a:	2303      	movs	r3, #3
 8010f5c:	e01c      	b.n	8010f98 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 8010f5e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010f62:	3301      	adds	r3, #1
 8010f64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8010f68:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010f6c:	2b01      	cmp	r3, #1
 8010f6e:	d805      	bhi.n	8010f7c <USBH_ParseCfgDesc+0x1d4>
 8010f70:	6a3b      	ldr	r3, [r7, #32]
 8010f72:	885a      	ldrh	r2, [r3, #2]
 8010f74:	8afb      	ldrh	r3, [r7, #22]
 8010f76:	429a      	cmp	r2, r3
 8010f78:	f63f af70 	bhi.w	8010e5c <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8010f7c:	6a3b      	ldr	r3, [r7, #32]
 8010f7e:	791b      	ldrb	r3, [r3, #4]
 8010f80:	2b02      	cmp	r3, #2
 8010f82:	bf28      	it	cs
 8010f84:	2302      	movcs	r3, #2
 8010f86:	b2db      	uxtb	r3, r3
 8010f88:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8010f8c:	429a      	cmp	r2, r3
 8010f8e:	d201      	bcs.n	8010f94 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8010f90:	2303      	movs	r3, #3
 8010f92:	e001      	b.n	8010f98 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 8010f94:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8010f98:	4618      	mov	r0, r3
 8010f9a:	3730      	adds	r7, #48	@ 0x30
 8010f9c:	46bd      	mov	sp, r7
 8010f9e:	bd80      	pop	{r7, pc}

08010fa0 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8010fa0:	b480      	push	{r7}
 8010fa2:	b083      	sub	sp, #12
 8010fa4:	af00      	add	r7, sp, #0
 8010fa6:	6078      	str	r0, [r7, #4]
 8010fa8:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8010faa:	683b      	ldr	r3, [r7, #0]
 8010fac:	781a      	ldrb	r2, [r3, #0]
 8010fae:	687b      	ldr	r3, [r7, #4]
 8010fb0:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8010fb2:	683b      	ldr	r3, [r7, #0]
 8010fb4:	785a      	ldrb	r2, [r3, #1]
 8010fb6:	687b      	ldr	r3, [r7, #4]
 8010fb8:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8010fba:	683b      	ldr	r3, [r7, #0]
 8010fbc:	789a      	ldrb	r2, [r3, #2]
 8010fbe:	687b      	ldr	r3, [r7, #4]
 8010fc0:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8010fc2:	683b      	ldr	r3, [r7, #0]
 8010fc4:	78da      	ldrb	r2, [r3, #3]
 8010fc6:	687b      	ldr	r3, [r7, #4]
 8010fc8:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 8010fca:	683b      	ldr	r3, [r7, #0]
 8010fcc:	791a      	ldrb	r2, [r3, #4]
 8010fce:	687b      	ldr	r3, [r7, #4]
 8010fd0:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8010fd2:	683b      	ldr	r3, [r7, #0]
 8010fd4:	795a      	ldrb	r2, [r3, #5]
 8010fd6:	687b      	ldr	r3, [r7, #4]
 8010fd8:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8010fda:	683b      	ldr	r3, [r7, #0]
 8010fdc:	799a      	ldrb	r2, [r3, #6]
 8010fde:	687b      	ldr	r3, [r7, #4]
 8010fe0:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8010fe2:	683b      	ldr	r3, [r7, #0]
 8010fe4:	79da      	ldrb	r2, [r3, #7]
 8010fe6:	687b      	ldr	r3, [r7, #4]
 8010fe8:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8010fea:	683b      	ldr	r3, [r7, #0]
 8010fec:	7a1a      	ldrb	r2, [r3, #8]
 8010fee:	687b      	ldr	r3, [r7, #4]
 8010ff0:	721a      	strb	r2, [r3, #8]
}
 8010ff2:	bf00      	nop
 8010ff4:	370c      	adds	r7, #12
 8010ff6:	46bd      	mov	sp, r7
 8010ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ffc:	4770      	bx	lr

08010ffe <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8010ffe:	b480      	push	{r7}
 8011000:	b087      	sub	sp, #28
 8011002:	af00      	add	r7, sp, #0
 8011004:	60f8      	str	r0, [r7, #12]
 8011006:	60b9      	str	r1, [r7, #8]
 8011008:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 801100a:	2300      	movs	r3, #0
 801100c:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 801100e:	687b      	ldr	r3, [r7, #4]
 8011010:	781a      	ldrb	r2, [r3, #0]
 8011012:	68bb      	ldr	r3, [r7, #8]
 8011014:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8011016:	687b      	ldr	r3, [r7, #4]
 8011018:	785a      	ldrb	r2, [r3, #1]
 801101a:	68bb      	ldr	r3, [r7, #8]
 801101c:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 801101e:	687b      	ldr	r3, [r7, #4]
 8011020:	789a      	ldrb	r2, [r3, #2]
 8011022:	68bb      	ldr	r3, [r7, #8]
 8011024:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8011026:	687b      	ldr	r3, [r7, #4]
 8011028:	78da      	ldrb	r2, [r3, #3]
 801102a:	68bb      	ldr	r3, [r7, #8]
 801102c:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 801102e:	687b      	ldr	r3, [r7, #4]
 8011030:	3304      	adds	r3, #4
 8011032:	781b      	ldrb	r3, [r3, #0]
 8011034:	461a      	mov	r2, r3
 8011036:	687b      	ldr	r3, [r7, #4]
 8011038:	3305      	adds	r3, #5
 801103a:	781b      	ldrb	r3, [r3, #0]
 801103c:	021b      	lsls	r3, r3, #8
 801103e:	b29b      	uxth	r3, r3
 8011040:	4313      	orrs	r3, r2
 8011042:	b29a      	uxth	r2, r3
 8011044:	68bb      	ldr	r3, [r7, #8]
 8011046:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8011048:	687b      	ldr	r3, [r7, #4]
 801104a:	799a      	ldrb	r2, [r3, #6]
 801104c:	68bb      	ldr	r3, [r7, #8]
 801104e:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8011050:	68bb      	ldr	r3, [r7, #8]
 8011052:	889b      	ldrh	r3, [r3, #4]
 8011054:	2b00      	cmp	r3, #0
 8011056:	d009      	beq.n	801106c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8011058:	68bb      	ldr	r3, [r7, #8]
 801105a:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 801105c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011060:	d804      	bhi.n	801106c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8011062:	68bb      	ldr	r3, [r7, #8]
 8011064:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8011066:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801106a:	d901      	bls.n	8011070 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 801106c:	2303      	movs	r3, #3
 801106e:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8011070:	68fb      	ldr	r3, [r7, #12]
 8011072:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8011076:	2b00      	cmp	r3, #0
 8011078:	d136      	bne.n	80110e8 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 801107a:	68bb      	ldr	r3, [r7, #8]
 801107c:	78db      	ldrb	r3, [r3, #3]
 801107e:	f003 0303 	and.w	r3, r3, #3
 8011082:	2b02      	cmp	r3, #2
 8011084:	d108      	bne.n	8011098 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8011086:	68bb      	ldr	r3, [r7, #8]
 8011088:	889b      	ldrh	r3, [r3, #4]
 801108a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801108e:	f240 8097 	bls.w	80111c0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8011092:	2303      	movs	r3, #3
 8011094:	75fb      	strb	r3, [r7, #23]
 8011096:	e093      	b.n	80111c0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8011098:	68bb      	ldr	r3, [r7, #8]
 801109a:	78db      	ldrb	r3, [r3, #3]
 801109c:	f003 0303 	and.w	r3, r3, #3
 80110a0:	2b00      	cmp	r3, #0
 80110a2:	d107      	bne.n	80110b4 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 80110a4:	68bb      	ldr	r3, [r7, #8]
 80110a6:	889b      	ldrh	r3, [r3, #4]
 80110a8:	2b40      	cmp	r3, #64	@ 0x40
 80110aa:	f240 8089 	bls.w	80111c0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80110ae:	2303      	movs	r3, #3
 80110b0:	75fb      	strb	r3, [r7, #23]
 80110b2:	e085      	b.n	80111c0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80110b4:	68bb      	ldr	r3, [r7, #8]
 80110b6:	78db      	ldrb	r3, [r3, #3]
 80110b8:	f003 0303 	and.w	r3, r3, #3
 80110bc:	2b01      	cmp	r3, #1
 80110be:	d005      	beq.n	80110cc <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 80110c0:	68bb      	ldr	r3, [r7, #8]
 80110c2:	78db      	ldrb	r3, [r3, #3]
 80110c4:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80110c8:	2b03      	cmp	r3, #3
 80110ca:	d10a      	bne.n	80110e2 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80110cc:	68bb      	ldr	r3, [r7, #8]
 80110ce:	799b      	ldrb	r3, [r3, #6]
 80110d0:	2b00      	cmp	r3, #0
 80110d2:	d003      	beq.n	80110dc <USBH_ParseEPDesc+0xde>
 80110d4:	68bb      	ldr	r3, [r7, #8]
 80110d6:	799b      	ldrb	r3, [r3, #6]
 80110d8:	2b10      	cmp	r3, #16
 80110da:	d970      	bls.n	80111be <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 80110dc:	2303      	movs	r3, #3
 80110de:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80110e0:	e06d      	b.n	80111be <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80110e2:	2303      	movs	r3, #3
 80110e4:	75fb      	strb	r3, [r7, #23]
 80110e6:	e06b      	b.n	80111c0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 80110e8:	68fb      	ldr	r3, [r7, #12]
 80110ea:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80110ee:	2b01      	cmp	r3, #1
 80110f0:	d13c      	bne.n	801116c <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 80110f2:	68bb      	ldr	r3, [r7, #8]
 80110f4:	78db      	ldrb	r3, [r3, #3]
 80110f6:	f003 0303 	and.w	r3, r3, #3
 80110fa:	2b02      	cmp	r3, #2
 80110fc:	d005      	beq.n	801110a <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 80110fe:	68bb      	ldr	r3, [r7, #8]
 8011100:	78db      	ldrb	r3, [r3, #3]
 8011102:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8011106:	2b00      	cmp	r3, #0
 8011108:	d106      	bne.n	8011118 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 801110a:	68bb      	ldr	r3, [r7, #8]
 801110c:	889b      	ldrh	r3, [r3, #4]
 801110e:	2b40      	cmp	r3, #64	@ 0x40
 8011110:	d956      	bls.n	80111c0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8011112:	2303      	movs	r3, #3
 8011114:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8011116:	e053      	b.n	80111c0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8011118:	68bb      	ldr	r3, [r7, #8]
 801111a:	78db      	ldrb	r3, [r3, #3]
 801111c:	f003 0303 	and.w	r3, r3, #3
 8011120:	2b01      	cmp	r3, #1
 8011122:	d10e      	bne.n	8011142 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8011124:	68bb      	ldr	r3, [r7, #8]
 8011126:	799b      	ldrb	r3, [r3, #6]
 8011128:	2b00      	cmp	r3, #0
 801112a:	d007      	beq.n	801113c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 801112c:	68bb      	ldr	r3, [r7, #8]
 801112e:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8011130:	2b10      	cmp	r3, #16
 8011132:	d803      	bhi.n	801113c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8011134:	68bb      	ldr	r3, [r7, #8]
 8011136:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8011138:	2b40      	cmp	r3, #64	@ 0x40
 801113a:	d941      	bls.n	80111c0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 801113c:	2303      	movs	r3, #3
 801113e:	75fb      	strb	r3, [r7, #23]
 8011140:	e03e      	b.n	80111c0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8011142:	68bb      	ldr	r3, [r7, #8]
 8011144:	78db      	ldrb	r3, [r3, #3]
 8011146:	f003 0303 	and.w	r3, r3, #3
 801114a:	2b03      	cmp	r3, #3
 801114c:	d10b      	bne.n	8011166 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 801114e:	68bb      	ldr	r3, [r7, #8]
 8011150:	799b      	ldrb	r3, [r3, #6]
 8011152:	2b00      	cmp	r3, #0
 8011154:	d004      	beq.n	8011160 <USBH_ParseEPDesc+0x162>
 8011156:	68bb      	ldr	r3, [r7, #8]
 8011158:	889b      	ldrh	r3, [r3, #4]
 801115a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801115e:	d32f      	bcc.n	80111c0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8011160:	2303      	movs	r3, #3
 8011162:	75fb      	strb	r3, [r7, #23]
 8011164:	e02c      	b.n	80111c0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8011166:	2303      	movs	r3, #3
 8011168:	75fb      	strb	r3, [r7, #23]
 801116a:	e029      	b.n	80111c0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 801116c:	68fb      	ldr	r3, [r7, #12]
 801116e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8011172:	2b02      	cmp	r3, #2
 8011174:	d120      	bne.n	80111b8 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8011176:	68bb      	ldr	r3, [r7, #8]
 8011178:	78db      	ldrb	r3, [r3, #3]
 801117a:	f003 0303 	and.w	r3, r3, #3
 801117e:	2b00      	cmp	r3, #0
 8011180:	d106      	bne.n	8011190 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8011182:	68bb      	ldr	r3, [r7, #8]
 8011184:	889b      	ldrh	r3, [r3, #4]
 8011186:	2b08      	cmp	r3, #8
 8011188:	d01a      	beq.n	80111c0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 801118a:	2303      	movs	r3, #3
 801118c:	75fb      	strb	r3, [r7, #23]
 801118e:	e017      	b.n	80111c0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8011190:	68bb      	ldr	r3, [r7, #8]
 8011192:	78db      	ldrb	r3, [r3, #3]
 8011194:	f003 0303 	and.w	r3, r3, #3
 8011198:	2b03      	cmp	r3, #3
 801119a:	d10a      	bne.n	80111b2 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 801119c:	68bb      	ldr	r3, [r7, #8]
 801119e:	799b      	ldrb	r3, [r3, #6]
 80111a0:	2b00      	cmp	r3, #0
 80111a2:	d003      	beq.n	80111ac <USBH_ParseEPDesc+0x1ae>
 80111a4:	68bb      	ldr	r3, [r7, #8]
 80111a6:	889b      	ldrh	r3, [r3, #4]
 80111a8:	2b08      	cmp	r3, #8
 80111aa:	d909      	bls.n	80111c0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80111ac:	2303      	movs	r3, #3
 80111ae:	75fb      	strb	r3, [r7, #23]
 80111b0:	e006      	b.n	80111c0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80111b2:	2303      	movs	r3, #3
 80111b4:	75fb      	strb	r3, [r7, #23]
 80111b6:	e003      	b.n	80111c0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80111b8:	2303      	movs	r3, #3
 80111ba:	75fb      	strb	r3, [r7, #23]
 80111bc:	e000      	b.n	80111c0 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80111be:	bf00      	nop
  }

  return status;
 80111c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80111c2:	4618      	mov	r0, r3
 80111c4:	371c      	adds	r7, #28
 80111c6:	46bd      	mov	sp, r7
 80111c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111cc:	4770      	bx	lr

080111ce <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80111ce:	b480      	push	{r7}
 80111d0:	b087      	sub	sp, #28
 80111d2:	af00      	add	r7, sp, #0
 80111d4:	60f8      	str	r0, [r7, #12]
 80111d6:	60b9      	str	r1, [r7, #8]
 80111d8:	4613      	mov	r3, r2
 80111da:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 80111dc:	68fb      	ldr	r3, [r7, #12]
 80111de:	3301      	adds	r3, #1
 80111e0:	781b      	ldrb	r3, [r3, #0]
 80111e2:	2b03      	cmp	r3, #3
 80111e4:	d120      	bne.n	8011228 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 80111e6:	68fb      	ldr	r3, [r7, #12]
 80111e8:	781b      	ldrb	r3, [r3, #0]
 80111ea:	1e9a      	subs	r2, r3, #2
 80111ec:	88fb      	ldrh	r3, [r7, #6]
 80111ee:	4293      	cmp	r3, r2
 80111f0:	bf28      	it	cs
 80111f2:	4613      	movcs	r3, r2
 80111f4:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 80111f6:	68fb      	ldr	r3, [r7, #12]
 80111f8:	3302      	adds	r3, #2
 80111fa:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 80111fc:	2300      	movs	r3, #0
 80111fe:	82fb      	strh	r3, [r7, #22]
 8011200:	e00b      	b.n	801121a <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8011202:	8afb      	ldrh	r3, [r7, #22]
 8011204:	68fa      	ldr	r2, [r7, #12]
 8011206:	4413      	add	r3, r2
 8011208:	781a      	ldrb	r2, [r3, #0]
 801120a:	68bb      	ldr	r3, [r7, #8]
 801120c:	701a      	strb	r2, [r3, #0]
      pdest++;
 801120e:	68bb      	ldr	r3, [r7, #8]
 8011210:	3301      	adds	r3, #1
 8011212:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8011214:	8afb      	ldrh	r3, [r7, #22]
 8011216:	3302      	adds	r3, #2
 8011218:	82fb      	strh	r3, [r7, #22]
 801121a:	8afa      	ldrh	r2, [r7, #22]
 801121c:	8abb      	ldrh	r3, [r7, #20]
 801121e:	429a      	cmp	r2, r3
 8011220:	d3ef      	bcc.n	8011202 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8011222:	68bb      	ldr	r3, [r7, #8]
 8011224:	2200      	movs	r2, #0
 8011226:	701a      	strb	r2, [r3, #0]
  }
}
 8011228:	bf00      	nop
 801122a:	371c      	adds	r7, #28
 801122c:	46bd      	mov	sp, r7
 801122e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011232:	4770      	bx	lr

08011234 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8011234:	b480      	push	{r7}
 8011236:	b085      	sub	sp, #20
 8011238:	af00      	add	r7, sp, #0
 801123a:	6078      	str	r0, [r7, #4]
 801123c:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 801123e:	683b      	ldr	r3, [r7, #0]
 8011240:	881b      	ldrh	r3, [r3, #0]
 8011242:	687a      	ldr	r2, [r7, #4]
 8011244:	7812      	ldrb	r2, [r2, #0]
 8011246:	4413      	add	r3, r2
 8011248:	b29a      	uxth	r2, r3
 801124a:	683b      	ldr	r3, [r7, #0]
 801124c:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 801124e:	687b      	ldr	r3, [r7, #4]
 8011250:	781b      	ldrb	r3, [r3, #0]
 8011252:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8011254:	687b      	ldr	r3, [r7, #4]
 8011256:	4413      	add	r3, r2
 8011258:	60fb      	str	r3, [r7, #12]

  return (pnext);
 801125a:	68fb      	ldr	r3, [r7, #12]
}
 801125c:	4618      	mov	r0, r3
 801125e:	3714      	adds	r7, #20
 8011260:	46bd      	mov	sp, r7
 8011262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011266:	4770      	bx	lr

08011268 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8011268:	b580      	push	{r7, lr}
 801126a:	b086      	sub	sp, #24
 801126c:	af00      	add	r7, sp, #0
 801126e:	60f8      	str	r0, [r7, #12]
 8011270:	60b9      	str	r1, [r7, #8]
 8011272:	4613      	mov	r3, r2
 8011274:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8011276:	2301      	movs	r3, #1
 8011278:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 801127a:	68fb      	ldr	r3, [r7, #12]
 801127c:	789b      	ldrb	r3, [r3, #2]
 801127e:	2b01      	cmp	r3, #1
 8011280:	d002      	beq.n	8011288 <USBH_CtlReq+0x20>
 8011282:	2b02      	cmp	r3, #2
 8011284:	d015      	beq.n	80112b2 <USBH_CtlReq+0x4a>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 8011286:	e033      	b.n	80112f0 <USBH_CtlReq+0x88>
      phost->Control.buff = buff;
 8011288:	68fb      	ldr	r3, [r7, #12]
 801128a:	68ba      	ldr	r2, [r7, #8]
 801128c:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 801128e:	68fb      	ldr	r3, [r7, #12]
 8011290:	88fa      	ldrh	r2, [r7, #6]
 8011292:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8011294:	68fb      	ldr	r3, [r7, #12]
 8011296:	2201      	movs	r2, #1
 8011298:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 801129a:	68fb      	ldr	r3, [r7, #12]
 801129c:	2202      	movs	r2, #2
 801129e:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 80112a0:	2301      	movs	r3, #1
 80112a2:	75fb      	strb	r3, [r7, #23]
      USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80112a4:	2300      	movs	r3, #0
 80112a6:	2200      	movs	r2, #0
 80112a8:	2103      	movs	r1, #3
 80112aa:	68f8      	ldr	r0, [r7, #12]
 80112ac:	f7ff fb32 	bl	8010914 <USBH_OS_PutMessage>
      break;
 80112b0:	e01e      	b.n	80112f0 <USBH_CtlReq+0x88>
      status = USBH_HandleControl(phost);
 80112b2:	68f8      	ldr	r0, [r7, #12]
 80112b4:	f000 f822 	bl	80112fc <USBH_HandleControl>
 80112b8:	4603      	mov	r3, r0
 80112ba:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 80112bc:	7dfb      	ldrb	r3, [r7, #23]
 80112be:	2b00      	cmp	r3, #0
 80112c0:	d002      	beq.n	80112c8 <USBH_CtlReq+0x60>
 80112c2:	7dfb      	ldrb	r3, [r7, #23]
 80112c4:	2b03      	cmp	r3, #3
 80112c6:	d106      	bne.n	80112d6 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 80112c8:	68fb      	ldr	r3, [r7, #12]
 80112ca:	2201      	movs	r2, #1
 80112cc:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 80112ce:	68fb      	ldr	r3, [r7, #12]
 80112d0:	2200      	movs	r2, #0
 80112d2:	761a      	strb	r2, [r3, #24]
 80112d4:	e005      	b.n	80112e2 <USBH_CtlReq+0x7a>
      else if (status == USBH_FAIL)
 80112d6:	7dfb      	ldrb	r3, [r7, #23]
 80112d8:	2b02      	cmp	r3, #2
 80112da:	d102      	bne.n	80112e2 <USBH_CtlReq+0x7a>
        phost->RequestState = CMD_SEND;
 80112dc:	68fb      	ldr	r3, [r7, #12]
 80112de:	2201      	movs	r2, #1
 80112e0:	709a      	strb	r2, [r3, #2]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80112e2:	2300      	movs	r3, #0
 80112e4:	2200      	movs	r2, #0
 80112e6:	2103      	movs	r1, #3
 80112e8:	68f8      	ldr	r0, [r7, #12]
 80112ea:	f7ff fb13 	bl	8010914 <USBH_OS_PutMessage>
      break;
 80112ee:	bf00      	nop
  }
  return status;
 80112f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80112f2:	4618      	mov	r0, r3
 80112f4:	3718      	adds	r7, #24
 80112f6:	46bd      	mov	sp, r7
 80112f8:	bd80      	pop	{r7, pc}
	...

080112fc <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 80112fc:	b580      	push	{r7, lr}
 80112fe:	b086      	sub	sp, #24
 8011300:	af02      	add	r7, sp, #8
 8011302:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8011304:	2301      	movs	r3, #1
 8011306:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8011308:	2300      	movs	r3, #0
 801130a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 801130c:	687b      	ldr	r3, [r7, #4]
 801130e:	7e1b      	ldrb	r3, [r3, #24]
 8011310:	3b01      	subs	r3, #1
 8011312:	2b0a      	cmp	r3, #10
 8011314:	f200 81b2 	bhi.w	801167c <USBH_HandleControl+0x380>
 8011318:	a201      	add	r2, pc, #4	@ (adr r2, 8011320 <USBH_HandleControl+0x24>)
 801131a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801131e:	bf00      	nop
 8011320:	0801134d 	.word	0x0801134d
 8011324:	08011367 	.word	0x08011367
 8011328:	080113e9 	.word	0x080113e9
 801132c:	0801140f 	.word	0x0801140f
 8011330:	0801146d 	.word	0x0801146d
 8011334:	08011497 	.word	0x08011497
 8011338:	08011519 	.word	0x08011519
 801133c:	0801153b 	.word	0x0801153b
 8011340:	0801159d 	.word	0x0801159d
 8011344:	080115c3 	.word	0x080115c3
 8011348:	08011625 	.word	0x08011625
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 801134c:	687b      	ldr	r3, [r7, #4]
 801134e:	f103 0110 	add.w	r1, r3, #16
 8011352:	687b      	ldr	r3, [r7, #4]
 8011354:	795b      	ldrb	r3, [r3, #5]
 8011356:	461a      	mov	r2, r3
 8011358:	6878      	ldr	r0, [r7, #4]
 801135a:	f000 f99f 	bl	801169c <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 801135e:	687b      	ldr	r3, [r7, #4]
 8011360:	2202      	movs	r2, #2
 8011362:	761a      	strb	r2, [r3, #24]
      break;
 8011364:	e195      	b.n	8011692 <USBH_HandleControl+0x396>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8011366:	687b      	ldr	r3, [r7, #4]
 8011368:	795b      	ldrb	r3, [r3, #5]
 801136a:	4619      	mov	r1, r3
 801136c:	6878      	ldr	r0, [r7, #4]
 801136e:	f003 f8f7 	bl	8014560 <USBH_LL_GetURBState>
 8011372:	4603      	mov	r3, r0
 8011374:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8011376:	7bbb      	ldrb	r3, [r7, #14]
 8011378:	2b01      	cmp	r3, #1
 801137a:	d124      	bne.n	80113c6 <USBH_HandleControl+0xca>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 801137c:	687b      	ldr	r3, [r7, #4]
 801137e:	7c1b      	ldrb	r3, [r3, #16]
 8011380:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8011384:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8011386:	687b      	ldr	r3, [r7, #4]
 8011388:	8adb      	ldrh	r3, [r3, #22]
 801138a:	2b00      	cmp	r3, #0
 801138c:	d00a      	beq.n	80113a4 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 801138e:	7b7b      	ldrb	r3, [r7, #13]
 8011390:	2b80      	cmp	r3, #128	@ 0x80
 8011392:	d103      	bne.n	801139c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8011394:	687b      	ldr	r3, [r7, #4]
 8011396:	2203      	movs	r2, #3
 8011398:	761a      	strb	r2, [r3, #24]
 801139a:	e00d      	b.n	80113b8 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 801139c:	687b      	ldr	r3, [r7, #4]
 801139e:	2205      	movs	r2, #5
 80113a0:	761a      	strb	r2, [r3, #24]
 80113a2:	e009      	b.n	80113b8 <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 80113a4:	7b7b      	ldrb	r3, [r7, #13]
 80113a6:	2b80      	cmp	r3, #128	@ 0x80
 80113a8:	d103      	bne.n	80113b2 <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 80113aa:	687b      	ldr	r3, [r7, #4]
 80113ac:	2209      	movs	r2, #9
 80113ae:	761a      	strb	r2, [r3, #24]
 80113b0:	e002      	b.n	80113b8 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 80113b2:	687b      	ldr	r3, [r7, #4]
 80113b4:	2207      	movs	r2, #7
 80113b6:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80113b8:	2300      	movs	r3, #0
 80113ba:	2200      	movs	r2, #0
 80113bc:	2103      	movs	r1, #3
 80113be:	6878      	ldr	r0, [r7, #4]
 80113c0:	f7ff faa8 	bl	8010914 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80113c4:	e15c      	b.n	8011680 <USBH_HandleControl+0x384>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 80113c6:	7bbb      	ldrb	r3, [r7, #14]
 80113c8:	2b04      	cmp	r3, #4
 80113ca:	d003      	beq.n	80113d4 <USBH_HandleControl+0xd8>
 80113cc:	7bbb      	ldrb	r3, [r7, #14]
 80113ce:	2b02      	cmp	r3, #2
 80113d0:	f040 8156 	bne.w	8011680 <USBH_HandleControl+0x384>
          phost->Control.state = CTRL_ERROR;
 80113d4:	687b      	ldr	r3, [r7, #4]
 80113d6:	220b      	movs	r2, #11
 80113d8:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80113da:	2300      	movs	r3, #0
 80113dc:	2200      	movs	r2, #0
 80113de:	2103      	movs	r1, #3
 80113e0:	6878      	ldr	r0, [r7, #4]
 80113e2:	f7ff fa97 	bl	8010914 <USBH_OS_PutMessage>
      break;
 80113e6:	e14b      	b.n	8011680 <USBH_HandleControl+0x384>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 80113e8:	687b      	ldr	r3, [r7, #4]
 80113ea:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80113ee:	b29a      	uxth	r2, r3
 80113f0:	687b      	ldr	r3, [r7, #4]
 80113f2:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 80113f4:	687b      	ldr	r3, [r7, #4]
 80113f6:	6899      	ldr	r1, [r3, #8]
 80113f8:	687b      	ldr	r3, [r7, #4]
 80113fa:	899a      	ldrh	r2, [r3, #12]
 80113fc:	687b      	ldr	r3, [r7, #4]
 80113fe:	791b      	ldrb	r3, [r3, #4]
 8011400:	6878      	ldr	r0, [r7, #4]
 8011402:	f000 f98a 	bl	801171a <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8011406:	687b      	ldr	r3, [r7, #4]
 8011408:	2204      	movs	r2, #4
 801140a:	761a      	strb	r2, [r3, #24]
      break;
 801140c:	e141      	b.n	8011692 <USBH_HandleControl+0x396>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 801140e:	687b      	ldr	r3, [r7, #4]
 8011410:	791b      	ldrb	r3, [r3, #4]
 8011412:	4619      	mov	r1, r3
 8011414:	6878      	ldr	r0, [r7, #4]
 8011416:	f003 f8a3 	bl	8014560 <USBH_LL_GetURBState>
 801141a:	4603      	mov	r3, r0
 801141c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 801141e:	7bbb      	ldrb	r3, [r7, #14]
 8011420:	2b01      	cmp	r3, #1
 8011422:	d109      	bne.n	8011438 <USBH_HandleControl+0x13c>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8011424:	687b      	ldr	r3, [r7, #4]
 8011426:	2209      	movs	r2, #9
 8011428:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801142a:	2300      	movs	r3, #0
 801142c:	2200      	movs	r2, #0
 801142e:	2103      	movs	r1, #3
 8011430:	6878      	ldr	r0, [r7, #4]
 8011432:	f7ff fa6f 	bl	8010914 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8011436:	e125      	b.n	8011684 <USBH_HandleControl+0x388>
      else if (URB_Status == USBH_URB_STALL)
 8011438:	7bbb      	ldrb	r3, [r7, #14]
 801143a:	2b05      	cmp	r3, #5
 801143c:	d108      	bne.n	8011450 <USBH_HandleControl+0x154>
        status = USBH_NOT_SUPPORTED;
 801143e:	2303      	movs	r3, #3
 8011440:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8011442:	2300      	movs	r3, #0
 8011444:	2200      	movs	r2, #0
 8011446:	2103      	movs	r1, #3
 8011448:	6878      	ldr	r0, [r7, #4]
 801144a:	f7ff fa63 	bl	8010914 <USBH_OS_PutMessage>
      break;
 801144e:	e119      	b.n	8011684 <USBH_HandleControl+0x388>
        if (URB_Status == USBH_URB_ERROR)
 8011450:	7bbb      	ldrb	r3, [r7, #14]
 8011452:	2b04      	cmp	r3, #4
 8011454:	f040 8116 	bne.w	8011684 <USBH_HandleControl+0x388>
          phost->Control.state = CTRL_ERROR;
 8011458:	687b      	ldr	r3, [r7, #4]
 801145a:	220b      	movs	r2, #11
 801145c:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801145e:	2300      	movs	r3, #0
 8011460:	2200      	movs	r2, #0
 8011462:	2103      	movs	r1, #3
 8011464:	6878      	ldr	r0, [r7, #4]
 8011466:	f7ff fa55 	bl	8010914 <USBH_OS_PutMessage>
      break;
 801146a:	e10b      	b.n	8011684 <USBH_HandleControl+0x388>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 801146c:	687b      	ldr	r3, [r7, #4]
 801146e:	6899      	ldr	r1, [r3, #8]
 8011470:	687b      	ldr	r3, [r7, #4]
 8011472:	899a      	ldrh	r2, [r3, #12]
 8011474:	687b      	ldr	r3, [r7, #4]
 8011476:	795b      	ldrb	r3, [r3, #5]
 8011478:	2001      	movs	r0, #1
 801147a:	9000      	str	r0, [sp, #0]
 801147c:	6878      	ldr	r0, [r7, #4]
 801147e:	f000 f927 	bl	80116d0 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8011482:	687b      	ldr	r3, [r7, #4]
 8011484:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8011488:	b29a      	uxth	r2, r3
 801148a:	687b      	ldr	r3, [r7, #4]
 801148c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 801148e:	687b      	ldr	r3, [r7, #4]
 8011490:	2206      	movs	r2, #6
 8011492:	761a      	strb	r2, [r3, #24]
      break;
 8011494:	e0fd      	b.n	8011692 <USBH_HandleControl+0x396>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8011496:	687b      	ldr	r3, [r7, #4]
 8011498:	795b      	ldrb	r3, [r3, #5]
 801149a:	4619      	mov	r1, r3
 801149c:	6878      	ldr	r0, [r7, #4]
 801149e:	f003 f85f 	bl	8014560 <USBH_LL_GetURBState>
 80114a2:	4603      	mov	r3, r0
 80114a4:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80114a6:	7bbb      	ldrb	r3, [r7, #14]
 80114a8:	2b01      	cmp	r3, #1
 80114aa:	d109      	bne.n	80114c0 <USBH_HandleControl+0x1c4>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 80114ac:	687b      	ldr	r3, [r7, #4]
 80114ae:	2207      	movs	r2, #7
 80114b0:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80114b2:	2300      	movs	r3, #0
 80114b4:	2200      	movs	r2, #0
 80114b6:	2103      	movs	r1, #3
 80114b8:	6878      	ldr	r0, [r7, #4]
 80114ba:	f7ff fa2b 	bl	8010914 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80114be:	e0e3      	b.n	8011688 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_STALL)
 80114c0:	7bbb      	ldrb	r3, [r7, #14]
 80114c2:	2b05      	cmp	r3, #5
 80114c4:	d10b      	bne.n	80114de <USBH_HandleControl+0x1e2>
        phost->Control.state = CTRL_STALLED;
 80114c6:	687b      	ldr	r3, [r7, #4]
 80114c8:	220c      	movs	r2, #12
 80114ca:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 80114cc:	2303      	movs	r3, #3
 80114ce:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80114d0:	2300      	movs	r3, #0
 80114d2:	2200      	movs	r2, #0
 80114d4:	2103      	movs	r1, #3
 80114d6:	6878      	ldr	r0, [r7, #4]
 80114d8:	f7ff fa1c 	bl	8010914 <USBH_OS_PutMessage>
      break;
 80114dc:	e0d4      	b.n	8011688 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_NOTREADY)
 80114de:	7bbb      	ldrb	r3, [r7, #14]
 80114e0:	2b02      	cmp	r3, #2
 80114e2:	d109      	bne.n	80114f8 <USBH_HandleControl+0x1fc>
        phost->Control.state = CTRL_DATA_OUT;
 80114e4:	687b      	ldr	r3, [r7, #4]
 80114e6:	2205      	movs	r2, #5
 80114e8:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80114ea:	2300      	movs	r3, #0
 80114ec:	2200      	movs	r2, #0
 80114ee:	2103      	movs	r1, #3
 80114f0:	6878      	ldr	r0, [r7, #4]
 80114f2:	f7ff fa0f 	bl	8010914 <USBH_OS_PutMessage>
      break;
 80114f6:	e0c7      	b.n	8011688 <USBH_HandleControl+0x38c>
        if (URB_Status == USBH_URB_ERROR)
 80114f8:	7bbb      	ldrb	r3, [r7, #14]
 80114fa:	2b04      	cmp	r3, #4
 80114fc:	f040 80c4 	bne.w	8011688 <USBH_HandleControl+0x38c>
          phost->Control.state = CTRL_ERROR;
 8011500:	687b      	ldr	r3, [r7, #4]
 8011502:	220b      	movs	r2, #11
 8011504:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8011506:	2302      	movs	r3, #2
 8011508:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801150a:	2300      	movs	r3, #0
 801150c:	2200      	movs	r2, #0
 801150e:	2103      	movs	r1, #3
 8011510:	6878      	ldr	r0, [r7, #4]
 8011512:	f7ff f9ff 	bl	8010914 <USBH_OS_PutMessage>
      break;
 8011516:	e0b7      	b.n	8011688 <USBH_HandleControl+0x38c>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8011518:	687b      	ldr	r3, [r7, #4]
 801151a:	791b      	ldrb	r3, [r3, #4]
 801151c:	2200      	movs	r2, #0
 801151e:	2100      	movs	r1, #0
 8011520:	6878      	ldr	r0, [r7, #4]
 8011522:	f000 f8fa 	bl	801171a <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 8011526:	687b      	ldr	r3, [r7, #4]
 8011528:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 801152c:	b29a      	uxth	r2, r3
 801152e:	687b      	ldr	r3, [r7, #4]
 8011530:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8011532:	687b      	ldr	r3, [r7, #4]
 8011534:	2208      	movs	r2, #8
 8011536:	761a      	strb	r2, [r3, #24]

      break;
 8011538:	e0ab      	b.n	8011692 <USBH_HandleControl+0x396>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 801153a:	687b      	ldr	r3, [r7, #4]
 801153c:	791b      	ldrb	r3, [r3, #4]
 801153e:	4619      	mov	r1, r3
 8011540:	6878      	ldr	r0, [r7, #4]
 8011542:	f003 f80d 	bl	8014560 <USBH_LL_GetURBState>
 8011546:	4603      	mov	r3, r0
 8011548:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 801154a:	7bbb      	ldrb	r3, [r7, #14]
 801154c:	2b01      	cmp	r3, #1
 801154e:	d10b      	bne.n	8011568 <USBH_HandleControl+0x26c>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8011550:	687b      	ldr	r3, [r7, #4]
 8011552:	220d      	movs	r2, #13
 8011554:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8011556:	2300      	movs	r3, #0
 8011558:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801155a:	2300      	movs	r3, #0
 801155c:	2200      	movs	r2, #0
 801155e:	2103      	movs	r1, #3
 8011560:	6878      	ldr	r0, [r7, #4]
 8011562:	f7ff f9d7 	bl	8010914 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8011566:	e091      	b.n	801168c <USBH_HandleControl+0x390>
      else if (URB_Status == USBH_URB_ERROR)
 8011568:	7bbb      	ldrb	r3, [r7, #14]
 801156a:	2b04      	cmp	r3, #4
 801156c:	d109      	bne.n	8011582 <USBH_HandleControl+0x286>
        phost->Control.state = CTRL_ERROR;
 801156e:	687b      	ldr	r3, [r7, #4]
 8011570:	220b      	movs	r2, #11
 8011572:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8011574:	2300      	movs	r3, #0
 8011576:	2200      	movs	r2, #0
 8011578:	2103      	movs	r1, #3
 801157a:	6878      	ldr	r0, [r7, #4]
 801157c:	f7ff f9ca 	bl	8010914 <USBH_OS_PutMessage>
      break;
 8011580:	e084      	b.n	801168c <USBH_HandleControl+0x390>
        if (URB_Status == USBH_URB_STALL)
 8011582:	7bbb      	ldrb	r3, [r7, #14]
 8011584:	2b05      	cmp	r3, #5
 8011586:	f040 8081 	bne.w	801168c <USBH_HandleControl+0x390>
          status = USBH_NOT_SUPPORTED;
 801158a:	2303      	movs	r3, #3
 801158c:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801158e:	2300      	movs	r3, #0
 8011590:	2200      	movs	r2, #0
 8011592:	2103      	movs	r1, #3
 8011594:	6878      	ldr	r0, [r7, #4]
 8011596:	f7ff f9bd 	bl	8010914 <USBH_OS_PutMessage>
      break;
 801159a:	e077      	b.n	801168c <USBH_HandleControl+0x390>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 801159c:	687b      	ldr	r3, [r7, #4]
 801159e:	795b      	ldrb	r3, [r3, #5]
 80115a0:	2201      	movs	r2, #1
 80115a2:	9200      	str	r2, [sp, #0]
 80115a4:	2200      	movs	r2, #0
 80115a6:	2100      	movs	r1, #0
 80115a8:	6878      	ldr	r0, [r7, #4]
 80115aa:	f000 f891 	bl	80116d0 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80115ae:	687b      	ldr	r3, [r7, #4]
 80115b0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80115b4:	b29a      	uxth	r2, r3
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 80115ba:	687b      	ldr	r3, [r7, #4]
 80115bc:	220a      	movs	r2, #10
 80115be:	761a      	strb	r2, [r3, #24]
      break;
 80115c0:	e067      	b.n	8011692 <USBH_HandleControl+0x396>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80115c2:	687b      	ldr	r3, [r7, #4]
 80115c4:	795b      	ldrb	r3, [r3, #5]
 80115c6:	4619      	mov	r1, r3
 80115c8:	6878      	ldr	r0, [r7, #4]
 80115ca:	f002 ffc9 	bl	8014560 <USBH_LL_GetURBState>
 80115ce:	4603      	mov	r3, r0
 80115d0:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 80115d2:	7bbb      	ldrb	r3, [r7, #14]
 80115d4:	2b01      	cmp	r3, #1
 80115d6:	d10b      	bne.n	80115f0 <USBH_HandleControl+0x2f4>
      {
        status = USBH_OK;
 80115d8:	2300      	movs	r3, #0
 80115da:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 80115dc:	687b      	ldr	r3, [r7, #4]
 80115de:	220d      	movs	r2, #13
 80115e0:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80115e2:	2300      	movs	r3, #0
 80115e4:	2200      	movs	r2, #0
 80115e6:	2103      	movs	r1, #3
 80115e8:	6878      	ldr	r0, [r7, #4]
 80115ea:	f7ff f993 	bl	8010914 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80115ee:	e04f      	b.n	8011690 <USBH_HandleControl+0x394>
      else if (URB_Status == USBH_URB_NOTREADY)
 80115f0:	7bbb      	ldrb	r3, [r7, #14]
 80115f2:	2b02      	cmp	r3, #2
 80115f4:	d109      	bne.n	801160a <USBH_HandleControl+0x30e>
        phost->Control.state = CTRL_STATUS_OUT;
 80115f6:	687b      	ldr	r3, [r7, #4]
 80115f8:	2209      	movs	r2, #9
 80115fa:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80115fc:	2300      	movs	r3, #0
 80115fe:	2200      	movs	r2, #0
 8011600:	2103      	movs	r1, #3
 8011602:	6878      	ldr	r0, [r7, #4]
 8011604:	f7ff f986 	bl	8010914 <USBH_OS_PutMessage>
      break;
 8011608:	e042      	b.n	8011690 <USBH_HandleControl+0x394>
        if (URB_Status == USBH_URB_ERROR)
 801160a:	7bbb      	ldrb	r3, [r7, #14]
 801160c:	2b04      	cmp	r3, #4
 801160e:	d13f      	bne.n	8011690 <USBH_HandleControl+0x394>
          phost->Control.state = CTRL_ERROR;
 8011610:	687b      	ldr	r3, [r7, #4]
 8011612:	220b      	movs	r2, #11
 8011614:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8011616:	2300      	movs	r3, #0
 8011618:	2200      	movs	r2, #0
 801161a:	2103      	movs	r1, #3
 801161c:	6878      	ldr	r0, [r7, #4]
 801161e:	f7ff f979 	bl	8010914 <USBH_OS_PutMessage>
      break;
 8011622:	e035      	b.n	8011690 <USBH_HandleControl+0x394>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8011624:	687b      	ldr	r3, [r7, #4]
 8011626:	7e5b      	ldrb	r3, [r3, #25]
 8011628:	3301      	adds	r3, #1
 801162a:	b2da      	uxtb	r2, r3
 801162c:	687b      	ldr	r3, [r7, #4]
 801162e:	765a      	strb	r2, [r3, #25]
 8011630:	687b      	ldr	r3, [r7, #4]
 8011632:	7e5b      	ldrb	r3, [r3, #25]
 8011634:	2b02      	cmp	r3, #2
 8011636:	d806      	bhi.n	8011646 <USBH_HandleControl+0x34a>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8011638:	687b      	ldr	r3, [r7, #4]
 801163a:	2201      	movs	r2, #1
 801163c:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 801163e:	687b      	ldr	r3, [r7, #4]
 8011640:	2201      	movs	r2, #1
 8011642:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8011644:	e025      	b.n	8011692 <USBH_HandleControl+0x396>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8011646:	687b      	ldr	r3, [r7, #4]
 8011648:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 801164c:	2106      	movs	r1, #6
 801164e:	6878      	ldr	r0, [r7, #4]
 8011650:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8011652:	687b      	ldr	r3, [r7, #4]
 8011654:	2200      	movs	r2, #0
 8011656:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8011658:	687b      	ldr	r3, [r7, #4]
 801165a:	795b      	ldrb	r3, [r3, #5]
 801165c:	4619      	mov	r1, r3
 801165e:	6878      	ldr	r0, [r7, #4]
 8011660:	f000 f90c 	bl	801187c <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8011664:	687b      	ldr	r3, [r7, #4]
 8011666:	791b      	ldrb	r3, [r3, #4]
 8011668:	4619      	mov	r1, r3
 801166a:	6878      	ldr	r0, [r7, #4]
 801166c:	f000 f906 	bl	801187c <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8011670:	687b      	ldr	r3, [r7, #4]
 8011672:	2200      	movs	r2, #0
 8011674:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8011676:	2302      	movs	r3, #2
 8011678:	73fb      	strb	r3, [r7, #15]
      break;
 801167a:	e00a      	b.n	8011692 <USBH_HandleControl+0x396>

    default:
      break;
 801167c:	bf00      	nop
 801167e:	e008      	b.n	8011692 <USBH_HandleControl+0x396>
      break;
 8011680:	bf00      	nop
 8011682:	e006      	b.n	8011692 <USBH_HandleControl+0x396>
      break;
 8011684:	bf00      	nop
 8011686:	e004      	b.n	8011692 <USBH_HandleControl+0x396>
      break;
 8011688:	bf00      	nop
 801168a:	e002      	b.n	8011692 <USBH_HandleControl+0x396>
      break;
 801168c:	bf00      	nop
 801168e:	e000      	b.n	8011692 <USBH_HandleControl+0x396>
      break;
 8011690:	bf00      	nop
  }

  return status;
 8011692:	7bfb      	ldrb	r3, [r7, #15]
}
 8011694:	4618      	mov	r0, r3
 8011696:	3710      	adds	r7, #16
 8011698:	46bd      	mov	sp, r7
 801169a:	bd80      	pop	{r7, pc}

0801169c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 801169c:	b580      	push	{r7, lr}
 801169e:	b088      	sub	sp, #32
 80116a0:	af04      	add	r7, sp, #16
 80116a2:	60f8      	str	r0, [r7, #12]
 80116a4:	60b9      	str	r1, [r7, #8]
 80116a6:	4613      	mov	r3, r2
 80116a8:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80116aa:	79f9      	ldrb	r1, [r7, #7]
 80116ac:	2300      	movs	r3, #0
 80116ae:	9303      	str	r3, [sp, #12]
 80116b0:	2308      	movs	r3, #8
 80116b2:	9302      	str	r3, [sp, #8]
 80116b4:	68bb      	ldr	r3, [r7, #8]
 80116b6:	9301      	str	r3, [sp, #4]
 80116b8:	2300      	movs	r3, #0
 80116ba:	9300      	str	r3, [sp, #0]
 80116bc:	2300      	movs	r3, #0
 80116be:	2200      	movs	r2, #0
 80116c0:	68f8      	ldr	r0, [r7, #12]
 80116c2:	f002 ff1c 	bl	80144fe <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 80116c6:	2300      	movs	r3, #0
}
 80116c8:	4618      	mov	r0, r3
 80116ca:	3710      	adds	r7, #16
 80116cc:	46bd      	mov	sp, r7
 80116ce:	bd80      	pop	{r7, pc}

080116d0 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 80116d0:	b580      	push	{r7, lr}
 80116d2:	b088      	sub	sp, #32
 80116d4:	af04      	add	r7, sp, #16
 80116d6:	60f8      	str	r0, [r7, #12]
 80116d8:	60b9      	str	r1, [r7, #8]
 80116da:	4611      	mov	r1, r2
 80116dc:	461a      	mov	r2, r3
 80116de:	460b      	mov	r3, r1
 80116e0:	80fb      	strh	r3, [r7, #6]
 80116e2:	4613      	mov	r3, r2
 80116e4:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80116e6:	68fb      	ldr	r3, [r7, #12]
 80116e8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80116ec:	2b00      	cmp	r3, #0
 80116ee:	d001      	beq.n	80116f4 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 80116f0:	2300      	movs	r3, #0
 80116f2:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80116f4:	7979      	ldrb	r1, [r7, #5]
 80116f6:	7e3b      	ldrb	r3, [r7, #24]
 80116f8:	9303      	str	r3, [sp, #12]
 80116fa:	88fb      	ldrh	r3, [r7, #6]
 80116fc:	9302      	str	r3, [sp, #8]
 80116fe:	68bb      	ldr	r3, [r7, #8]
 8011700:	9301      	str	r3, [sp, #4]
 8011702:	2301      	movs	r3, #1
 8011704:	9300      	str	r3, [sp, #0]
 8011706:	2300      	movs	r3, #0
 8011708:	2200      	movs	r2, #0
 801170a:	68f8      	ldr	r0, [r7, #12]
 801170c:	f002 fef7 	bl	80144fe <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8011710:	2300      	movs	r3, #0
}
 8011712:	4618      	mov	r0, r3
 8011714:	3710      	adds	r7, #16
 8011716:	46bd      	mov	sp, r7
 8011718:	bd80      	pop	{r7, pc}

0801171a <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 801171a:	b580      	push	{r7, lr}
 801171c:	b088      	sub	sp, #32
 801171e:	af04      	add	r7, sp, #16
 8011720:	60f8      	str	r0, [r7, #12]
 8011722:	60b9      	str	r1, [r7, #8]
 8011724:	4611      	mov	r1, r2
 8011726:	461a      	mov	r2, r3
 8011728:	460b      	mov	r3, r1
 801172a:	80fb      	strh	r3, [r7, #6]
 801172c:	4613      	mov	r3, r2
 801172e:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8011730:	7979      	ldrb	r1, [r7, #5]
 8011732:	2300      	movs	r3, #0
 8011734:	9303      	str	r3, [sp, #12]
 8011736:	88fb      	ldrh	r3, [r7, #6]
 8011738:	9302      	str	r3, [sp, #8]
 801173a:	68bb      	ldr	r3, [r7, #8]
 801173c:	9301      	str	r3, [sp, #4]
 801173e:	2301      	movs	r3, #1
 8011740:	9300      	str	r3, [sp, #0]
 8011742:	2300      	movs	r3, #0
 8011744:	2201      	movs	r2, #1
 8011746:	68f8      	ldr	r0, [r7, #12]
 8011748:	f002 fed9 	bl	80144fe <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 801174c:	2300      	movs	r3, #0

}
 801174e:	4618      	mov	r0, r3
 8011750:	3710      	adds	r7, #16
 8011752:	46bd      	mov	sp, r7
 8011754:	bd80      	pop	{r7, pc}

08011756 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8011756:	b580      	push	{r7, lr}
 8011758:	b088      	sub	sp, #32
 801175a:	af04      	add	r7, sp, #16
 801175c:	60f8      	str	r0, [r7, #12]
 801175e:	60b9      	str	r1, [r7, #8]
 8011760:	4611      	mov	r1, r2
 8011762:	461a      	mov	r2, r3
 8011764:	460b      	mov	r3, r1
 8011766:	80fb      	strh	r3, [r7, #6]
 8011768:	4613      	mov	r3, r2
 801176a:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 801176c:	68fb      	ldr	r3, [r7, #12]
 801176e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8011772:	2b00      	cmp	r3, #0
 8011774:	d001      	beq.n	801177a <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8011776:	2300      	movs	r3, #0
 8011778:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 801177a:	7979      	ldrb	r1, [r7, #5]
 801177c:	7e3b      	ldrb	r3, [r7, #24]
 801177e:	9303      	str	r3, [sp, #12]
 8011780:	88fb      	ldrh	r3, [r7, #6]
 8011782:	9302      	str	r3, [sp, #8]
 8011784:	68bb      	ldr	r3, [r7, #8]
 8011786:	9301      	str	r3, [sp, #4]
 8011788:	2301      	movs	r3, #1
 801178a:	9300      	str	r3, [sp, #0]
 801178c:	2302      	movs	r3, #2
 801178e:	2200      	movs	r2, #0
 8011790:	68f8      	ldr	r0, [r7, #12]
 8011792:	f002 feb4 	bl	80144fe <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8011796:	2300      	movs	r3, #0
}
 8011798:	4618      	mov	r0, r3
 801179a:	3710      	adds	r7, #16
 801179c:	46bd      	mov	sp, r7
 801179e:	bd80      	pop	{r7, pc}

080117a0 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 80117a0:	b580      	push	{r7, lr}
 80117a2:	b088      	sub	sp, #32
 80117a4:	af04      	add	r7, sp, #16
 80117a6:	60f8      	str	r0, [r7, #12]
 80117a8:	60b9      	str	r1, [r7, #8]
 80117aa:	4611      	mov	r1, r2
 80117ac:	461a      	mov	r2, r3
 80117ae:	460b      	mov	r3, r1
 80117b0:	80fb      	strh	r3, [r7, #6]
 80117b2:	4613      	mov	r3, r2
 80117b4:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80117b6:	7979      	ldrb	r1, [r7, #5]
 80117b8:	2300      	movs	r3, #0
 80117ba:	9303      	str	r3, [sp, #12]
 80117bc:	88fb      	ldrh	r3, [r7, #6]
 80117be:	9302      	str	r3, [sp, #8]
 80117c0:	68bb      	ldr	r3, [r7, #8]
 80117c2:	9301      	str	r3, [sp, #4]
 80117c4:	2301      	movs	r3, #1
 80117c6:	9300      	str	r3, [sp, #0]
 80117c8:	2302      	movs	r3, #2
 80117ca:	2201      	movs	r2, #1
 80117cc:	68f8      	ldr	r0, [r7, #12]
 80117ce:	f002 fe96 	bl	80144fe <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80117d2:	2300      	movs	r3, #0
}
 80117d4:	4618      	mov	r0, r3
 80117d6:	3710      	adds	r7, #16
 80117d8:	46bd      	mov	sp, r7
 80117da:	bd80      	pop	{r7, pc}

080117dc <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80117dc:	b580      	push	{r7, lr}
 80117de:	b086      	sub	sp, #24
 80117e0:	af04      	add	r7, sp, #16
 80117e2:	6078      	str	r0, [r7, #4]
 80117e4:	4608      	mov	r0, r1
 80117e6:	4611      	mov	r1, r2
 80117e8:	461a      	mov	r2, r3
 80117ea:	4603      	mov	r3, r0
 80117ec:	70fb      	strb	r3, [r7, #3]
 80117ee:	460b      	mov	r3, r1
 80117f0:	70bb      	strb	r3, [r7, #2]
 80117f2:	4613      	mov	r3, r2
 80117f4:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 80117f6:	7878      	ldrb	r0, [r7, #1]
 80117f8:	78ba      	ldrb	r2, [r7, #2]
 80117fa:	78f9      	ldrb	r1, [r7, #3]
 80117fc:	8b3b      	ldrh	r3, [r7, #24]
 80117fe:	9302      	str	r3, [sp, #8]
 8011800:	7d3b      	ldrb	r3, [r7, #20]
 8011802:	9301      	str	r3, [sp, #4]
 8011804:	7c3b      	ldrb	r3, [r7, #16]
 8011806:	9300      	str	r3, [sp, #0]
 8011808:	4603      	mov	r3, r0
 801180a:	6878      	ldr	r0, [r7, #4]
 801180c:	f002 fe3b 	bl	8014486 <USBH_LL_OpenPipe>

  return USBH_OK;
 8011810:	2300      	movs	r3, #0
}
 8011812:	4618      	mov	r0, r3
 8011814:	3708      	adds	r7, #8
 8011816:	46bd      	mov	sp, r7
 8011818:	bd80      	pop	{r7, pc}

0801181a <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 801181a:	b580      	push	{r7, lr}
 801181c:	b082      	sub	sp, #8
 801181e:	af00      	add	r7, sp, #0
 8011820:	6078      	str	r0, [r7, #4]
 8011822:	460b      	mov	r3, r1
 8011824:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8011826:	78fb      	ldrb	r3, [r7, #3]
 8011828:	4619      	mov	r1, r3
 801182a:	6878      	ldr	r0, [r7, #4]
 801182c:	f002 fe5a 	bl	80144e4 <USBH_LL_ClosePipe>

  return USBH_OK;
 8011830:	2300      	movs	r3, #0
}
 8011832:	4618      	mov	r0, r3
 8011834:	3708      	adds	r7, #8
 8011836:	46bd      	mov	sp, r7
 8011838:	bd80      	pop	{r7, pc}

0801183a <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 801183a:	b580      	push	{r7, lr}
 801183c:	b084      	sub	sp, #16
 801183e:	af00      	add	r7, sp, #0
 8011840:	6078      	str	r0, [r7, #4]
 8011842:	460b      	mov	r3, r1
 8011844:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8011846:	6878      	ldr	r0, [r7, #4]
 8011848:	f000 f836 	bl	80118b8 <USBH_GetFreePipe>
 801184c:	4603      	mov	r3, r0
 801184e:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8011850:	89fb      	ldrh	r3, [r7, #14]
 8011852:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8011856:	4293      	cmp	r3, r2
 8011858:	d00a      	beq.n	8011870 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 801185a:	78fa      	ldrb	r2, [r7, #3]
 801185c:	89fb      	ldrh	r3, [r7, #14]
 801185e:	f003 030f 	and.w	r3, r3, #15
 8011862:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8011866:	6879      	ldr	r1, [r7, #4]
 8011868:	33e0      	adds	r3, #224	@ 0xe0
 801186a:	009b      	lsls	r3, r3, #2
 801186c:	440b      	add	r3, r1
 801186e:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8011870:	89fb      	ldrh	r3, [r7, #14]
 8011872:	b2db      	uxtb	r3, r3
}
 8011874:	4618      	mov	r0, r3
 8011876:	3710      	adds	r7, #16
 8011878:	46bd      	mov	sp, r7
 801187a:	bd80      	pop	{r7, pc}

0801187c <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 801187c:	b480      	push	{r7}
 801187e:	b083      	sub	sp, #12
 8011880:	af00      	add	r7, sp, #0
 8011882:	6078      	str	r0, [r7, #4]
 8011884:	460b      	mov	r3, r1
 8011886:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8011888:	78fb      	ldrb	r3, [r7, #3]
 801188a:	2b0f      	cmp	r3, #15
 801188c:	d80d      	bhi.n	80118aa <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 801188e:	78fb      	ldrb	r3, [r7, #3]
 8011890:	687a      	ldr	r2, [r7, #4]
 8011892:	33e0      	adds	r3, #224	@ 0xe0
 8011894:	009b      	lsls	r3, r3, #2
 8011896:	4413      	add	r3, r2
 8011898:	685a      	ldr	r2, [r3, #4]
 801189a:	78fb      	ldrb	r3, [r7, #3]
 801189c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80118a0:	6879      	ldr	r1, [r7, #4]
 80118a2:	33e0      	adds	r3, #224	@ 0xe0
 80118a4:	009b      	lsls	r3, r3, #2
 80118a6:	440b      	add	r3, r1
 80118a8:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80118aa:	2300      	movs	r3, #0
}
 80118ac:	4618      	mov	r0, r3
 80118ae:	370c      	adds	r7, #12
 80118b0:	46bd      	mov	sp, r7
 80118b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118b6:	4770      	bx	lr

080118b8 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 80118b8:	b480      	push	{r7}
 80118ba:	b085      	sub	sp, #20
 80118bc:	af00      	add	r7, sp, #0
 80118be:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80118c0:	2300      	movs	r3, #0
 80118c2:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80118c4:	2300      	movs	r3, #0
 80118c6:	73fb      	strb	r3, [r7, #15]
 80118c8:	e00f      	b.n	80118ea <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80118ca:	7bfb      	ldrb	r3, [r7, #15]
 80118cc:	687a      	ldr	r2, [r7, #4]
 80118ce:	33e0      	adds	r3, #224	@ 0xe0
 80118d0:	009b      	lsls	r3, r3, #2
 80118d2:	4413      	add	r3, r2
 80118d4:	685b      	ldr	r3, [r3, #4]
 80118d6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80118da:	2b00      	cmp	r3, #0
 80118dc:	d102      	bne.n	80118e4 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 80118de:	7bfb      	ldrb	r3, [r7, #15]
 80118e0:	b29b      	uxth	r3, r3
 80118e2:	e007      	b.n	80118f4 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80118e4:	7bfb      	ldrb	r3, [r7, #15]
 80118e6:	3301      	adds	r3, #1
 80118e8:	73fb      	strb	r3, [r7, #15]
 80118ea:	7bfb      	ldrb	r3, [r7, #15]
 80118ec:	2b0f      	cmp	r3, #15
 80118ee:	d9ec      	bls.n	80118ca <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 80118f0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 80118f4:	4618      	mov	r0, r3
 80118f6:	3714      	adds	r7, #20
 80118f8:	46bd      	mov	sp, r7
 80118fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118fe:	4770      	bx	lr

08011900 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8011900:	b480      	push	{r7}
 8011902:	b087      	sub	sp, #28
 8011904:	af00      	add	r7, sp, #0
 8011906:	60f8      	str	r0, [r7, #12]
 8011908:	60b9      	str	r1, [r7, #8]
 801190a:	4613      	mov	r3, r2
 801190c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801190e:	2301      	movs	r3, #1
 8011910:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8011912:	2300      	movs	r3, #0
 8011914:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8011916:	4b1f      	ldr	r3, [pc, #124]	@ (8011994 <FATFS_LinkDriverEx+0x94>)
 8011918:	7a5b      	ldrb	r3, [r3, #9]
 801191a:	b2db      	uxtb	r3, r3
 801191c:	2b00      	cmp	r3, #0
 801191e:	d131      	bne.n	8011984 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8011920:	4b1c      	ldr	r3, [pc, #112]	@ (8011994 <FATFS_LinkDriverEx+0x94>)
 8011922:	7a5b      	ldrb	r3, [r3, #9]
 8011924:	b2db      	uxtb	r3, r3
 8011926:	461a      	mov	r2, r3
 8011928:	4b1a      	ldr	r3, [pc, #104]	@ (8011994 <FATFS_LinkDriverEx+0x94>)
 801192a:	2100      	movs	r1, #0
 801192c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801192e:	4b19      	ldr	r3, [pc, #100]	@ (8011994 <FATFS_LinkDriverEx+0x94>)
 8011930:	7a5b      	ldrb	r3, [r3, #9]
 8011932:	b2db      	uxtb	r3, r3
 8011934:	4a17      	ldr	r2, [pc, #92]	@ (8011994 <FATFS_LinkDriverEx+0x94>)
 8011936:	009b      	lsls	r3, r3, #2
 8011938:	4413      	add	r3, r2
 801193a:	68fa      	ldr	r2, [r7, #12]
 801193c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801193e:	4b15      	ldr	r3, [pc, #84]	@ (8011994 <FATFS_LinkDriverEx+0x94>)
 8011940:	7a5b      	ldrb	r3, [r3, #9]
 8011942:	b2db      	uxtb	r3, r3
 8011944:	461a      	mov	r2, r3
 8011946:	4b13      	ldr	r3, [pc, #76]	@ (8011994 <FATFS_LinkDriverEx+0x94>)
 8011948:	4413      	add	r3, r2
 801194a:	79fa      	ldrb	r2, [r7, #7]
 801194c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801194e:	4b11      	ldr	r3, [pc, #68]	@ (8011994 <FATFS_LinkDriverEx+0x94>)
 8011950:	7a5b      	ldrb	r3, [r3, #9]
 8011952:	b2db      	uxtb	r3, r3
 8011954:	1c5a      	adds	r2, r3, #1
 8011956:	b2d1      	uxtb	r1, r2
 8011958:	4a0e      	ldr	r2, [pc, #56]	@ (8011994 <FATFS_LinkDriverEx+0x94>)
 801195a:	7251      	strb	r1, [r2, #9]
 801195c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801195e:	7dbb      	ldrb	r3, [r7, #22]
 8011960:	3330      	adds	r3, #48	@ 0x30
 8011962:	b2da      	uxtb	r2, r3
 8011964:	68bb      	ldr	r3, [r7, #8]
 8011966:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8011968:	68bb      	ldr	r3, [r7, #8]
 801196a:	3301      	adds	r3, #1
 801196c:	223a      	movs	r2, #58	@ 0x3a
 801196e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8011970:	68bb      	ldr	r3, [r7, #8]
 8011972:	3302      	adds	r3, #2
 8011974:	222f      	movs	r2, #47	@ 0x2f
 8011976:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8011978:	68bb      	ldr	r3, [r7, #8]
 801197a:	3303      	adds	r3, #3
 801197c:	2200      	movs	r2, #0
 801197e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8011980:	2300      	movs	r3, #0
 8011982:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8011984:	7dfb      	ldrb	r3, [r7, #23]
}
 8011986:	4618      	mov	r0, r3
 8011988:	371c      	adds	r7, #28
 801198a:	46bd      	mov	sp, r7
 801198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011990:	4770      	bx	lr
 8011992:	bf00      	nop
 8011994:	20013054 	.word	0x20013054

08011998 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8011998:	b580      	push	{r7, lr}
 801199a:	b082      	sub	sp, #8
 801199c:	af00      	add	r7, sp, #0
 801199e:	6078      	str	r0, [r7, #4]
 80119a0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80119a2:	2200      	movs	r2, #0
 80119a4:	6839      	ldr	r1, [r7, #0]
 80119a6:	6878      	ldr	r0, [r7, #4]
 80119a8:	f7ff ffaa 	bl	8011900 <FATFS_LinkDriverEx>
 80119ac:	4603      	mov	r3, r0
}
 80119ae:	4618      	mov	r0, r3
 80119b0:	3708      	adds	r7, #8
 80119b2:	46bd      	mov	sp, r7
 80119b4:	bd80      	pop	{r7, pc}

080119b6 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80119b6:	b480      	push	{r7}
 80119b8:	b085      	sub	sp, #20
 80119ba:	af00      	add	r7, sp, #0
 80119bc:	4603      	mov	r3, r0
 80119be:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80119c0:	2300      	movs	r3, #0
 80119c2:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80119c4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80119c8:	2b84      	cmp	r3, #132	@ 0x84
 80119ca:	d005      	beq.n	80119d8 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80119cc:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80119d0:	68fb      	ldr	r3, [r7, #12]
 80119d2:	4413      	add	r3, r2
 80119d4:	3303      	adds	r3, #3
 80119d6:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80119d8:	68fb      	ldr	r3, [r7, #12]
}
 80119da:	4618      	mov	r0, r3
 80119dc:	3714      	adds	r7, #20
 80119de:	46bd      	mov	sp, r7
 80119e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119e4:	4770      	bx	lr

080119e6 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80119e6:	b480      	push	{r7}
 80119e8:	b083      	sub	sp, #12
 80119ea:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80119ec:	f3ef 8305 	mrs	r3, IPSR
 80119f0:	607b      	str	r3, [r7, #4]
  return(result);
 80119f2:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80119f4:	2b00      	cmp	r3, #0
 80119f6:	bf14      	ite	ne
 80119f8:	2301      	movne	r3, #1
 80119fa:	2300      	moveq	r3, #0
 80119fc:	b2db      	uxtb	r3, r3
}
 80119fe:	4618      	mov	r0, r3
 8011a00:	370c      	adds	r7, #12
 8011a02:	46bd      	mov	sp, r7
 8011a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a08:	4770      	bx	lr

08011a0a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8011a0a:	b580      	push	{r7, lr}
 8011a0c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8011a0e:	f001 f9cd 	bl	8012dac <vTaskStartScheduler>
  
  return osOK;
 8011a12:	2300      	movs	r3, #0
}
 8011a14:	4618      	mov	r0, r3
 8011a16:	bd80      	pop	{r7, pc}

08011a18 <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 8011a18:	b580      	push	{r7, lr}
 8011a1a:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 8011a1c:	f001 fe2e 	bl	801367c <xTaskGetSchedulerState>
 8011a20:	4603      	mov	r3, r0
 8011a22:	2b01      	cmp	r3, #1
 8011a24:	d101      	bne.n	8011a2a <osKernelRunning+0x12>
    return 0;
 8011a26:	2300      	movs	r3, #0
 8011a28:	e000      	b.n	8011a2c <osKernelRunning+0x14>
  else
    return 1;
 8011a2a:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 8011a2c:	4618      	mov	r0, r3
 8011a2e:	bd80      	pop	{r7, pc}

08011a30 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8011a30:	b580      	push	{r7, lr}
 8011a32:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8011a34:	f7ff ffd7 	bl	80119e6 <inHandlerMode>
 8011a38:	4603      	mov	r3, r0
 8011a3a:	2b00      	cmp	r3, #0
 8011a3c:	d003      	beq.n	8011a46 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8011a3e:	f001 fad9 	bl	8012ff4 <xTaskGetTickCountFromISR>
 8011a42:	4603      	mov	r3, r0
 8011a44:	e002      	b.n	8011a4c <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8011a46:	f001 fac5 	bl	8012fd4 <xTaskGetTickCount>
 8011a4a:	4603      	mov	r3, r0
  }
}
 8011a4c:	4618      	mov	r0, r3
 8011a4e:	bd80      	pop	{r7, pc}

08011a50 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8011a50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011a52:	b089      	sub	sp, #36	@ 0x24
 8011a54:	af04      	add	r7, sp, #16
 8011a56:	6078      	str	r0, [r7, #4]
 8011a58:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8011a5a:	687b      	ldr	r3, [r7, #4]
 8011a5c:	695b      	ldr	r3, [r3, #20]
 8011a5e:	2b00      	cmp	r3, #0
 8011a60:	d020      	beq.n	8011aa4 <osThreadCreate+0x54>
 8011a62:	687b      	ldr	r3, [r7, #4]
 8011a64:	699b      	ldr	r3, [r3, #24]
 8011a66:	2b00      	cmp	r3, #0
 8011a68:	d01c      	beq.n	8011aa4 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8011a6a:	687b      	ldr	r3, [r7, #4]
 8011a6c:	685c      	ldr	r4, [r3, #4]
 8011a6e:	687b      	ldr	r3, [r7, #4]
 8011a70:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8011a72:	687b      	ldr	r3, [r7, #4]
 8011a74:	691e      	ldr	r6, [r3, #16]
 8011a76:	687b      	ldr	r3, [r7, #4]
 8011a78:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8011a7c:	4618      	mov	r0, r3
 8011a7e:	f7ff ff9a 	bl	80119b6 <makeFreeRtosPriority>
 8011a82:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8011a84:	687b      	ldr	r3, [r7, #4]
 8011a86:	695b      	ldr	r3, [r3, #20]
 8011a88:	687a      	ldr	r2, [r7, #4]
 8011a8a:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8011a8c:	9202      	str	r2, [sp, #8]
 8011a8e:	9301      	str	r3, [sp, #4]
 8011a90:	9100      	str	r1, [sp, #0]
 8011a92:	683b      	ldr	r3, [r7, #0]
 8011a94:	4632      	mov	r2, r6
 8011a96:	4629      	mov	r1, r5
 8011a98:	4620      	mov	r0, r4
 8011a9a:	f000 ffa5 	bl	80129e8 <xTaskCreateStatic>
 8011a9e:	4603      	mov	r3, r0
 8011aa0:	60fb      	str	r3, [r7, #12]
 8011aa2:	e01c      	b.n	8011ade <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8011aa4:	687b      	ldr	r3, [r7, #4]
 8011aa6:	685c      	ldr	r4, [r3, #4]
 8011aa8:	687b      	ldr	r3, [r7, #4]
 8011aaa:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8011ab0:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8011ab2:	687b      	ldr	r3, [r7, #4]
 8011ab4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8011ab8:	4618      	mov	r0, r3
 8011aba:	f7ff ff7c 	bl	80119b6 <makeFreeRtosPriority>
 8011abe:	4602      	mov	r2, r0
 8011ac0:	f107 030c 	add.w	r3, r7, #12
 8011ac4:	9301      	str	r3, [sp, #4]
 8011ac6:	9200      	str	r2, [sp, #0]
 8011ac8:	683b      	ldr	r3, [r7, #0]
 8011aca:	4632      	mov	r2, r6
 8011acc:	4629      	mov	r1, r5
 8011ace:	4620      	mov	r0, r4
 8011ad0:	f000 fff0 	bl	8012ab4 <xTaskCreate>
 8011ad4:	4603      	mov	r3, r0
 8011ad6:	2b01      	cmp	r3, #1
 8011ad8:	d001      	beq.n	8011ade <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8011ada:	2300      	movs	r3, #0
 8011adc:	e000      	b.n	8011ae0 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8011ade:	68fb      	ldr	r3, [r7, #12]
}
 8011ae0:	4618      	mov	r0, r3
 8011ae2:	3714      	adds	r7, #20
 8011ae4:	46bd      	mov	sp, r7
 8011ae6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08011ae8 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8011ae8:	b580      	push	{r7, lr}
 8011aea:	b084      	sub	sp, #16
 8011aec:	af00      	add	r7, sp, #0
 8011aee:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8011af0:	687b      	ldr	r3, [r7, #4]
 8011af2:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8011af4:	68fb      	ldr	r3, [r7, #12]
 8011af6:	2b00      	cmp	r3, #0
 8011af8:	d001      	beq.n	8011afe <osDelay+0x16>
 8011afa:	68fb      	ldr	r3, [r7, #12]
 8011afc:	e000      	b.n	8011b00 <osDelay+0x18>
 8011afe:	2301      	movs	r3, #1
 8011b00:	4618      	mov	r0, r3
 8011b02:	f001 f91b 	bl	8012d3c <vTaskDelay>
  
  return osOK;
 8011b06:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8011b08:	4618      	mov	r0, r3
 8011b0a:	3710      	adds	r7, #16
 8011b0c:	46bd      	mov	sp, r7
 8011b0e:	bd80      	pop	{r7, pc}

08011b10 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8011b10:	b590      	push	{r4, r7, lr}
 8011b12:	b085      	sub	sp, #20
 8011b14:	af02      	add	r7, sp, #8
 8011b16:	6078      	str	r0, [r7, #4]
 8011b18:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8011b1a:	687b      	ldr	r3, [r7, #4]
 8011b1c:	689b      	ldr	r3, [r3, #8]
 8011b1e:	2b00      	cmp	r3, #0
 8011b20:	d011      	beq.n	8011b46 <osMessageCreate+0x36>
 8011b22:	687b      	ldr	r3, [r7, #4]
 8011b24:	68db      	ldr	r3, [r3, #12]
 8011b26:	2b00      	cmp	r3, #0
 8011b28:	d00d      	beq.n	8011b46 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8011b2a:	687b      	ldr	r3, [r7, #4]
 8011b2c:	6818      	ldr	r0, [r3, #0]
 8011b2e:	687b      	ldr	r3, [r7, #4]
 8011b30:	6859      	ldr	r1, [r3, #4]
 8011b32:	687b      	ldr	r3, [r7, #4]
 8011b34:	689a      	ldr	r2, [r3, #8]
 8011b36:	687b      	ldr	r3, [r7, #4]
 8011b38:	68db      	ldr	r3, [r3, #12]
 8011b3a:	2400      	movs	r4, #0
 8011b3c:	9400      	str	r4, [sp, #0]
 8011b3e:	f000 f9f9 	bl	8011f34 <xQueueGenericCreateStatic>
 8011b42:	4603      	mov	r3, r0
 8011b44:	e008      	b.n	8011b58 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8011b46:	687b      	ldr	r3, [r7, #4]
 8011b48:	6818      	ldr	r0, [r3, #0]
 8011b4a:	687b      	ldr	r3, [r7, #4]
 8011b4c:	685b      	ldr	r3, [r3, #4]
 8011b4e:	2200      	movs	r2, #0
 8011b50:	4619      	mov	r1, r3
 8011b52:	f000 fa76 	bl	8012042 <xQueueGenericCreate>
 8011b56:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8011b58:	4618      	mov	r0, r3
 8011b5a:	370c      	adds	r7, #12
 8011b5c:	46bd      	mov	sp, r7
 8011b5e:	bd90      	pop	{r4, r7, pc}

08011b60 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8011b60:	b580      	push	{r7, lr}
 8011b62:	b086      	sub	sp, #24
 8011b64:	af00      	add	r7, sp, #0
 8011b66:	60f8      	str	r0, [r7, #12]
 8011b68:	60b9      	str	r1, [r7, #8]
 8011b6a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8011b6c:	2300      	movs	r3, #0
 8011b6e:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8011b70:	687b      	ldr	r3, [r7, #4]
 8011b72:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8011b74:	697b      	ldr	r3, [r7, #20]
 8011b76:	2b00      	cmp	r3, #0
 8011b78:	d101      	bne.n	8011b7e <osMessagePut+0x1e>
    ticks = 1;
 8011b7a:	2301      	movs	r3, #1
 8011b7c:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8011b7e:	f7ff ff32 	bl	80119e6 <inHandlerMode>
 8011b82:	4603      	mov	r3, r0
 8011b84:	2b00      	cmp	r3, #0
 8011b86:	d018      	beq.n	8011bba <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8011b88:	f107 0210 	add.w	r2, r7, #16
 8011b8c:	f107 0108 	add.w	r1, r7, #8
 8011b90:	2300      	movs	r3, #0
 8011b92:	68f8      	ldr	r0, [r7, #12]
 8011b94:	f000 fbc2 	bl	801231c <xQueueGenericSendFromISR>
 8011b98:	4603      	mov	r3, r0
 8011b9a:	2b01      	cmp	r3, #1
 8011b9c:	d001      	beq.n	8011ba2 <osMessagePut+0x42>
      return osErrorOS;
 8011b9e:	23ff      	movs	r3, #255	@ 0xff
 8011ba0:	e018      	b.n	8011bd4 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8011ba2:	693b      	ldr	r3, [r7, #16]
 8011ba4:	2b00      	cmp	r3, #0
 8011ba6:	d014      	beq.n	8011bd2 <osMessagePut+0x72>
 8011ba8:	4b0c      	ldr	r3, [pc, #48]	@ (8011bdc <osMessagePut+0x7c>)
 8011baa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011bae:	601a      	str	r2, [r3, #0]
 8011bb0:	f3bf 8f4f 	dsb	sy
 8011bb4:	f3bf 8f6f 	isb	sy
 8011bb8:	e00b      	b.n	8011bd2 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8011bba:	f107 0108 	add.w	r1, r7, #8
 8011bbe:	2300      	movs	r3, #0
 8011bc0:	697a      	ldr	r2, [r7, #20]
 8011bc2:	68f8      	ldr	r0, [r7, #12]
 8011bc4:	f000 faa0 	bl	8012108 <xQueueGenericSend>
 8011bc8:	4603      	mov	r3, r0
 8011bca:	2b01      	cmp	r3, #1
 8011bcc:	d001      	beq.n	8011bd2 <osMessagePut+0x72>
      return osErrorOS;
 8011bce:	23ff      	movs	r3, #255	@ 0xff
 8011bd0:	e000      	b.n	8011bd4 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8011bd2:	2300      	movs	r3, #0
}
 8011bd4:	4618      	mov	r0, r3
 8011bd6:	3718      	adds	r7, #24
 8011bd8:	46bd      	mov	sp, r7
 8011bda:	bd80      	pop	{r7, pc}
 8011bdc:	e000ed04 	.word	0xe000ed04

08011be0 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8011be0:	b590      	push	{r4, r7, lr}
 8011be2:	b08b      	sub	sp, #44	@ 0x2c
 8011be4:	af00      	add	r7, sp, #0
 8011be6:	60f8      	str	r0, [r7, #12]
 8011be8:	60b9      	str	r1, [r7, #8]
 8011bea:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8011bec:	68bb      	ldr	r3, [r7, #8]
 8011bee:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8011bf0:	2300      	movs	r3, #0
 8011bf2:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8011bf4:	68bb      	ldr	r3, [r7, #8]
 8011bf6:	2b00      	cmp	r3, #0
 8011bf8:	d10a      	bne.n	8011c10 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8011bfa:	2380      	movs	r3, #128	@ 0x80
 8011bfc:	617b      	str	r3, [r7, #20]
    return event;
 8011bfe:	68fb      	ldr	r3, [r7, #12]
 8011c00:	461c      	mov	r4, r3
 8011c02:	f107 0314 	add.w	r3, r7, #20
 8011c06:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8011c0a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8011c0e:	e054      	b.n	8011cba <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8011c10:	2300      	movs	r3, #0
 8011c12:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8011c14:	2300      	movs	r3, #0
 8011c16:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8011c18:	687b      	ldr	r3, [r7, #4]
 8011c1a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011c1e:	d103      	bne.n	8011c28 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8011c20:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011c24:	627b      	str	r3, [r7, #36]	@ 0x24
 8011c26:	e009      	b.n	8011c3c <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8011c28:	687b      	ldr	r3, [r7, #4]
 8011c2a:	2b00      	cmp	r3, #0
 8011c2c:	d006      	beq.n	8011c3c <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8011c2e:	687b      	ldr	r3, [r7, #4]
 8011c30:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8011c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c34:	2b00      	cmp	r3, #0
 8011c36:	d101      	bne.n	8011c3c <osMessageGet+0x5c>
      ticks = 1;
 8011c38:	2301      	movs	r3, #1
 8011c3a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8011c3c:	f7ff fed3 	bl	80119e6 <inHandlerMode>
 8011c40:	4603      	mov	r3, r0
 8011c42:	2b00      	cmp	r3, #0
 8011c44:	d01c      	beq.n	8011c80 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8011c46:	f107 0220 	add.w	r2, r7, #32
 8011c4a:	f107 0314 	add.w	r3, r7, #20
 8011c4e:	3304      	adds	r3, #4
 8011c50:	4619      	mov	r1, r3
 8011c52:	68b8      	ldr	r0, [r7, #8]
 8011c54:	f000 fcee 	bl	8012634 <xQueueReceiveFromISR>
 8011c58:	4603      	mov	r3, r0
 8011c5a:	2b01      	cmp	r3, #1
 8011c5c:	d102      	bne.n	8011c64 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8011c5e:	2310      	movs	r3, #16
 8011c60:	617b      	str	r3, [r7, #20]
 8011c62:	e001      	b.n	8011c68 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8011c64:	2300      	movs	r3, #0
 8011c66:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8011c68:	6a3b      	ldr	r3, [r7, #32]
 8011c6a:	2b00      	cmp	r3, #0
 8011c6c:	d01d      	beq.n	8011caa <osMessageGet+0xca>
 8011c6e:	4b15      	ldr	r3, [pc, #84]	@ (8011cc4 <osMessageGet+0xe4>)
 8011c70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011c74:	601a      	str	r2, [r3, #0]
 8011c76:	f3bf 8f4f 	dsb	sy
 8011c7a:	f3bf 8f6f 	isb	sy
 8011c7e:	e014      	b.n	8011caa <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8011c80:	f107 0314 	add.w	r3, r7, #20
 8011c84:	3304      	adds	r3, #4
 8011c86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011c88:	4619      	mov	r1, r3
 8011c8a:	68b8      	ldr	r0, [r7, #8]
 8011c8c:	f000 fbea 	bl	8012464 <xQueueReceive>
 8011c90:	4603      	mov	r3, r0
 8011c92:	2b01      	cmp	r3, #1
 8011c94:	d102      	bne.n	8011c9c <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8011c96:	2310      	movs	r3, #16
 8011c98:	617b      	str	r3, [r7, #20]
 8011c9a:	e006      	b.n	8011caa <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8011c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c9e:	2b00      	cmp	r3, #0
 8011ca0:	d101      	bne.n	8011ca6 <osMessageGet+0xc6>
 8011ca2:	2300      	movs	r3, #0
 8011ca4:	e000      	b.n	8011ca8 <osMessageGet+0xc8>
 8011ca6:	2340      	movs	r3, #64	@ 0x40
 8011ca8:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8011caa:	68fb      	ldr	r3, [r7, #12]
 8011cac:	461c      	mov	r4, r3
 8011cae:	f107 0314 	add.w	r3, r7, #20
 8011cb2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8011cb6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8011cba:	68f8      	ldr	r0, [r7, #12]
 8011cbc:	372c      	adds	r7, #44	@ 0x2c
 8011cbe:	46bd      	mov	sp, r7
 8011cc0:	bd90      	pop	{r4, r7, pc}
 8011cc2:	bf00      	nop
 8011cc4:	e000ed04 	.word	0xe000ed04

08011cc8 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 8011cc8:	b580      	push	{r7, lr}
 8011cca:	b082      	sub	sp, #8
 8011ccc:	af00      	add	r7, sp, #0
 8011cce:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8011cd0:	f7ff fe89 	bl	80119e6 <inHandlerMode>
 8011cd4:	4603      	mov	r3, r0
 8011cd6:	2b00      	cmp	r3, #0
 8011cd8:	d004      	beq.n	8011ce4 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 8011cda:	6878      	ldr	r0, [r7, #4]
 8011cdc:	f000 fd53 	bl	8012786 <uxQueueMessagesWaitingFromISR>
 8011ce0:	4603      	mov	r3, r0
 8011ce2:	e003      	b.n	8011cec <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 8011ce4:	6878      	ldr	r0, [r7, #4]
 8011ce6:	f000 fd2d 	bl	8012744 <uxQueueMessagesWaiting>
 8011cea:	4603      	mov	r3, r0
  }
}
 8011cec:	4618      	mov	r0, r3
 8011cee:	3708      	adds	r7, #8
 8011cf0:	46bd      	mov	sp, r7
 8011cf2:	bd80      	pop	{r7, pc}

08011cf4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8011cf4:	b480      	push	{r7}
 8011cf6:	b083      	sub	sp, #12
 8011cf8:	af00      	add	r7, sp, #0
 8011cfa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011cfc:	687b      	ldr	r3, [r7, #4]
 8011cfe:	f103 0208 	add.w	r2, r3, #8
 8011d02:	687b      	ldr	r3, [r7, #4]
 8011d04:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8011d06:	687b      	ldr	r3, [r7, #4]
 8011d08:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8011d0c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011d0e:	687b      	ldr	r3, [r7, #4]
 8011d10:	f103 0208 	add.w	r2, r3, #8
 8011d14:	687b      	ldr	r3, [r7, #4]
 8011d16:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011d18:	687b      	ldr	r3, [r7, #4]
 8011d1a:	f103 0208 	add.w	r2, r3, #8
 8011d1e:	687b      	ldr	r3, [r7, #4]
 8011d20:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8011d22:	687b      	ldr	r3, [r7, #4]
 8011d24:	2200      	movs	r2, #0
 8011d26:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8011d28:	bf00      	nop
 8011d2a:	370c      	adds	r7, #12
 8011d2c:	46bd      	mov	sp, r7
 8011d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d32:	4770      	bx	lr

08011d34 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8011d34:	b480      	push	{r7}
 8011d36:	b083      	sub	sp, #12
 8011d38:	af00      	add	r7, sp, #0
 8011d3a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8011d3c:	687b      	ldr	r3, [r7, #4]
 8011d3e:	2200      	movs	r2, #0
 8011d40:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8011d42:	bf00      	nop
 8011d44:	370c      	adds	r7, #12
 8011d46:	46bd      	mov	sp, r7
 8011d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d4c:	4770      	bx	lr

08011d4e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8011d4e:	b480      	push	{r7}
 8011d50:	b085      	sub	sp, #20
 8011d52:	af00      	add	r7, sp, #0
 8011d54:	6078      	str	r0, [r7, #4]
 8011d56:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8011d58:	687b      	ldr	r3, [r7, #4]
 8011d5a:	685b      	ldr	r3, [r3, #4]
 8011d5c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8011d5e:	683b      	ldr	r3, [r7, #0]
 8011d60:	68fa      	ldr	r2, [r7, #12]
 8011d62:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8011d64:	68fb      	ldr	r3, [r7, #12]
 8011d66:	689a      	ldr	r2, [r3, #8]
 8011d68:	683b      	ldr	r3, [r7, #0]
 8011d6a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8011d6c:	68fb      	ldr	r3, [r7, #12]
 8011d6e:	689b      	ldr	r3, [r3, #8]
 8011d70:	683a      	ldr	r2, [r7, #0]
 8011d72:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8011d74:	68fb      	ldr	r3, [r7, #12]
 8011d76:	683a      	ldr	r2, [r7, #0]
 8011d78:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8011d7a:	683b      	ldr	r3, [r7, #0]
 8011d7c:	687a      	ldr	r2, [r7, #4]
 8011d7e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8011d80:	687b      	ldr	r3, [r7, #4]
 8011d82:	681b      	ldr	r3, [r3, #0]
 8011d84:	1c5a      	adds	r2, r3, #1
 8011d86:	687b      	ldr	r3, [r7, #4]
 8011d88:	601a      	str	r2, [r3, #0]
}
 8011d8a:	bf00      	nop
 8011d8c:	3714      	adds	r7, #20
 8011d8e:	46bd      	mov	sp, r7
 8011d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d94:	4770      	bx	lr

08011d96 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8011d96:	b480      	push	{r7}
 8011d98:	b085      	sub	sp, #20
 8011d9a:	af00      	add	r7, sp, #0
 8011d9c:	6078      	str	r0, [r7, #4]
 8011d9e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8011da0:	683b      	ldr	r3, [r7, #0]
 8011da2:	681b      	ldr	r3, [r3, #0]
 8011da4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8011da6:	68bb      	ldr	r3, [r7, #8]
 8011da8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011dac:	d103      	bne.n	8011db6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8011dae:	687b      	ldr	r3, [r7, #4]
 8011db0:	691b      	ldr	r3, [r3, #16]
 8011db2:	60fb      	str	r3, [r7, #12]
 8011db4:	e00c      	b.n	8011dd0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8011db6:	687b      	ldr	r3, [r7, #4]
 8011db8:	3308      	adds	r3, #8
 8011dba:	60fb      	str	r3, [r7, #12]
 8011dbc:	e002      	b.n	8011dc4 <vListInsert+0x2e>
 8011dbe:	68fb      	ldr	r3, [r7, #12]
 8011dc0:	685b      	ldr	r3, [r3, #4]
 8011dc2:	60fb      	str	r3, [r7, #12]
 8011dc4:	68fb      	ldr	r3, [r7, #12]
 8011dc6:	685b      	ldr	r3, [r3, #4]
 8011dc8:	681b      	ldr	r3, [r3, #0]
 8011dca:	68ba      	ldr	r2, [r7, #8]
 8011dcc:	429a      	cmp	r2, r3
 8011dce:	d2f6      	bcs.n	8011dbe <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8011dd0:	68fb      	ldr	r3, [r7, #12]
 8011dd2:	685a      	ldr	r2, [r3, #4]
 8011dd4:	683b      	ldr	r3, [r7, #0]
 8011dd6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8011dd8:	683b      	ldr	r3, [r7, #0]
 8011dda:	685b      	ldr	r3, [r3, #4]
 8011ddc:	683a      	ldr	r2, [r7, #0]
 8011dde:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8011de0:	683b      	ldr	r3, [r7, #0]
 8011de2:	68fa      	ldr	r2, [r7, #12]
 8011de4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8011de6:	68fb      	ldr	r3, [r7, #12]
 8011de8:	683a      	ldr	r2, [r7, #0]
 8011dea:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8011dec:	683b      	ldr	r3, [r7, #0]
 8011dee:	687a      	ldr	r2, [r7, #4]
 8011df0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8011df2:	687b      	ldr	r3, [r7, #4]
 8011df4:	681b      	ldr	r3, [r3, #0]
 8011df6:	1c5a      	adds	r2, r3, #1
 8011df8:	687b      	ldr	r3, [r7, #4]
 8011dfa:	601a      	str	r2, [r3, #0]
}
 8011dfc:	bf00      	nop
 8011dfe:	3714      	adds	r7, #20
 8011e00:	46bd      	mov	sp, r7
 8011e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e06:	4770      	bx	lr

08011e08 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8011e08:	b480      	push	{r7}
 8011e0a:	b085      	sub	sp, #20
 8011e0c:	af00      	add	r7, sp, #0
 8011e0e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8011e10:	687b      	ldr	r3, [r7, #4]
 8011e12:	691b      	ldr	r3, [r3, #16]
 8011e14:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8011e16:	687b      	ldr	r3, [r7, #4]
 8011e18:	685b      	ldr	r3, [r3, #4]
 8011e1a:	687a      	ldr	r2, [r7, #4]
 8011e1c:	6892      	ldr	r2, [r2, #8]
 8011e1e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8011e20:	687b      	ldr	r3, [r7, #4]
 8011e22:	689b      	ldr	r3, [r3, #8]
 8011e24:	687a      	ldr	r2, [r7, #4]
 8011e26:	6852      	ldr	r2, [r2, #4]
 8011e28:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8011e2a:	68fb      	ldr	r3, [r7, #12]
 8011e2c:	685b      	ldr	r3, [r3, #4]
 8011e2e:	687a      	ldr	r2, [r7, #4]
 8011e30:	429a      	cmp	r2, r3
 8011e32:	d103      	bne.n	8011e3c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8011e34:	687b      	ldr	r3, [r7, #4]
 8011e36:	689a      	ldr	r2, [r3, #8]
 8011e38:	68fb      	ldr	r3, [r7, #12]
 8011e3a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8011e3c:	687b      	ldr	r3, [r7, #4]
 8011e3e:	2200      	movs	r2, #0
 8011e40:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8011e42:	68fb      	ldr	r3, [r7, #12]
 8011e44:	681b      	ldr	r3, [r3, #0]
 8011e46:	1e5a      	subs	r2, r3, #1
 8011e48:	68fb      	ldr	r3, [r7, #12]
 8011e4a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8011e4c:	68fb      	ldr	r3, [r7, #12]
 8011e4e:	681b      	ldr	r3, [r3, #0]
}
 8011e50:	4618      	mov	r0, r3
 8011e52:	3714      	adds	r7, #20
 8011e54:	46bd      	mov	sp, r7
 8011e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e5a:	4770      	bx	lr

08011e5c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8011e5c:	b580      	push	{r7, lr}
 8011e5e:	b084      	sub	sp, #16
 8011e60:	af00      	add	r7, sp, #0
 8011e62:	6078      	str	r0, [r7, #4]
 8011e64:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8011e66:	687b      	ldr	r3, [r7, #4]
 8011e68:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8011e6a:	68fb      	ldr	r3, [r7, #12]
 8011e6c:	2b00      	cmp	r3, #0
 8011e6e:	d10d      	bne.n	8011e8c <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8011e70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e74:	b672      	cpsid	i
 8011e76:	f383 8811 	msr	BASEPRI, r3
 8011e7a:	f3bf 8f6f 	isb	sy
 8011e7e:	f3bf 8f4f 	dsb	sy
 8011e82:	b662      	cpsie	i
 8011e84:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8011e86:	bf00      	nop
 8011e88:	bf00      	nop
 8011e8a:	e7fd      	b.n	8011e88 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8011e8c:	f001 fe16 	bl	8013abc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011e90:	68fb      	ldr	r3, [r7, #12]
 8011e92:	681a      	ldr	r2, [r3, #0]
 8011e94:	68fb      	ldr	r3, [r7, #12]
 8011e96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011e98:	68f9      	ldr	r1, [r7, #12]
 8011e9a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8011e9c:	fb01 f303 	mul.w	r3, r1, r3
 8011ea0:	441a      	add	r2, r3
 8011ea2:	68fb      	ldr	r3, [r7, #12]
 8011ea4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8011ea6:	68fb      	ldr	r3, [r7, #12]
 8011ea8:	2200      	movs	r2, #0
 8011eaa:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8011eac:	68fb      	ldr	r3, [r7, #12]
 8011eae:	681a      	ldr	r2, [r3, #0]
 8011eb0:	68fb      	ldr	r3, [r7, #12]
 8011eb2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011eb4:	68fb      	ldr	r3, [r7, #12]
 8011eb6:	681a      	ldr	r2, [r3, #0]
 8011eb8:	68fb      	ldr	r3, [r7, #12]
 8011eba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011ebc:	3b01      	subs	r3, #1
 8011ebe:	68f9      	ldr	r1, [r7, #12]
 8011ec0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8011ec2:	fb01 f303 	mul.w	r3, r1, r3
 8011ec6:	441a      	add	r2, r3
 8011ec8:	68fb      	ldr	r3, [r7, #12]
 8011eca:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8011ecc:	68fb      	ldr	r3, [r7, #12]
 8011ece:	22ff      	movs	r2, #255	@ 0xff
 8011ed0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8011ed4:	68fb      	ldr	r3, [r7, #12]
 8011ed6:	22ff      	movs	r2, #255	@ 0xff
 8011ed8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8011edc:	683b      	ldr	r3, [r7, #0]
 8011ede:	2b00      	cmp	r3, #0
 8011ee0:	d114      	bne.n	8011f0c <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011ee2:	68fb      	ldr	r3, [r7, #12]
 8011ee4:	691b      	ldr	r3, [r3, #16]
 8011ee6:	2b00      	cmp	r3, #0
 8011ee8:	d01a      	beq.n	8011f20 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011eea:	68fb      	ldr	r3, [r7, #12]
 8011eec:	3310      	adds	r3, #16
 8011eee:	4618      	mov	r0, r3
 8011ef0:	f001 f9fa 	bl	80132e8 <xTaskRemoveFromEventList>
 8011ef4:	4603      	mov	r3, r0
 8011ef6:	2b00      	cmp	r3, #0
 8011ef8:	d012      	beq.n	8011f20 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8011efa:	4b0d      	ldr	r3, [pc, #52]	@ (8011f30 <xQueueGenericReset+0xd4>)
 8011efc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011f00:	601a      	str	r2, [r3, #0]
 8011f02:	f3bf 8f4f 	dsb	sy
 8011f06:	f3bf 8f6f 	isb	sy
 8011f0a:	e009      	b.n	8011f20 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8011f0c:	68fb      	ldr	r3, [r7, #12]
 8011f0e:	3310      	adds	r3, #16
 8011f10:	4618      	mov	r0, r3
 8011f12:	f7ff feef 	bl	8011cf4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8011f16:	68fb      	ldr	r3, [r7, #12]
 8011f18:	3324      	adds	r3, #36	@ 0x24
 8011f1a:	4618      	mov	r0, r3
 8011f1c:	f7ff feea 	bl	8011cf4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8011f20:	f001 fe02 	bl	8013b28 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8011f24:	2301      	movs	r3, #1
}
 8011f26:	4618      	mov	r0, r3
 8011f28:	3710      	adds	r7, #16
 8011f2a:	46bd      	mov	sp, r7
 8011f2c:	bd80      	pop	{r7, pc}
 8011f2e:	bf00      	nop
 8011f30:	e000ed04 	.word	0xe000ed04

08011f34 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8011f34:	b580      	push	{r7, lr}
 8011f36:	b08e      	sub	sp, #56	@ 0x38
 8011f38:	af02      	add	r7, sp, #8
 8011f3a:	60f8      	str	r0, [r7, #12]
 8011f3c:	60b9      	str	r1, [r7, #8]
 8011f3e:	607a      	str	r2, [r7, #4]
 8011f40:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8011f42:	68fb      	ldr	r3, [r7, #12]
 8011f44:	2b00      	cmp	r3, #0
 8011f46:	d10d      	bne.n	8011f64 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8011f48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f4c:	b672      	cpsid	i
 8011f4e:	f383 8811 	msr	BASEPRI, r3
 8011f52:	f3bf 8f6f 	isb	sy
 8011f56:	f3bf 8f4f 	dsb	sy
 8011f5a:	b662      	cpsie	i
 8011f5c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8011f5e:	bf00      	nop
 8011f60:	bf00      	nop
 8011f62:	e7fd      	b.n	8011f60 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8011f64:	683b      	ldr	r3, [r7, #0]
 8011f66:	2b00      	cmp	r3, #0
 8011f68:	d10d      	bne.n	8011f86 <xQueueGenericCreateStatic+0x52>
	__asm volatile
 8011f6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f6e:	b672      	cpsid	i
 8011f70:	f383 8811 	msr	BASEPRI, r3
 8011f74:	f3bf 8f6f 	isb	sy
 8011f78:	f3bf 8f4f 	dsb	sy
 8011f7c:	b662      	cpsie	i
 8011f7e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8011f80:	bf00      	nop
 8011f82:	bf00      	nop
 8011f84:	e7fd      	b.n	8011f82 <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8011f86:	687b      	ldr	r3, [r7, #4]
 8011f88:	2b00      	cmp	r3, #0
 8011f8a:	d002      	beq.n	8011f92 <xQueueGenericCreateStatic+0x5e>
 8011f8c:	68bb      	ldr	r3, [r7, #8]
 8011f8e:	2b00      	cmp	r3, #0
 8011f90:	d001      	beq.n	8011f96 <xQueueGenericCreateStatic+0x62>
 8011f92:	2301      	movs	r3, #1
 8011f94:	e000      	b.n	8011f98 <xQueueGenericCreateStatic+0x64>
 8011f96:	2300      	movs	r3, #0
 8011f98:	2b00      	cmp	r3, #0
 8011f9a:	d10d      	bne.n	8011fb8 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8011f9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011fa0:	b672      	cpsid	i
 8011fa2:	f383 8811 	msr	BASEPRI, r3
 8011fa6:	f3bf 8f6f 	isb	sy
 8011faa:	f3bf 8f4f 	dsb	sy
 8011fae:	b662      	cpsie	i
 8011fb0:	623b      	str	r3, [r7, #32]
}
 8011fb2:	bf00      	nop
 8011fb4:	bf00      	nop
 8011fb6:	e7fd      	b.n	8011fb4 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8011fb8:	687b      	ldr	r3, [r7, #4]
 8011fba:	2b00      	cmp	r3, #0
 8011fbc:	d102      	bne.n	8011fc4 <xQueueGenericCreateStatic+0x90>
 8011fbe:	68bb      	ldr	r3, [r7, #8]
 8011fc0:	2b00      	cmp	r3, #0
 8011fc2:	d101      	bne.n	8011fc8 <xQueueGenericCreateStatic+0x94>
 8011fc4:	2301      	movs	r3, #1
 8011fc6:	e000      	b.n	8011fca <xQueueGenericCreateStatic+0x96>
 8011fc8:	2300      	movs	r3, #0
 8011fca:	2b00      	cmp	r3, #0
 8011fcc:	d10d      	bne.n	8011fea <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 8011fce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011fd2:	b672      	cpsid	i
 8011fd4:	f383 8811 	msr	BASEPRI, r3
 8011fd8:	f3bf 8f6f 	isb	sy
 8011fdc:	f3bf 8f4f 	dsb	sy
 8011fe0:	b662      	cpsie	i
 8011fe2:	61fb      	str	r3, [r7, #28]
}
 8011fe4:	bf00      	nop
 8011fe6:	bf00      	nop
 8011fe8:	e7fd      	b.n	8011fe6 <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8011fea:	2348      	movs	r3, #72	@ 0x48
 8011fec:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8011fee:	697b      	ldr	r3, [r7, #20]
 8011ff0:	2b48      	cmp	r3, #72	@ 0x48
 8011ff2:	d00d      	beq.n	8012010 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 8011ff4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ff8:	b672      	cpsid	i
 8011ffa:	f383 8811 	msr	BASEPRI, r3
 8011ffe:	f3bf 8f6f 	isb	sy
 8012002:	f3bf 8f4f 	dsb	sy
 8012006:	b662      	cpsie	i
 8012008:	61bb      	str	r3, [r7, #24]
}
 801200a:	bf00      	nop
 801200c:	bf00      	nop
 801200e:	e7fd      	b.n	801200c <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8012010:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8012012:	683b      	ldr	r3, [r7, #0]
 8012014:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8012016:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012018:	2b00      	cmp	r3, #0
 801201a:	d00d      	beq.n	8012038 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 801201c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801201e:	2201      	movs	r2, #1
 8012020:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8012024:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8012028:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801202a:	9300      	str	r3, [sp, #0]
 801202c:	4613      	mov	r3, r2
 801202e:	687a      	ldr	r2, [r7, #4]
 8012030:	68b9      	ldr	r1, [r7, #8]
 8012032:	68f8      	ldr	r0, [r7, #12]
 8012034:	f000 f848 	bl	80120c8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8012038:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 801203a:	4618      	mov	r0, r3
 801203c:	3730      	adds	r7, #48	@ 0x30
 801203e:	46bd      	mov	sp, r7
 8012040:	bd80      	pop	{r7, pc}

08012042 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8012042:	b580      	push	{r7, lr}
 8012044:	b08a      	sub	sp, #40	@ 0x28
 8012046:	af02      	add	r7, sp, #8
 8012048:	60f8      	str	r0, [r7, #12]
 801204a:	60b9      	str	r1, [r7, #8]
 801204c:	4613      	mov	r3, r2
 801204e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8012050:	68fb      	ldr	r3, [r7, #12]
 8012052:	2b00      	cmp	r3, #0
 8012054:	d10d      	bne.n	8012072 <xQueueGenericCreate+0x30>
	__asm volatile
 8012056:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801205a:	b672      	cpsid	i
 801205c:	f383 8811 	msr	BASEPRI, r3
 8012060:	f3bf 8f6f 	isb	sy
 8012064:	f3bf 8f4f 	dsb	sy
 8012068:	b662      	cpsie	i
 801206a:	613b      	str	r3, [r7, #16]
}
 801206c:	bf00      	nop
 801206e:	bf00      	nop
 8012070:	e7fd      	b.n	801206e <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8012072:	68bb      	ldr	r3, [r7, #8]
 8012074:	2b00      	cmp	r3, #0
 8012076:	d102      	bne.n	801207e <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8012078:	2300      	movs	r3, #0
 801207a:	61fb      	str	r3, [r7, #28]
 801207c:	e004      	b.n	8012088 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801207e:	68fb      	ldr	r3, [r7, #12]
 8012080:	68ba      	ldr	r2, [r7, #8]
 8012082:	fb02 f303 	mul.w	r3, r2, r3
 8012086:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8012088:	69fb      	ldr	r3, [r7, #28]
 801208a:	3348      	adds	r3, #72	@ 0x48
 801208c:	4618      	mov	r0, r3
 801208e:	f001 fe43 	bl	8013d18 <pvPortMalloc>
 8012092:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8012094:	69bb      	ldr	r3, [r7, #24]
 8012096:	2b00      	cmp	r3, #0
 8012098:	d011      	beq.n	80120be <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 801209a:	69bb      	ldr	r3, [r7, #24]
 801209c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801209e:	697b      	ldr	r3, [r7, #20]
 80120a0:	3348      	adds	r3, #72	@ 0x48
 80120a2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80120a4:	69bb      	ldr	r3, [r7, #24]
 80120a6:	2200      	movs	r2, #0
 80120a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80120ac:	79fa      	ldrb	r2, [r7, #7]
 80120ae:	69bb      	ldr	r3, [r7, #24]
 80120b0:	9300      	str	r3, [sp, #0]
 80120b2:	4613      	mov	r3, r2
 80120b4:	697a      	ldr	r2, [r7, #20]
 80120b6:	68b9      	ldr	r1, [r7, #8]
 80120b8:	68f8      	ldr	r0, [r7, #12]
 80120ba:	f000 f805 	bl	80120c8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80120be:	69bb      	ldr	r3, [r7, #24]
	}
 80120c0:	4618      	mov	r0, r3
 80120c2:	3720      	adds	r7, #32
 80120c4:	46bd      	mov	sp, r7
 80120c6:	bd80      	pop	{r7, pc}

080120c8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80120c8:	b580      	push	{r7, lr}
 80120ca:	b084      	sub	sp, #16
 80120cc:	af00      	add	r7, sp, #0
 80120ce:	60f8      	str	r0, [r7, #12]
 80120d0:	60b9      	str	r1, [r7, #8]
 80120d2:	607a      	str	r2, [r7, #4]
 80120d4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80120d6:	68bb      	ldr	r3, [r7, #8]
 80120d8:	2b00      	cmp	r3, #0
 80120da:	d103      	bne.n	80120e4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80120dc:	69bb      	ldr	r3, [r7, #24]
 80120de:	69ba      	ldr	r2, [r7, #24]
 80120e0:	601a      	str	r2, [r3, #0]
 80120e2:	e002      	b.n	80120ea <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80120e4:	69bb      	ldr	r3, [r7, #24]
 80120e6:	687a      	ldr	r2, [r7, #4]
 80120e8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80120ea:	69bb      	ldr	r3, [r7, #24]
 80120ec:	68fa      	ldr	r2, [r7, #12]
 80120ee:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80120f0:	69bb      	ldr	r3, [r7, #24]
 80120f2:	68ba      	ldr	r2, [r7, #8]
 80120f4:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80120f6:	2101      	movs	r1, #1
 80120f8:	69b8      	ldr	r0, [r7, #24]
 80120fa:	f7ff feaf 	bl	8011e5c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80120fe:	bf00      	nop
 8012100:	3710      	adds	r7, #16
 8012102:	46bd      	mov	sp, r7
 8012104:	bd80      	pop	{r7, pc}
	...

08012108 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8012108:	b580      	push	{r7, lr}
 801210a:	b08e      	sub	sp, #56	@ 0x38
 801210c:	af00      	add	r7, sp, #0
 801210e:	60f8      	str	r0, [r7, #12]
 8012110:	60b9      	str	r1, [r7, #8]
 8012112:	607a      	str	r2, [r7, #4]
 8012114:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8012116:	2300      	movs	r3, #0
 8012118:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801211a:	68fb      	ldr	r3, [r7, #12]
 801211c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 801211e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012120:	2b00      	cmp	r3, #0
 8012122:	d10d      	bne.n	8012140 <xQueueGenericSend+0x38>
	__asm volatile
 8012124:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012128:	b672      	cpsid	i
 801212a:	f383 8811 	msr	BASEPRI, r3
 801212e:	f3bf 8f6f 	isb	sy
 8012132:	f3bf 8f4f 	dsb	sy
 8012136:	b662      	cpsie	i
 8012138:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 801213a:	bf00      	nop
 801213c:	bf00      	nop
 801213e:	e7fd      	b.n	801213c <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012140:	68bb      	ldr	r3, [r7, #8]
 8012142:	2b00      	cmp	r3, #0
 8012144:	d103      	bne.n	801214e <xQueueGenericSend+0x46>
 8012146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801214a:	2b00      	cmp	r3, #0
 801214c:	d101      	bne.n	8012152 <xQueueGenericSend+0x4a>
 801214e:	2301      	movs	r3, #1
 8012150:	e000      	b.n	8012154 <xQueueGenericSend+0x4c>
 8012152:	2300      	movs	r3, #0
 8012154:	2b00      	cmp	r3, #0
 8012156:	d10d      	bne.n	8012174 <xQueueGenericSend+0x6c>
	__asm volatile
 8012158:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801215c:	b672      	cpsid	i
 801215e:	f383 8811 	msr	BASEPRI, r3
 8012162:	f3bf 8f6f 	isb	sy
 8012166:	f3bf 8f4f 	dsb	sy
 801216a:	b662      	cpsie	i
 801216c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801216e:	bf00      	nop
 8012170:	bf00      	nop
 8012172:	e7fd      	b.n	8012170 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8012174:	683b      	ldr	r3, [r7, #0]
 8012176:	2b02      	cmp	r3, #2
 8012178:	d103      	bne.n	8012182 <xQueueGenericSend+0x7a>
 801217a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801217c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801217e:	2b01      	cmp	r3, #1
 8012180:	d101      	bne.n	8012186 <xQueueGenericSend+0x7e>
 8012182:	2301      	movs	r3, #1
 8012184:	e000      	b.n	8012188 <xQueueGenericSend+0x80>
 8012186:	2300      	movs	r3, #0
 8012188:	2b00      	cmp	r3, #0
 801218a:	d10d      	bne.n	80121a8 <xQueueGenericSend+0xa0>
	__asm volatile
 801218c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012190:	b672      	cpsid	i
 8012192:	f383 8811 	msr	BASEPRI, r3
 8012196:	f3bf 8f6f 	isb	sy
 801219a:	f3bf 8f4f 	dsb	sy
 801219e:	b662      	cpsie	i
 80121a0:	623b      	str	r3, [r7, #32]
}
 80121a2:	bf00      	nop
 80121a4:	bf00      	nop
 80121a6:	e7fd      	b.n	80121a4 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80121a8:	f001 fa68 	bl	801367c <xTaskGetSchedulerState>
 80121ac:	4603      	mov	r3, r0
 80121ae:	2b00      	cmp	r3, #0
 80121b0:	d102      	bne.n	80121b8 <xQueueGenericSend+0xb0>
 80121b2:	687b      	ldr	r3, [r7, #4]
 80121b4:	2b00      	cmp	r3, #0
 80121b6:	d101      	bne.n	80121bc <xQueueGenericSend+0xb4>
 80121b8:	2301      	movs	r3, #1
 80121ba:	e000      	b.n	80121be <xQueueGenericSend+0xb6>
 80121bc:	2300      	movs	r3, #0
 80121be:	2b00      	cmp	r3, #0
 80121c0:	d10d      	bne.n	80121de <xQueueGenericSend+0xd6>
	__asm volatile
 80121c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80121c6:	b672      	cpsid	i
 80121c8:	f383 8811 	msr	BASEPRI, r3
 80121cc:	f3bf 8f6f 	isb	sy
 80121d0:	f3bf 8f4f 	dsb	sy
 80121d4:	b662      	cpsie	i
 80121d6:	61fb      	str	r3, [r7, #28]
}
 80121d8:	bf00      	nop
 80121da:	bf00      	nop
 80121dc:	e7fd      	b.n	80121da <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80121de:	f001 fc6d 	bl	8013abc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80121e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80121e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80121e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80121e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80121ea:	429a      	cmp	r2, r3
 80121ec:	d302      	bcc.n	80121f4 <xQueueGenericSend+0xec>
 80121ee:	683b      	ldr	r3, [r7, #0]
 80121f0:	2b02      	cmp	r3, #2
 80121f2:	d129      	bne.n	8012248 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80121f4:	683a      	ldr	r2, [r7, #0]
 80121f6:	68b9      	ldr	r1, [r7, #8]
 80121f8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80121fa:	f000 fae5 	bl	80127c8 <prvCopyDataToQueue>
 80121fe:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012200:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012204:	2b00      	cmp	r3, #0
 8012206:	d010      	beq.n	801222a <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012208:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801220a:	3324      	adds	r3, #36	@ 0x24
 801220c:	4618      	mov	r0, r3
 801220e:	f001 f86b 	bl	80132e8 <xTaskRemoveFromEventList>
 8012212:	4603      	mov	r3, r0
 8012214:	2b00      	cmp	r3, #0
 8012216:	d013      	beq.n	8012240 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8012218:	4b3f      	ldr	r3, [pc, #252]	@ (8012318 <xQueueGenericSend+0x210>)
 801221a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801221e:	601a      	str	r2, [r3, #0]
 8012220:	f3bf 8f4f 	dsb	sy
 8012224:	f3bf 8f6f 	isb	sy
 8012228:	e00a      	b.n	8012240 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 801222a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801222c:	2b00      	cmp	r3, #0
 801222e:	d007      	beq.n	8012240 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8012230:	4b39      	ldr	r3, [pc, #228]	@ (8012318 <xQueueGenericSend+0x210>)
 8012232:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012236:	601a      	str	r2, [r3, #0]
 8012238:	f3bf 8f4f 	dsb	sy
 801223c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8012240:	f001 fc72 	bl	8013b28 <vPortExitCritical>
				return pdPASS;
 8012244:	2301      	movs	r3, #1
 8012246:	e063      	b.n	8012310 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8012248:	687b      	ldr	r3, [r7, #4]
 801224a:	2b00      	cmp	r3, #0
 801224c:	d103      	bne.n	8012256 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801224e:	f001 fc6b 	bl	8013b28 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8012252:	2300      	movs	r3, #0
 8012254:	e05c      	b.n	8012310 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8012256:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012258:	2b00      	cmp	r3, #0
 801225a:	d106      	bne.n	801226a <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801225c:	f107 0314 	add.w	r3, r7, #20
 8012260:	4618      	mov	r0, r3
 8012262:	f001 f8a7 	bl	80133b4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8012266:	2301      	movs	r3, #1
 8012268:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801226a:	f001 fc5d 	bl	8013b28 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801226e:	f000 fe03 	bl	8012e78 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8012272:	f001 fc23 	bl	8013abc <vPortEnterCritical>
 8012276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012278:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801227c:	b25b      	sxtb	r3, r3
 801227e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012282:	d103      	bne.n	801228c <xQueueGenericSend+0x184>
 8012284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012286:	2200      	movs	r2, #0
 8012288:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801228c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801228e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012292:	b25b      	sxtb	r3, r3
 8012294:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012298:	d103      	bne.n	80122a2 <xQueueGenericSend+0x19a>
 801229a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801229c:	2200      	movs	r2, #0
 801229e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80122a2:	f001 fc41 	bl	8013b28 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80122a6:	1d3a      	adds	r2, r7, #4
 80122a8:	f107 0314 	add.w	r3, r7, #20
 80122ac:	4611      	mov	r1, r2
 80122ae:	4618      	mov	r0, r3
 80122b0:	f001 f896 	bl	80133e0 <xTaskCheckForTimeOut>
 80122b4:	4603      	mov	r3, r0
 80122b6:	2b00      	cmp	r3, #0
 80122b8:	d124      	bne.n	8012304 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80122ba:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80122bc:	f000 fb7c 	bl	80129b8 <prvIsQueueFull>
 80122c0:	4603      	mov	r3, r0
 80122c2:	2b00      	cmp	r3, #0
 80122c4:	d018      	beq.n	80122f8 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80122c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80122c8:	3310      	adds	r3, #16
 80122ca:	687a      	ldr	r2, [r7, #4]
 80122cc:	4611      	mov	r1, r2
 80122ce:	4618      	mov	r0, r3
 80122d0:	f000 ffe2 	bl	8013298 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80122d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80122d6:	f000 fb07 	bl	80128e8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80122da:	f000 fddb 	bl	8012e94 <xTaskResumeAll>
 80122de:	4603      	mov	r3, r0
 80122e0:	2b00      	cmp	r3, #0
 80122e2:	f47f af7c 	bne.w	80121de <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 80122e6:	4b0c      	ldr	r3, [pc, #48]	@ (8012318 <xQueueGenericSend+0x210>)
 80122e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80122ec:	601a      	str	r2, [r3, #0]
 80122ee:	f3bf 8f4f 	dsb	sy
 80122f2:	f3bf 8f6f 	isb	sy
 80122f6:	e772      	b.n	80121de <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80122f8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80122fa:	f000 faf5 	bl	80128e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80122fe:	f000 fdc9 	bl	8012e94 <xTaskResumeAll>
 8012302:	e76c      	b.n	80121de <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8012304:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012306:	f000 faef 	bl	80128e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801230a:	f000 fdc3 	bl	8012e94 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 801230e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8012310:	4618      	mov	r0, r3
 8012312:	3738      	adds	r7, #56	@ 0x38
 8012314:	46bd      	mov	sp, r7
 8012316:	bd80      	pop	{r7, pc}
 8012318:	e000ed04 	.word	0xe000ed04

0801231c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 801231c:	b580      	push	{r7, lr}
 801231e:	b08e      	sub	sp, #56	@ 0x38
 8012320:	af00      	add	r7, sp, #0
 8012322:	60f8      	str	r0, [r7, #12]
 8012324:	60b9      	str	r1, [r7, #8]
 8012326:	607a      	str	r2, [r7, #4]
 8012328:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801232a:	68fb      	ldr	r3, [r7, #12]
 801232c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 801232e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012330:	2b00      	cmp	r3, #0
 8012332:	d10d      	bne.n	8012350 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8012334:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012338:	b672      	cpsid	i
 801233a:	f383 8811 	msr	BASEPRI, r3
 801233e:	f3bf 8f6f 	isb	sy
 8012342:	f3bf 8f4f 	dsb	sy
 8012346:	b662      	cpsie	i
 8012348:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801234a:	bf00      	nop
 801234c:	bf00      	nop
 801234e:	e7fd      	b.n	801234c <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012350:	68bb      	ldr	r3, [r7, #8]
 8012352:	2b00      	cmp	r3, #0
 8012354:	d103      	bne.n	801235e <xQueueGenericSendFromISR+0x42>
 8012356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801235a:	2b00      	cmp	r3, #0
 801235c:	d101      	bne.n	8012362 <xQueueGenericSendFromISR+0x46>
 801235e:	2301      	movs	r3, #1
 8012360:	e000      	b.n	8012364 <xQueueGenericSendFromISR+0x48>
 8012362:	2300      	movs	r3, #0
 8012364:	2b00      	cmp	r3, #0
 8012366:	d10d      	bne.n	8012384 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8012368:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801236c:	b672      	cpsid	i
 801236e:	f383 8811 	msr	BASEPRI, r3
 8012372:	f3bf 8f6f 	isb	sy
 8012376:	f3bf 8f4f 	dsb	sy
 801237a:	b662      	cpsie	i
 801237c:	623b      	str	r3, [r7, #32]
}
 801237e:	bf00      	nop
 8012380:	bf00      	nop
 8012382:	e7fd      	b.n	8012380 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8012384:	683b      	ldr	r3, [r7, #0]
 8012386:	2b02      	cmp	r3, #2
 8012388:	d103      	bne.n	8012392 <xQueueGenericSendFromISR+0x76>
 801238a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801238c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801238e:	2b01      	cmp	r3, #1
 8012390:	d101      	bne.n	8012396 <xQueueGenericSendFromISR+0x7a>
 8012392:	2301      	movs	r3, #1
 8012394:	e000      	b.n	8012398 <xQueueGenericSendFromISR+0x7c>
 8012396:	2300      	movs	r3, #0
 8012398:	2b00      	cmp	r3, #0
 801239a:	d10d      	bne.n	80123b8 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 801239c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80123a0:	b672      	cpsid	i
 80123a2:	f383 8811 	msr	BASEPRI, r3
 80123a6:	f3bf 8f6f 	isb	sy
 80123aa:	f3bf 8f4f 	dsb	sy
 80123ae:	b662      	cpsie	i
 80123b0:	61fb      	str	r3, [r7, #28]
}
 80123b2:	bf00      	nop
 80123b4:	bf00      	nop
 80123b6:	e7fd      	b.n	80123b4 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80123b8:	f001 fc68 	bl	8013c8c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80123bc:	f3ef 8211 	mrs	r2, BASEPRI
 80123c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80123c4:	b672      	cpsid	i
 80123c6:	f383 8811 	msr	BASEPRI, r3
 80123ca:	f3bf 8f6f 	isb	sy
 80123ce:	f3bf 8f4f 	dsb	sy
 80123d2:	b662      	cpsie	i
 80123d4:	61ba      	str	r2, [r7, #24]
 80123d6:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80123d8:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80123da:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80123dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80123de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80123e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80123e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80123e4:	429a      	cmp	r2, r3
 80123e6:	d302      	bcc.n	80123ee <xQueueGenericSendFromISR+0xd2>
 80123e8:	683b      	ldr	r3, [r7, #0]
 80123ea:	2b02      	cmp	r3, #2
 80123ec:	d12c      	bne.n	8012448 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80123ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80123f0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80123f4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80123f8:	683a      	ldr	r2, [r7, #0]
 80123fa:	68b9      	ldr	r1, [r7, #8]
 80123fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80123fe:	f000 f9e3 	bl	80127c8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8012402:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8012406:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801240a:	d112      	bne.n	8012432 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801240c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801240e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012410:	2b00      	cmp	r3, #0
 8012412:	d016      	beq.n	8012442 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012416:	3324      	adds	r3, #36	@ 0x24
 8012418:	4618      	mov	r0, r3
 801241a:	f000 ff65 	bl	80132e8 <xTaskRemoveFromEventList>
 801241e:	4603      	mov	r3, r0
 8012420:	2b00      	cmp	r3, #0
 8012422:	d00e      	beq.n	8012442 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8012424:	687b      	ldr	r3, [r7, #4]
 8012426:	2b00      	cmp	r3, #0
 8012428:	d00b      	beq.n	8012442 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801242a:	687b      	ldr	r3, [r7, #4]
 801242c:	2201      	movs	r2, #1
 801242e:	601a      	str	r2, [r3, #0]
 8012430:	e007      	b.n	8012442 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8012432:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8012436:	3301      	adds	r3, #1
 8012438:	b2db      	uxtb	r3, r3
 801243a:	b25a      	sxtb	r2, r3
 801243c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801243e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8012442:	2301      	movs	r3, #1
 8012444:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8012446:	e001      	b.n	801244c <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8012448:	2300      	movs	r3, #0
 801244a:	637b      	str	r3, [r7, #52]	@ 0x34
 801244c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801244e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8012450:	693b      	ldr	r3, [r7, #16]
 8012452:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8012456:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012458:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 801245a:	4618      	mov	r0, r3
 801245c:	3738      	adds	r7, #56	@ 0x38
 801245e:	46bd      	mov	sp, r7
 8012460:	bd80      	pop	{r7, pc}
	...

08012464 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8012464:	b580      	push	{r7, lr}
 8012466:	b08c      	sub	sp, #48	@ 0x30
 8012468:	af00      	add	r7, sp, #0
 801246a:	60f8      	str	r0, [r7, #12]
 801246c:	60b9      	str	r1, [r7, #8]
 801246e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8012470:	2300      	movs	r3, #0
 8012472:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8012474:	68fb      	ldr	r3, [r7, #12]
 8012476:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8012478:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801247a:	2b00      	cmp	r3, #0
 801247c:	d10d      	bne.n	801249a <xQueueReceive+0x36>
	__asm volatile
 801247e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012482:	b672      	cpsid	i
 8012484:	f383 8811 	msr	BASEPRI, r3
 8012488:	f3bf 8f6f 	isb	sy
 801248c:	f3bf 8f4f 	dsb	sy
 8012490:	b662      	cpsie	i
 8012492:	623b      	str	r3, [r7, #32]
}
 8012494:	bf00      	nop
 8012496:	bf00      	nop
 8012498:	e7fd      	b.n	8012496 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801249a:	68bb      	ldr	r3, [r7, #8]
 801249c:	2b00      	cmp	r3, #0
 801249e:	d103      	bne.n	80124a8 <xQueueReceive+0x44>
 80124a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80124a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80124a4:	2b00      	cmp	r3, #0
 80124a6:	d101      	bne.n	80124ac <xQueueReceive+0x48>
 80124a8:	2301      	movs	r3, #1
 80124aa:	e000      	b.n	80124ae <xQueueReceive+0x4a>
 80124ac:	2300      	movs	r3, #0
 80124ae:	2b00      	cmp	r3, #0
 80124b0:	d10d      	bne.n	80124ce <xQueueReceive+0x6a>
	__asm volatile
 80124b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80124b6:	b672      	cpsid	i
 80124b8:	f383 8811 	msr	BASEPRI, r3
 80124bc:	f3bf 8f6f 	isb	sy
 80124c0:	f3bf 8f4f 	dsb	sy
 80124c4:	b662      	cpsie	i
 80124c6:	61fb      	str	r3, [r7, #28]
}
 80124c8:	bf00      	nop
 80124ca:	bf00      	nop
 80124cc:	e7fd      	b.n	80124ca <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80124ce:	f001 f8d5 	bl	801367c <xTaskGetSchedulerState>
 80124d2:	4603      	mov	r3, r0
 80124d4:	2b00      	cmp	r3, #0
 80124d6:	d102      	bne.n	80124de <xQueueReceive+0x7a>
 80124d8:	687b      	ldr	r3, [r7, #4]
 80124da:	2b00      	cmp	r3, #0
 80124dc:	d101      	bne.n	80124e2 <xQueueReceive+0x7e>
 80124de:	2301      	movs	r3, #1
 80124e0:	e000      	b.n	80124e4 <xQueueReceive+0x80>
 80124e2:	2300      	movs	r3, #0
 80124e4:	2b00      	cmp	r3, #0
 80124e6:	d10d      	bne.n	8012504 <xQueueReceive+0xa0>
	__asm volatile
 80124e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80124ec:	b672      	cpsid	i
 80124ee:	f383 8811 	msr	BASEPRI, r3
 80124f2:	f3bf 8f6f 	isb	sy
 80124f6:	f3bf 8f4f 	dsb	sy
 80124fa:	b662      	cpsie	i
 80124fc:	61bb      	str	r3, [r7, #24]
}
 80124fe:	bf00      	nop
 8012500:	bf00      	nop
 8012502:	e7fd      	b.n	8012500 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8012504:	f001 fada 	bl	8013abc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012508:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801250a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801250c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801250e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012510:	2b00      	cmp	r3, #0
 8012512:	d01f      	beq.n	8012554 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8012514:	68b9      	ldr	r1, [r7, #8]
 8012516:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012518:	f000 f9c0 	bl	801289c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801251c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801251e:	1e5a      	subs	r2, r3, #1
 8012520:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012522:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012526:	691b      	ldr	r3, [r3, #16]
 8012528:	2b00      	cmp	r3, #0
 801252a:	d00f      	beq.n	801254c <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801252c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801252e:	3310      	adds	r3, #16
 8012530:	4618      	mov	r0, r3
 8012532:	f000 fed9 	bl	80132e8 <xTaskRemoveFromEventList>
 8012536:	4603      	mov	r3, r0
 8012538:	2b00      	cmp	r3, #0
 801253a:	d007      	beq.n	801254c <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 801253c:	4b3c      	ldr	r3, [pc, #240]	@ (8012630 <xQueueReceive+0x1cc>)
 801253e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012542:	601a      	str	r2, [r3, #0]
 8012544:	f3bf 8f4f 	dsb	sy
 8012548:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 801254c:	f001 faec 	bl	8013b28 <vPortExitCritical>
				return pdPASS;
 8012550:	2301      	movs	r3, #1
 8012552:	e069      	b.n	8012628 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8012554:	687b      	ldr	r3, [r7, #4]
 8012556:	2b00      	cmp	r3, #0
 8012558:	d103      	bne.n	8012562 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801255a:	f001 fae5 	bl	8013b28 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801255e:	2300      	movs	r3, #0
 8012560:	e062      	b.n	8012628 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8012562:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012564:	2b00      	cmp	r3, #0
 8012566:	d106      	bne.n	8012576 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8012568:	f107 0310 	add.w	r3, r7, #16
 801256c:	4618      	mov	r0, r3
 801256e:	f000 ff21 	bl	80133b4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8012572:	2301      	movs	r3, #1
 8012574:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8012576:	f001 fad7 	bl	8013b28 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801257a:	f000 fc7d 	bl	8012e78 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801257e:	f001 fa9d 	bl	8013abc <vPortEnterCritical>
 8012582:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012584:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012588:	b25b      	sxtb	r3, r3
 801258a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801258e:	d103      	bne.n	8012598 <xQueueReceive+0x134>
 8012590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012592:	2200      	movs	r2, #0
 8012594:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801259a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801259e:	b25b      	sxtb	r3, r3
 80125a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80125a4:	d103      	bne.n	80125ae <xQueueReceive+0x14a>
 80125a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80125a8:	2200      	movs	r2, #0
 80125aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80125ae:	f001 fabb 	bl	8013b28 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80125b2:	1d3a      	adds	r2, r7, #4
 80125b4:	f107 0310 	add.w	r3, r7, #16
 80125b8:	4611      	mov	r1, r2
 80125ba:	4618      	mov	r0, r3
 80125bc:	f000 ff10 	bl	80133e0 <xTaskCheckForTimeOut>
 80125c0:	4603      	mov	r3, r0
 80125c2:	2b00      	cmp	r3, #0
 80125c4:	d123      	bne.n	801260e <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80125c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80125c8:	f000 f9e0 	bl	801298c <prvIsQueueEmpty>
 80125cc:	4603      	mov	r3, r0
 80125ce:	2b00      	cmp	r3, #0
 80125d0:	d017      	beq.n	8012602 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80125d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80125d4:	3324      	adds	r3, #36	@ 0x24
 80125d6:	687a      	ldr	r2, [r7, #4]
 80125d8:	4611      	mov	r1, r2
 80125da:	4618      	mov	r0, r3
 80125dc:	f000 fe5c 	bl	8013298 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80125e0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80125e2:	f000 f981 	bl	80128e8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80125e6:	f000 fc55 	bl	8012e94 <xTaskResumeAll>
 80125ea:	4603      	mov	r3, r0
 80125ec:	2b00      	cmp	r3, #0
 80125ee:	d189      	bne.n	8012504 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 80125f0:	4b0f      	ldr	r3, [pc, #60]	@ (8012630 <xQueueReceive+0x1cc>)
 80125f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80125f6:	601a      	str	r2, [r3, #0]
 80125f8:	f3bf 8f4f 	dsb	sy
 80125fc:	f3bf 8f6f 	isb	sy
 8012600:	e780      	b.n	8012504 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8012602:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012604:	f000 f970 	bl	80128e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8012608:	f000 fc44 	bl	8012e94 <xTaskResumeAll>
 801260c:	e77a      	b.n	8012504 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801260e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012610:	f000 f96a 	bl	80128e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8012614:	f000 fc3e 	bl	8012e94 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012618:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801261a:	f000 f9b7 	bl	801298c <prvIsQueueEmpty>
 801261e:	4603      	mov	r3, r0
 8012620:	2b00      	cmp	r3, #0
 8012622:	f43f af6f 	beq.w	8012504 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8012626:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8012628:	4618      	mov	r0, r3
 801262a:	3730      	adds	r7, #48	@ 0x30
 801262c:	46bd      	mov	sp, r7
 801262e:	bd80      	pop	{r7, pc}
 8012630:	e000ed04 	.word	0xe000ed04

08012634 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8012634:	b580      	push	{r7, lr}
 8012636:	b08e      	sub	sp, #56	@ 0x38
 8012638:	af00      	add	r7, sp, #0
 801263a:	60f8      	str	r0, [r7, #12]
 801263c:	60b9      	str	r1, [r7, #8]
 801263e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8012640:	68fb      	ldr	r3, [r7, #12]
 8012642:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8012644:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012646:	2b00      	cmp	r3, #0
 8012648:	d10d      	bne.n	8012666 <xQueueReceiveFromISR+0x32>
	__asm volatile
 801264a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801264e:	b672      	cpsid	i
 8012650:	f383 8811 	msr	BASEPRI, r3
 8012654:	f3bf 8f6f 	isb	sy
 8012658:	f3bf 8f4f 	dsb	sy
 801265c:	b662      	cpsie	i
 801265e:	623b      	str	r3, [r7, #32]
}
 8012660:	bf00      	nop
 8012662:	bf00      	nop
 8012664:	e7fd      	b.n	8012662 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012666:	68bb      	ldr	r3, [r7, #8]
 8012668:	2b00      	cmp	r3, #0
 801266a:	d103      	bne.n	8012674 <xQueueReceiveFromISR+0x40>
 801266c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801266e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012670:	2b00      	cmp	r3, #0
 8012672:	d101      	bne.n	8012678 <xQueueReceiveFromISR+0x44>
 8012674:	2301      	movs	r3, #1
 8012676:	e000      	b.n	801267a <xQueueReceiveFromISR+0x46>
 8012678:	2300      	movs	r3, #0
 801267a:	2b00      	cmp	r3, #0
 801267c:	d10d      	bne.n	801269a <xQueueReceiveFromISR+0x66>
	__asm volatile
 801267e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012682:	b672      	cpsid	i
 8012684:	f383 8811 	msr	BASEPRI, r3
 8012688:	f3bf 8f6f 	isb	sy
 801268c:	f3bf 8f4f 	dsb	sy
 8012690:	b662      	cpsie	i
 8012692:	61fb      	str	r3, [r7, #28]
}
 8012694:	bf00      	nop
 8012696:	bf00      	nop
 8012698:	e7fd      	b.n	8012696 <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801269a:	f001 faf7 	bl	8013c8c <vPortValidateInterruptPriority>
	__asm volatile
 801269e:	f3ef 8211 	mrs	r2, BASEPRI
 80126a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80126a6:	b672      	cpsid	i
 80126a8:	f383 8811 	msr	BASEPRI, r3
 80126ac:	f3bf 8f6f 	isb	sy
 80126b0:	f3bf 8f4f 	dsb	sy
 80126b4:	b662      	cpsie	i
 80126b6:	61ba      	str	r2, [r7, #24]
 80126b8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80126ba:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80126bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80126be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80126c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80126c2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80126c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80126c6:	2b00      	cmp	r3, #0
 80126c8:	d02f      	beq.n	801272a <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80126ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80126cc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80126d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80126d4:	68b9      	ldr	r1, [r7, #8]
 80126d6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80126d8:	f000 f8e0 	bl	801289c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80126dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80126de:	1e5a      	subs	r2, r3, #1
 80126e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80126e2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80126e4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80126e8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80126ec:	d112      	bne.n	8012714 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80126ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80126f0:	691b      	ldr	r3, [r3, #16]
 80126f2:	2b00      	cmp	r3, #0
 80126f4:	d016      	beq.n	8012724 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80126f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80126f8:	3310      	adds	r3, #16
 80126fa:	4618      	mov	r0, r3
 80126fc:	f000 fdf4 	bl	80132e8 <xTaskRemoveFromEventList>
 8012700:	4603      	mov	r3, r0
 8012702:	2b00      	cmp	r3, #0
 8012704:	d00e      	beq.n	8012724 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8012706:	687b      	ldr	r3, [r7, #4]
 8012708:	2b00      	cmp	r3, #0
 801270a:	d00b      	beq.n	8012724 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 801270c:	687b      	ldr	r3, [r7, #4]
 801270e:	2201      	movs	r2, #1
 8012710:	601a      	str	r2, [r3, #0]
 8012712:	e007      	b.n	8012724 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8012714:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012718:	3301      	adds	r3, #1
 801271a:	b2db      	uxtb	r3, r3
 801271c:	b25a      	sxtb	r2, r3
 801271e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012720:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8012724:	2301      	movs	r3, #1
 8012726:	637b      	str	r3, [r7, #52]	@ 0x34
 8012728:	e001      	b.n	801272e <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 801272a:	2300      	movs	r3, #0
 801272c:	637b      	str	r3, [r7, #52]	@ 0x34
 801272e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012730:	613b      	str	r3, [r7, #16]
	__asm volatile
 8012732:	693b      	ldr	r3, [r7, #16]
 8012734:	f383 8811 	msr	BASEPRI, r3
}
 8012738:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801273a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 801273c:	4618      	mov	r0, r3
 801273e:	3738      	adds	r7, #56	@ 0x38
 8012740:	46bd      	mov	sp, r7
 8012742:	bd80      	pop	{r7, pc}

08012744 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8012744:	b580      	push	{r7, lr}
 8012746:	b084      	sub	sp, #16
 8012748:	af00      	add	r7, sp, #0
 801274a:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 801274c:	687b      	ldr	r3, [r7, #4]
 801274e:	2b00      	cmp	r3, #0
 8012750:	d10d      	bne.n	801276e <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 8012752:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012756:	b672      	cpsid	i
 8012758:	f383 8811 	msr	BASEPRI, r3
 801275c:	f3bf 8f6f 	isb	sy
 8012760:	f3bf 8f4f 	dsb	sy
 8012764:	b662      	cpsie	i
 8012766:	60bb      	str	r3, [r7, #8]
}
 8012768:	bf00      	nop
 801276a:	bf00      	nop
 801276c:	e7fd      	b.n	801276a <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 801276e:	f001 f9a5 	bl	8013abc <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8012772:	687b      	ldr	r3, [r7, #4]
 8012774:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012776:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8012778:	f001 f9d6 	bl	8013b28 <vPortExitCritical>

	return uxReturn;
 801277c:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 801277e:	4618      	mov	r0, r3
 8012780:	3710      	adds	r7, #16
 8012782:	46bd      	mov	sp, r7
 8012784:	bd80      	pop	{r7, pc}

08012786 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8012786:	b480      	push	{r7}
 8012788:	b087      	sub	sp, #28
 801278a:	af00      	add	r7, sp, #0
 801278c:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 801278e:	687b      	ldr	r3, [r7, #4]
 8012790:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8012792:	697b      	ldr	r3, [r7, #20]
 8012794:	2b00      	cmp	r3, #0
 8012796:	d10d      	bne.n	80127b4 <uxQueueMessagesWaitingFromISR+0x2e>
	__asm volatile
 8012798:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801279c:	b672      	cpsid	i
 801279e:	f383 8811 	msr	BASEPRI, r3
 80127a2:	f3bf 8f6f 	isb	sy
 80127a6:	f3bf 8f4f 	dsb	sy
 80127aa:	b662      	cpsie	i
 80127ac:	60fb      	str	r3, [r7, #12]
}
 80127ae:	bf00      	nop
 80127b0:	bf00      	nop
 80127b2:	e7fd      	b.n	80127b0 <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 80127b4:	697b      	ldr	r3, [r7, #20]
 80127b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80127b8:	613b      	str	r3, [r7, #16]

	return uxReturn;
 80127ba:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80127bc:	4618      	mov	r0, r3
 80127be:	371c      	adds	r7, #28
 80127c0:	46bd      	mov	sp, r7
 80127c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127c6:	4770      	bx	lr

080127c8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80127c8:	b580      	push	{r7, lr}
 80127ca:	b086      	sub	sp, #24
 80127cc:	af00      	add	r7, sp, #0
 80127ce:	60f8      	str	r0, [r7, #12]
 80127d0:	60b9      	str	r1, [r7, #8]
 80127d2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80127d4:	2300      	movs	r3, #0
 80127d6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80127d8:	68fb      	ldr	r3, [r7, #12]
 80127da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80127dc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80127de:	68fb      	ldr	r3, [r7, #12]
 80127e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80127e2:	2b00      	cmp	r3, #0
 80127e4:	d10d      	bne.n	8012802 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80127e6:	68fb      	ldr	r3, [r7, #12]
 80127e8:	681b      	ldr	r3, [r3, #0]
 80127ea:	2b00      	cmp	r3, #0
 80127ec:	d14d      	bne.n	801288a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80127ee:	68fb      	ldr	r3, [r7, #12]
 80127f0:	689b      	ldr	r3, [r3, #8]
 80127f2:	4618      	mov	r0, r3
 80127f4:	f000 ff60 	bl	80136b8 <xTaskPriorityDisinherit>
 80127f8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80127fa:	68fb      	ldr	r3, [r7, #12]
 80127fc:	2200      	movs	r2, #0
 80127fe:	609a      	str	r2, [r3, #8]
 8012800:	e043      	b.n	801288a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8012802:	687b      	ldr	r3, [r7, #4]
 8012804:	2b00      	cmp	r3, #0
 8012806:	d119      	bne.n	801283c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8012808:	68fb      	ldr	r3, [r7, #12]
 801280a:	6858      	ldr	r0, [r3, #4]
 801280c:	68fb      	ldr	r3, [r7, #12]
 801280e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012810:	461a      	mov	r2, r3
 8012812:	68b9      	ldr	r1, [r7, #8]
 8012814:	f002 f856 	bl	80148c4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8012818:	68fb      	ldr	r3, [r7, #12]
 801281a:	685a      	ldr	r2, [r3, #4]
 801281c:	68fb      	ldr	r3, [r7, #12]
 801281e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012820:	441a      	add	r2, r3
 8012822:	68fb      	ldr	r3, [r7, #12]
 8012824:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8012826:	68fb      	ldr	r3, [r7, #12]
 8012828:	685a      	ldr	r2, [r3, #4]
 801282a:	68fb      	ldr	r3, [r7, #12]
 801282c:	689b      	ldr	r3, [r3, #8]
 801282e:	429a      	cmp	r2, r3
 8012830:	d32b      	bcc.n	801288a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8012832:	68fb      	ldr	r3, [r7, #12]
 8012834:	681a      	ldr	r2, [r3, #0]
 8012836:	68fb      	ldr	r3, [r7, #12]
 8012838:	605a      	str	r2, [r3, #4]
 801283a:	e026      	b.n	801288a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 801283c:	68fb      	ldr	r3, [r7, #12]
 801283e:	68d8      	ldr	r0, [r3, #12]
 8012840:	68fb      	ldr	r3, [r7, #12]
 8012842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012844:	461a      	mov	r2, r3
 8012846:	68b9      	ldr	r1, [r7, #8]
 8012848:	f002 f83c 	bl	80148c4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 801284c:	68fb      	ldr	r3, [r7, #12]
 801284e:	68da      	ldr	r2, [r3, #12]
 8012850:	68fb      	ldr	r3, [r7, #12]
 8012852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012854:	425b      	negs	r3, r3
 8012856:	441a      	add	r2, r3
 8012858:	68fb      	ldr	r3, [r7, #12]
 801285a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801285c:	68fb      	ldr	r3, [r7, #12]
 801285e:	68da      	ldr	r2, [r3, #12]
 8012860:	68fb      	ldr	r3, [r7, #12]
 8012862:	681b      	ldr	r3, [r3, #0]
 8012864:	429a      	cmp	r2, r3
 8012866:	d207      	bcs.n	8012878 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8012868:	68fb      	ldr	r3, [r7, #12]
 801286a:	689a      	ldr	r2, [r3, #8]
 801286c:	68fb      	ldr	r3, [r7, #12]
 801286e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012870:	425b      	negs	r3, r3
 8012872:	441a      	add	r2, r3
 8012874:	68fb      	ldr	r3, [r7, #12]
 8012876:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8012878:	687b      	ldr	r3, [r7, #4]
 801287a:	2b02      	cmp	r3, #2
 801287c:	d105      	bne.n	801288a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801287e:	693b      	ldr	r3, [r7, #16]
 8012880:	2b00      	cmp	r3, #0
 8012882:	d002      	beq.n	801288a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8012884:	693b      	ldr	r3, [r7, #16]
 8012886:	3b01      	subs	r3, #1
 8012888:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801288a:	693b      	ldr	r3, [r7, #16]
 801288c:	1c5a      	adds	r2, r3, #1
 801288e:	68fb      	ldr	r3, [r7, #12]
 8012890:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8012892:	697b      	ldr	r3, [r7, #20]
}
 8012894:	4618      	mov	r0, r3
 8012896:	3718      	adds	r7, #24
 8012898:	46bd      	mov	sp, r7
 801289a:	bd80      	pop	{r7, pc}

0801289c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 801289c:	b580      	push	{r7, lr}
 801289e:	b082      	sub	sp, #8
 80128a0:	af00      	add	r7, sp, #0
 80128a2:	6078      	str	r0, [r7, #4]
 80128a4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80128a6:	687b      	ldr	r3, [r7, #4]
 80128a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80128aa:	2b00      	cmp	r3, #0
 80128ac:	d018      	beq.n	80128e0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80128ae:	687b      	ldr	r3, [r7, #4]
 80128b0:	68da      	ldr	r2, [r3, #12]
 80128b2:	687b      	ldr	r3, [r7, #4]
 80128b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80128b6:	441a      	add	r2, r3
 80128b8:	687b      	ldr	r3, [r7, #4]
 80128ba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80128bc:	687b      	ldr	r3, [r7, #4]
 80128be:	68da      	ldr	r2, [r3, #12]
 80128c0:	687b      	ldr	r3, [r7, #4]
 80128c2:	689b      	ldr	r3, [r3, #8]
 80128c4:	429a      	cmp	r2, r3
 80128c6:	d303      	bcc.n	80128d0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80128c8:	687b      	ldr	r3, [r7, #4]
 80128ca:	681a      	ldr	r2, [r3, #0]
 80128cc:	687b      	ldr	r3, [r7, #4]
 80128ce:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80128d0:	687b      	ldr	r3, [r7, #4]
 80128d2:	68d9      	ldr	r1, [r3, #12]
 80128d4:	687b      	ldr	r3, [r7, #4]
 80128d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80128d8:	461a      	mov	r2, r3
 80128da:	6838      	ldr	r0, [r7, #0]
 80128dc:	f001 fff2 	bl	80148c4 <memcpy>
	}
}
 80128e0:	bf00      	nop
 80128e2:	3708      	adds	r7, #8
 80128e4:	46bd      	mov	sp, r7
 80128e6:	bd80      	pop	{r7, pc}

080128e8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80128e8:	b580      	push	{r7, lr}
 80128ea:	b084      	sub	sp, #16
 80128ec:	af00      	add	r7, sp, #0
 80128ee:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80128f0:	f001 f8e4 	bl	8013abc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80128f4:	687b      	ldr	r3, [r7, #4]
 80128f6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80128fa:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80128fc:	e011      	b.n	8012922 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80128fe:	687b      	ldr	r3, [r7, #4]
 8012900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012902:	2b00      	cmp	r3, #0
 8012904:	d012      	beq.n	801292c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012906:	687b      	ldr	r3, [r7, #4]
 8012908:	3324      	adds	r3, #36	@ 0x24
 801290a:	4618      	mov	r0, r3
 801290c:	f000 fcec 	bl	80132e8 <xTaskRemoveFromEventList>
 8012910:	4603      	mov	r3, r0
 8012912:	2b00      	cmp	r3, #0
 8012914:	d001      	beq.n	801291a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8012916:	f000 fdcb 	bl	80134b0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 801291a:	7bfb      	ldrb	r3, [r7, #15]
 801291c:	3b01      	subs	r3, #1
 801291e:	b2db      	uxtb	r3, r3
 8012920:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8012922:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012926:	2b00      	cmp	r3, #0
 8012928:	dce9      	bgt.n	80128fe <prvUnlockQueue+0x16>
 801292a:	e000      	b.n	801292e <prvUnlockQueue+0x46>
					break;
 801292c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 801292e:	687b      	ldr	r3, [r7, #4]
 8012930:	22ff      	movs	r2, #255	@ 0xff
 8012932:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8012936:	f001 f8f7 	bl	8013b28 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 801293a:	f001 f8bf 	bl	8013abc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 801293e:	687b      	ldr	r3, [r7, #4]
 8012940:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012944:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8012946:	e011      	b.n	801296c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012948:	687b      	ldr	r3, [r7, #4]
 801294a:	691b      	ldr	r3, [r3, #16]
 801294c:	2b00      	cmp	r3, #0
 801294e:	d012      	beq.n	8012976 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012950:	687b      	ldr	r3, [r7, #4]
 8012952:	3310      	adds	r3, #16
 8012954:	4618      	mov	r0, r3
 8012956:	f000 fcc7 	bl	80132e8 <xTaskRemoveFromEventList>
 801295a:	4603      	mov	r3, r0
 801295c:	2b00      	cmp	r3, #0
 801295e:	d001      	beq.n	8012964 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8012960:	f000 fda6 	bl	80134b0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8012964:	7bbb      	ldrb	r3, [r7, #14]
 8012966:	3b01      	subs	r3, #1
 8012968:	b2db      	uxtb	r3, r3
 801296a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 801296c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012970:	2b00      	cmp	r3, #0
 8012972:	dce9      	bgt.n	8012948 <prvUnlockQueue+0x60>
 8012974:	e000      	b.n	8012978 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8012976:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8012978:	687b      	ldr	r3, [r7, #4]
 801297a:	22ff      	movs	r2, #255	@ 0xff
 801297c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8012980:	f001 f8d2 	bl	8013b28 <vPortExitCritical>
}
 8012984:	bf00      	nop
 8012986:	3710      	adds	r7, #16
 8012988:	46bd      	mov	sp, r7
 801298a:	bd80      	pop	{r7, pc}

0801298c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 801298c:	b580      	push	{r7, lr}
 801298e:	b084      	sub	sp, #16
 8012990:	af00      	add	r7, sp, #0
 8012992:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8012994:	f001 f892 	bl	8013abc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8012998:	687b      	ldr	r3, [r7, #4]
 801299a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801299c:	2b00      	cmp	r3, #0
 801299e:	d102      	bne.n	80129a6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80129a0:	2301      	movs	r3, #1
 80129a2:	60fb      	str	r3, [r7, #12]
 80129a4:	e001      	b.n	80129aa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80129a6:	2300      	movs	r3, #0
 80129a8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80129aa:	f001 f8bd 	bl	8013b28 <vPortExitCritical>

	return xReturn;
 80129ae:	68fb      	ldr	r3, [r7, #12]
}
 80129b0:	4618      	mov	r0, r3
 80129b2:	3710      	adds	r7, #16
 80129b4:	46bd      	mov	sp, r7
 80129b6:	bd80      	pop	{r7, pc}

080129b8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80129b8:	b580      	push	{r7, lr}
 80129ba:	b084      	sub	sp, #16
 80129bc:	af00      	add	r7, sp, #0
 80129be:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80129c0:	f001 f87c 	bl	8013abc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80129c4:	687b      	ldr	r3, [r7, #4]
 80129c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80129c8:	687b      	ldr	r3, [r7, #4]
 80129ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80129cc:	429a      	cmp	r2, r3
 80129ce:	d102      	bne.n	80129d6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80129d0:	2301      	movs	r3, #1
 80129d2:	60fb      	str	r3, [r7, #12]
 80129d4:	e001      	b.n	80129da <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80129d6:	2300      	movs	r3, #0
 80129d8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80129da:	f001 f8a5 	bl	8013b28 <vPortExitCritical>

	return xReturn;
 80129de:	68fb      	ldr	r3, [r7, #12]
}
 80129e0:	4618      	mov	r0, r3
 80129e2:	3710      	adds	r7, #16
 80129e4:	46bd      	mov	sp, r7
 80129e6:	bd80      	pop	{r7, pc}

080129e8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80129e8:	b580      	push	{r7, lr}
 80129ea:	b08e      	sub	sp, #56	@ 0x38
 80129ec:	af04      	add	r7, sp, #16
 80129ee:	60f8      	str	r0, [r7, #12]
 80129f0:	60b9      	str	r1, [r7, #8]
 80129f2:	607a      	str	r2, [r7, #4]
 80129f4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80129f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80129f8:	2b00      	cmp	r3, #0
 80129fa:	d10d      	bne.n	8012a18 <xTaskCreateStatic+0x30>
	__asm volatile
 80129fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012a00:	b672      	cpsid	i
 8012a02:	f383 8811 	msr	BASEPRI, r3
 8012a06:	f3bf 8f6f 	isb	sy
 8012a0a:	f3bf 8f4f 	dsb	sy
 8012a0e:	b662      	cpsie	i
 8012a10:	623b      	str	r3, [r7, #32]
}
 8012a12:	bf00      	nop
 8012a14:	bf00      	nop
 8012a16:	e7fd      	b.n	8012a14 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8012a18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012a1a:	2b00      	cmp	r3, #0
 8012a1c:	d10d      	bne.n	8012a3a <xTaskCreateStatic+0x52>
	__asm volatile
 8012a1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012a22:	b672      	cpsid	i
 8012a24:	f383 8811 	msr	BASEPRI, r3
 8012a28:	f3bf 8f6f 	isb	sy
 8012a2c:	f3bf 8f4f 	dsb	sy
 8012a30:	b662      	cpsie	i
 8012a32:	61fb      	str	r3, [r7, #28]
}
 8012a34:	bf00      	nop
 8012a36:	bf00      	nop
 8012a38:	e7fd      	b.n	8012a36 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8012a3a:	2358      	movs	r3, #88	@ 0x58
 8012a3c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8012a3e:	693b      	ldr	r3, [r7, #16]
 8012a40:	2b58      	cmp	r3, #88	@ 0x58
 8012a42:	d00d      	beq.n	8012a60 <xTaskCreateStatic+0x78>
	__asm volatile
 8012a44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012a48:	b672      	cpsid	i
 8012a4a:	f383 8811 	msr	BASEPRI, r3
 8012a4e:	f3bf 8f6f 	isb	sy
 8012a52:	f3bf 8f4f 	dsb	sy
 8012a56:	b662      	cpsie	i
 8012a58:	61bb      	str	r3, [r7, #24]
}
 8012a5a:	bf00      	nop
 8012a5c:	bf00      	nop
 8012a5e:	e7fd      	b.n	8012a5c <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8012a60:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8012a62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012a64:	2b00      	cmp	r3, #0
 8012a66:	d01e      	beq.n	8012aa6 <xTaskCreateStatic+0xbe>
 8012a68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012a6a:	2b00      	cmp	r3, #0
 8012a6c:	d01b      	beq.n	8012aa6 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8012a6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012a70:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8012a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a74:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012a76:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8012a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a7a:	2202      	movs	r2, #2
 8012a7c:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8012a80:	2300      	movs	r3, #0
 8012a82:	9303      	str	r3, [sp, #12]
 8012a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a86:	9302      	str	r3, [sp, #8]
 8012a88:	f107 0314 	add.w	r3, r7, #20
 8012a8c:	9301      	str	r3, [sp, #4]
 8012a8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012a90:	9300      	str	r3, [sp, #0]
 8012a92:	683b      	ldr	r3, [r7, #0]
 8012a94:	687a      	ldr	r2, [r7, #4]
 8012a96:	68b9      	ldr	r1, [r7, #8]
 8012a98:	68f8      	ldr	r0, [r7, #12]
 8012a9a:	f000 f850 	bl	8012b3e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8012a9e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012aa0:	f000 f8e2 	bl	8012c68 <prvAddNewTaskToReadyList>
 8012aa4:	e001      	b.n	8012aaa <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8012aa6:	2300      	movs	r3, #0
 8012aa8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8012aaa:	697b      	ldr	r3, [r7, #20]
	}
 8012aac:	4618      	mov	r0, r3
 8012aae:	3728      	adds	r7, #40	@ 0x28
 8012ab0:	46bd      	mov	sp, r7
 8012ab2:	bd80      	pop	{r7, pc}

08012ab4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8012ab4:	b580      	push	{r7, lr}
 8012ab6:	b08c      	sub	sp, #48	@ 0x30
 8012ab8:	af04      	add	r7, sp, #16
 8012aba:	60f8      	str	r0, [r7, #12]
 8012abc:	60b9      	str	r1, [r7, #8]
 8012abe:	603b      	str	r3, [r7, #0]
 8012ac0:	4613      	mov	r3, r2
 8012ac2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8012ac4:	88fb      	ldrh	r3, [r7, #6]
 8012ac6:	009b      	lsls	r3, r3, #2
 8012ac8:	4618      	mov	r0, r3
 8012aca:	f001 f925 	bl	8013d18 <pvPortMalloc>
 8012ace:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8012ad0:	697b      	ldr	r3, [r7, #20]
 8012ad2:	2b00      	cmp	r3, #0
 8012ad4:	d00e      	beq.n	8012af4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8012ad6:	2058      	movs	r0, #88	@ 0x58
 8012ad8:	f001 f91e 	bl	8013d18 <pvPortMalloc>
 8012adc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8012ade:	69fb      	ldr	r3, [r7, #28]
 8012ae0:	2b00      	cmp	r3, #0
 8012ae2:	d003      	beq.n	8012aec <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8012ae4:	69fb      	ldr	r3, [r7, #28]
 8012ae6:	697a      	ldr	r2, [r7, #20]
 8012ae8:	631a      	str	r2, [r3, #48]	@ 0x30
 8012aea:	e005      	b.n	8012af8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8012aec:	6978      	ldr	r0, [r7, #20]
 8012aee:	f001 f9e5 	bl	8013ebc <vPortFree>
 8012af2:	e001      	b.n	8012af8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8012af4:	2300      	movs	r3, #0
 8012af6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8012af8:	69fb      	ldr	r3, [r7, #28]
 8012afa:	2b00      	cmp	r3, #0
 8012afc:	d017      	beq.n	8012b2e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8012afe:	69fb      	ldr	r3, [r7, #28]
 8012b00:	2200      	movs	r2, #0
 8012b02:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8012b06:	88fa      	ldrh	r2, [r7, #6]
 8012b08:	2300      	movs	r3, #0
 8012b0a:	9303      	str	r3, [sp, #12]
 8012b0c:	69fb      	ldr	r3, [r7, #28]
 8012b0e:	9302      	str	r3, [sp, #8]
 8012b10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b12:	9301      	str	r3, [sp, #4]
 8012b14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b16:	9300      	str	r3, [sp, #0]
 8012b18:	683b      	ldr	r3, [r7, #0]
 8012b1a:	68b9      	ldr	r1, [r7, #8]
 8012b1c:	68f8      	ldr	r0, [r7, #12]
 8012b1e:	f000 f80e 	bl	8012b3e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8012b22:	69f8      	ldr	r0, [r7, #28]
 8012b24:	f000 f8a0 	bl	8012c68 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8012b28:	2301      	movs	r3, #1
 8012b2a:	61bb      	str	r3, [r7, #24]
 8012b2c:	e002      	b.n	8012b34 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8012b2e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012b32:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8012b34:	69bb      	ldr	r3, [r7, #24]
	}
 8012b36:	4618      	mov	r0, r3
 8012b38:	3720      	adds	r7, #32
 8012b3a:	46bd      	mov	sp, r7
 8012b3c:	bd80      	pop	{r7, pc}

08012b3e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8012b3e:	b580      	push	{r7, lr}
 8012b40:	b088      	sub	sp, #32
 8012b42:	af00      	add	r7, sp, #0
 8012b44:	60f8      	str	r0, [r7, #12]
 8012b46:	60b9      	str	r1, [r7, #8]
 8012b48:	607a      	str	r2, [r7, #4]
 8012b4a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8012b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b4e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8012b50:	687b      	ldr	r3, [r7, #4]
 8012b52:	009b      	lsls	r3, r3, #2
 8012b54:	461a      	mov	r2, r3
 8012b56:	21a5      	movs	r1, #165	@ 0xa5
 8012b58:	f001 fe70 	bl	801483c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8012b5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b5e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8012b60:	6879      	ldr	r1, [r7, #4]
 8012b62:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8012b66:	440b      	add	r3, r1
 8012b68:	009b      	lsls	r3, r3, #2
 8012b6a:	4413      	add	r3, r2
 8012b6c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8012b6e:	69bb      	ldr	r3, [r7, #24]
 8012b70:	f023 0307 	bic.w	r3, r3, #7
 8012b74:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8012b76:	69bb      	ldr	r3, [r7, #24]
 8012b78:	f003 0307 	and.w	r3, r3, #7
 8012b7c:	2b00      	cmp	r3, #0
 8012b7e:	d00d      	beq.n	8012b9c <prvInitialiseNewTask+0x5e>
	__asm volatile
 8012b80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b84:	b672      	cpsid	i
 8012b86:	f383 8811 	msr	BASEPRI, r3
 8012b8a:	f3bf 8f6f 	isb	sy
 8012b8e:	f3bf 8f4f 	dsb	sy
 8012b92:	b662      	cpsie	i
 8012b94:	617b      	str	r3, [r7, #20]
}
 8012b96:	bf00      	nop
 8012b98:	bf00      	nop
 8012b9a:	e7fd      	b.n	8012b98 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8012b9c:	68bb      	ldr	r3, [r7, #8]
 8012b9e:	2b00      	cmp	r3, #0
 8012ba0:	d01f      	beq.n	8012be2 <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012ba2:	2300      	movs	r3, #0
 8012ba4:	61fb      	str	r3, [r7, #28]
 8012ba6:	e012      	b.n	8012bce <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8012ba8:	68ba      	ldr	r2, [r7, #8]
 8012baa:	69fb      	ldr	r3, [r7, #28]
 8012bac:	4413      	add	r3, r2
 8012bae:	7819      	ldrb	r1, [r3, #0]
 8012bb0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012bb2:	69fb      	ldr	r3, [r7, #28]
 8012bb4:	4413      	add	r3, r2
 8012bb6:	3334      	adds	r3, #52	@ 0x34
 8012bb8:	460a      	mov	r2, r1
 8012bba:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8012bbc:	68ba      	ldr	r2, [r7, #8]
 8012bbe:	69fb      	ldr	r3, [r7, #28]
 8012bc0:	4413      	add	r3, r2
 8012bc2:	781b      	ldrb	r3, [r3, #0]
 8012bc4:	2b00      	cmp	r3, #0
 8012bc6:	d006      	beq.n	8012bd6 <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012bc8:	69fb      	ldr	r3, [r7, #28]
 8012bca:	3301      	adds	r3, #1
 8012bcc:	61fb      	str	r3, [r7, #28]
 8012bce:	69fb      	ldr	r3, [r7, #28]
 8012bd0:	2b0f      	cmp	r3, #15
 8012bd2:	d9e9      	bls.n	8012ba8 <prvInitialiseNewTask+0x6a>
 8012bd4:	e000      	b.n	8012bd8 <prvInitialiseNewTask+0x9a>
			{
				break;
 8012bd6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8012bd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012bda:	2200      	movs	r2, #0
 8012bdc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8012be0:	e003      	b.n	8012bea <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8012be2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012be4:	2200      	movs	r2, #0
 8012be6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8012bea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012bec:	2b06      	cmp	r3, #6
 8012bee:	d901      	bls.n	8012bf4 <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8012bf0:	2306      	movs	r3, #6
 8012bf2:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8012bf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012bf6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012bf8:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8012bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012bfc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012bfe:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8012c00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012c02:	2200      	movs	r2, #0
 8012c04:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8012c06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012c08:	3304      	adds	r3, #4
 8012c0a:	4618      	mov	r0, r3
 8012c0c:	f7ff f892 	bl	8011d34 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8012c10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012c12:	3318      	adds	r3, #24
 8012c14:	4618      	mov	r0, r3
 8012c16:	f7ff f88d 	bl	8011d34 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8012c1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012c1c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012c1e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012c20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c22:	f1c3 0207 	rsb	r2, r3, #7
 8012c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012c28:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8012c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012c2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012c2e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 8012c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012c32:	2200      	movs	r2, #0
 8012c34:	64da      	str	r2, [r3, #76]	@ 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8012c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012c38:	2200      	movs	r2, #0
 8012c3a:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012c3e:	2200      	movs	r2, #0
 8012c40:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8012c44:	683a      	ldr	r2, [r7, #0]
 8012c46:	68f9      	ldr	r1, [r7, #12]
 8012c48:	69b8      	ldr	r0, [r7, #24]
 8012c4a:	f000 fe27 	bl	801389c <pxPortInitialiseStack>
 8012c4e:	4602      	mov	r2, r0
 8012c50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012c52:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8012c54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012c56:	2b00      	cmp	r3, #0
 8012c58:	d002      	beq.n	8012c60 <prvInitialiseNewTask+0x122>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8012c5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012c5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012c5e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012c60:	bf00      	nop
 8012c62:	3720      	adds	r7, #32
 8012c64:	46bd      	mov	sp, r7
 8012c66:	bd80      	pop	{r7, pc}

08012c68 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8012c68:	b580      	push	{r7, lr}
 8012c6a:	b082      	sub	sp, #8
 8012c6c:	af00      	add	r7, sp, #0
 8012c6e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8012c70:	f000 ff24 	bl	8013abc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8012c74:	4b2a      	ldr	r3, [pc, #168]	@ (8012d20 <prvAddNewTaskToReadyList+0xb8>)
 8012c76:	681b      	ldr	r3, [r3, #0]
 8012c78:	3301      	adds	r3, #1
 8012c7a:	4a29      	ldr	r2, [pc, #164]	@ (8012d20 <prvAddNewTaskToReadyList+0xb8>)
 8012c7c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8012c7e:	4b29      	ldr	r3, [pc, #164]	@ (8012d24 <prvAddNewTaskToReadyList+0xbc>)
 8012c80:	681b      	ldr	r3, [r3, #0]
 8012c82:	2b00      	cmp	r3, #0
 8012c84:	d109      	bne.n	8012c9a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8012c86:	4a27      	ldr	r2, [pc, #156]	@ (8012d24 <prvAddNewTaskToReadyList+0xbc>)
 8012c88:	687b      	ldr	r3, [r7, #4]
 8012c8a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8012c8c:	4b24      	ldr	r3, [pc, #144]	@ (8012d20 <prvAddNewTaskToReadyList+0xb8>)
 8012c8e:	681b      	ldr	r3, [r3, #0]
 8012c90:	2b01      	cmp	r3, #1
 8012c92:	d110      	bne.n	8012cb6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8012c94:	f000 fc32 	bl	80134fc <prvInitialiseTaskLists>
 8012c98:	e00d      	b.n	8012cb6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8012c9a:	4b23      	ldr	r3, [pc, #140]	@ (8012d28 <prvAddNewTaskToReadyList+0xc0>)
 8012c9c:	681b      	ldr	r3, [r3, #0]
 8012c9e:	2b00      	cmp	r3, #0
 8012ca0:	d109      	bne.n	8012cb6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8012ca2:	4b20      	ldr	r3, [pc, #128]	@ (8012d24 <prvAddNewTaskToReadyList+0xbc>)
 8012ca4:	681b      	ldr	r3, [r3, #0]
 8012ca6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012ca8:	687b      	ldr	r3, [r7, #4]
 8012caa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012cac:	429a      	cmp	r2, r3
 8012cae:	d802      	bhi.n	8012cb6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8012cb0:	4a1c      	ldr	r2, [pc, #112]	@ (8012d24 <prvAddNewTaskToReadyList+0xbc>)
 8012cb2:	687b      	ldr	r3, [r7, #4]
 8012cb4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8012cb6:	4b1d      	ldr	r3, [pc, #116]	@ (8012d2c <prvAddNewTaskToReadyList+0xc4>)
 8012cb8:	681b      	ldr	r3, [r3, #0]
 8012cba:	3301      	adds	r3, #1
 8012cbc:	4a1b      	ldr	r2, [pc, #108]	@ (8012d2c <prvAddNewTaskToReadyList+0xc4>)
 8012cbe:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8012cc0:	687b      	ldr	r3, [r7, #4]
 8012cc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012cc4:	2201      	movs	r2, #1
 8012cc6:	409a      	lsls	r2, r3
 8012cc8:	4b19      	ldr	r3, [pc, #100]	@ (8012d30 <prvAddNewTaskToReadyList+0xc8>)
 8012cca:	681b      	ldr	r3, [r3, #0]
 8012ccc:	4313      	orrs	r3, r2
 8012cce:	4a18      	ldr	r2, [pc, #96]	@ (8012d30 <prvAddNewTaskToReadyList+0xc8>)
 8012cd0:	6013      	str	r3, [r2, #0]
 8012cd2:	687b      	ldr	r3, [r7, #4]
 8012cd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012cd6:	4613      	mov	r3, r2
 8012cd8:	009b      	lsls	r3, r3, #2
 8012cda:	4413      	add	r3, r2
 8012cdc:	009b      	lsls	r3, r3, #2
 8012cde:	4a15      	ldr	r2, [pc, #84]	@ (8012d34 <prvAddNewTaskToReadyList+0xcc>)
 8012ce0:	441a      	add	r2, r3
 8012ce2:	687b      	ldr	r3, [r7, #4]
 8012ce4:	3304      	adds	r3, #4
 8012ce6:	4619      	mov	r1, r3
 8012ce8:	4610      	mov	r0, r2
 8012cea:	f7ff f830 	bl	8011d4e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8012cee:	f000 ff1b 	bl	8013b28 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8012cf2:	4b0d      	ldr	r3, [pc, #52]	@ (8012d28 <prvAddNewTaskToReadyList+0xc0>)
 8012cf4:	681b      	ldr	r3, [r3, #0]
 8012cf6:	2b00      	cmp	r3, #0
 8012cf8:	d00e      	beq.n	8012d18 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8012cfa:	4b0a      	ldr	r3, [pc, #40]	@ (8012d24 <prvAddNewTaskToReadyList+0xbc>)
 8012cfc:	681b      	ldr	r3, [r3, #0]
 8012cfe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012d00:	687b      	ldr	r3, [r7, #4]
 8012d02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012d04:	429a      	cmp	r2, r3
 8012d06:	d207      	bcs.n	8012d18 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8012d08:	4b0b      	ldr	r3, [pc, #44]	@ (8012d38 <prvAddNewTaskToReadyList+0xd0>)
 8012d0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012d0e:	601a      	str	r2, [r3, #0]
 8012d10:	f3bf 8f4f 	dsb	sy
 8012d14:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012d18:	bf00      	nop
 8012d1a:	3708      	adds	r7, #8
 8012d1c:	46bd      	mov	sp, r7
 8012d1e:	bd80      	pop	{r7, pc}
 8012d20:	20013160 	.word	0x20013160
 8012d24:	20013060 	.word	0x20013060
 8012d28:	2001316c 	.word	0x2001316c
 8012d2c:	2001317c 	.word	0x2001317c
 8012d30:	20013168 	.word	0x20013168
 8012d34:	20013064 	.word	0x20013064
 8012d38:	e000ed04 	.word	0xe000ed04

08012d3c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8012d3c:	b580      	push	{r7, lr}
 8012d3e:	b084      	sub	sp, #16
 8012d40:	af00      	add	r7, sp, #0
 8012d42:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8012d44:	2300      	movs	r3, #0
 8012d46:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8012d48:	687b      	ldr	r3, [r7, #4]
 8012d4a:	2b00      	cmp	r3, #0
 8012d4c:	d01a      	beq.n	8012d84 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8012d4e:	4b15      	ldr	r3, [pc, #84]	@ (8012da4 <vTaskDelay+0x68>)
 8012d50:	681b      	ldr	r3, [r3, #0]
 8012d52:	2b00      	cmp	r3, #0
 8012d54:	d00d      	beq.n	8012d72 <vTaskDelay+0x36>
	__asm volatile
 8012d56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012d5a:	b672      	cpsid	i
 8012d5c:	f383 8811 	msr	BASEPRI, r3
 8012d60:	f3bf 8f6f 	isb	sy
 8012d64:	f3bf 8f4f 	dsb	sy
 8012d68:	b662      	cpsie	i
 8012d6a:	60bb      	str	r3, [r7, #8]
}
 8012d6c:	bf00      	nop
 8012d6e:	bf00      	nop
 8012d70:	e7fd      	b.n	8012d6e <vTaskDelay+0x32>
			vTaskSuspendAll();
 8012d72:	f000 f881 	bl	8012e78 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8012d76:	2100      	movs	r1, #0
 8012d78:	6878      	ldr	r0, [r7, #4]
 8012d7a:	f000 fd29 	bl	80137d0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8012d7e:	f000 f889 	bl	8012e94 <xTaskResumeAll>
 8012d82:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8012d84:	68fb      	ldr	r3, [r7, #12]
 8012d86:	2b00      	cmp	r3, #0
 8012d88:	d107      	bne.n	8012d9a <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 8012d8a:	4b07      	ldr	r3, [pc, #28]	@ (8012da8 <vTaskDelay+0x6c>)
 8012d8c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012d90:	601a      	str	r2, [r3, #0]
 8012d92:	f3bf 8f4f 	dsb	sy
 8012d96:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012d9a:	bf00      	nop
 8012d9c:	3710      	adds	r7, #16
 8012d9e:	46bd      	mov	sp, r7
 8012da0:	bd80      	pop	{r7, pc}
 8012da2:	bf00      	nop
 8012da4:	20013188 	.word	0x20013188
 8012da8:	e000ed04 	.word	0xe000ed04

08012dac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8012dac:	b580      	push	{r7, lr}
 8012dae:	b08a      	sub	sp, #40	@ 0x28
 8012db0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8012db2:	2300      	movs	r3, #0
 8012db4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8012db6:	2300      	movs	r3, #0
 8012db8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8012dba:	463a      	mov	r2, r7
 8012dbc:	1d39      	adds	r1, r7, #4
 8012dbe:	f107 0308 	add.w	r3, r7, #8
 8012dc2:	4618      	mov	r0, r3
 8012dc4:	f7ed fbd4 	bl	8000570 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8012dc8:	6839      	ldr	r1, [r7, #0]
 8012dca:	687b      	ldr	r3, [r7, #4]
 8012dcc:	68ba      	ldr	r2, [r7, #8]
 8012dce:	9202      	str	r2, [sp, #8]
 8012dd0:	9301      	str	r3, [sp, #4]
 8012dd2:	2300      	movs	r3, #0
 8012dd4:	9300      	str	r3, [sp, #0]
 8012dd6:	2300      	movs	r3, #0
 8012dd8:	460a      	mov	r2, r1
 8012dda:	4921      	ldr	r1, [pc, #132]	@ (8012e60 <vTaskStartScheduler+0xb4>)
 8012ddc:	4821      	ldr	r0, [pc, #132]	@ (8012e64 <vTaskStartScheduler+0xb8>)
 8012dde:	f7ff fe03 	bl	80129e8 <xTaskCreateStatic>
 8012de2:	4603      	mov	r3, r0
 8012de4:	4a20      	ldr	r2, [pc, #128]	@ (8012e68 <vTaskStartScheduler+0xbc>)
 8012de6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8012de8:	4b1f      	ldr	r3, [pc, #124]	@ (8012e68 <vTaskStartScheduler+0xbc>)
 8012dea:	681b      	ldr	r3, [r3, #0]
 8012dec:	2b00      	cmp	r3, #0
 8012dee:	d002      	beq.n	8012df6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8012df0:	2301      	movs	r3, #1
 8012df2:	617b      	str	r3, [r7, #20]
 8012df4:	e001      	b.n	8012dfa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8012df6:	2300      	movs	r3, #0
 8012df8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8012dfa:	697b      	ldr	r3, [r7, #20]
 8012dfc:	2b01      	cmp	r3, #1
 8012dfe:	d118      	bne.n	8012e32 <vTaskStartScheduler+0x86>
	__asm volatile
 8012e00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e04:	b672      	cpsid	i
 8012e06:	f383 8811 	msr	BASEPRI, r3
 8012e0a:	f3bf 8f6f 	isb	sy
 8012e0e:	f3bf 8f4f 	dsb	sy
 8012e12:	b662      	cpsie	i
 8012e14:	613b      	str	r3, [r7, #16]
}
 8012e16:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8012e18:	4b14      	ldr	r3, [pc, #80]	@ (8012e6c <vTaskStartScheduler+0xc0>)
 8012e1a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8012e1e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8012e20:	4b13      	ldr	r3, [pc, #76]	@ (8012e70 <vTaskStartScheduler+0xc4>)
 8012e22:	2201      	movs	r2, #1
 8012e24:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8012e26:	4b13      	ldr	r3, [pc, #76]	@ (8012e74 <vTaskStartScheduler+0xc8>)
 8012e28:	2200      	movs	r2, #0
 8012e2a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8012e2c:	f000 fdc8 	bl	80139c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8012e30:	e011      	b.n	8012e56 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8012e32:	697b      	ldr	r3, [r7, #20]
 8012e34:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012e38:	d10d      	bne.n	8012e56 <vTaskStartScheduler+0xaa>
	__asm volatile
 8012e3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e3e:	b672      	cpsid	i
 8012e40:	f383 8811 	msr	BASEPRI, r3
 8012e44:	f3bf 8f6f 	isb	sy
 8012e48:	f3bf 8f4f 	dsb	sy
 8012e4c:	b662      	cpsie	i
 8012e4e:	60fb      	str	r3, [r7, #12]
}
 8012e50:	bf00      	nop
 8012e52:	bf00      	nop
 8012e54:	e7fd      	b.n	8012e52 <vTaskStartScheduler+0xa6>
}
 8012e56:	bf00      	nop
 8012e58:	3718      	adds	r7, #24
 8012e5a:	46bd      	mov	sp, r7
 8012e5c:	bd80      	pop	{r7, pc}
 8012e5e:	bf00      	nop
 8012e60:	08014a00 	.word	0x08014a00
 8012e64:	080134c9 	.word	0x080134c9
 8012e68:	20013184 	.word	0x20013184
 8012e6c:	20013180 	.word	0x20013180
 8012e70:	2001316c 	.word	0x2001316c
 8012e74:	20013164 	.word	0x20013164

08012e78 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8012e78:	b480      	push	{r7}
 8012e7a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8012e7c:	4b04      	ldr	r3, [pc, #16]	@ (8012e90 <vTaskSuspendAll+0x18>)
 8012e7e:	681b      	ldr	r3, [r3, #0]
 8012e80:	3301      	adds	r3, #1
 8012e82:	4a03      	ldr	r2, [pc, #12]	@ (8012e90 <vTaskSuspendAll+0x18>)
 8012e84:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8012e86:	bf00      	nop
 8012e88:	46bd      	mov	sp, r7
 8012e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e8e:	4770      	bx	lr
 8012e90:	20013188 	.word	0x20013188

08012e94 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8012e94:	b580      	push	{r7, lr}
 8012e96:	b084      	sub	sp, #16
 8012e98:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8012e9a:	2300      	movs	r3, #0
 8012e9c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8012e9e:	2300      	movs	r3, #0
 8012ea0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8012ea2:	4b43      	ldr	r3, [pc, #268]	@ (8012fb0 <xTaskResumeAll+0x11c>)
 8012ea4:	681b      	ldr	r3, [r3, #0]
 8012ea6:	2b00      	cmp	r3, #0
 8012ea8:	d10d      	bne.n	8012ec6 <xTaskResumeAll+0x32>
	__asm volatile
 8012eaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012eae:	b672      	cpsid	i
 8012eb0:	f383 8811 	msr	BASEPRI, r3
 8012eb4:	f3bf 8f6f 	isb	sy
 8012eb8:	f3bf 8f4f 	dsb	sy
 8012ebc:	b662      	cpsie	i
 8012ebe:	603b      	str	r3, [r7, #0]
}
 8012ec0:	bf00      	nop
 8012ec2:	bf00      	nop
 8012ec4:	e7fd      	b.n	8012ec2 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8012ec6:	f000 fdf9 	bl	8013abc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8012eca:	4b39      	ldr	r3, [pc, #228]	@ (8012fb0 <xTaskResumeAll+0x11c>)
 8012ecc:	681b      	ldr	r3, [r3, #0]
 8012ece:	3b01      	subs	r3, #1
 8012ed0:	4a37      	ldr	r2, [pc, #220]	@ (8012fb0 <xTaskResumeAll+0x11c>)
 8012ed2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012ed4:	4b36      	ldr	r3, [pc, #216]	@ (8012fb0 <xTaskResumeAll+0x11c>)
 8012ed6:	681b      	ldr	r3, [r3, #0]
 8012ed8:	2b00      	cmp	r3, #0
 8012eda:	d161      	bne.n	8012fa0 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8012edc:	4b35      	ldr	r3, [pc, #212]	@ (8012fb4 <xTaskResumeAll+0x120>)
 8012ede:	681b      	ldr	r3, [r3, #0]
 8012ee0:	2b00      	cmp	r3, #0
 8012ee2:	d05d      	beq.n	8012fa0 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012ee4:	e02e      	b.n	8012f44 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012ee6:	4b34      	ldr	r3, [pc, #208]	@ (8012fb8 <xTaskResumeAll+0x124>)
 8012ee8:	68db      	ldr	r3, [r3, #12]
 8012eea:	68db      	ldr	r3, [r3, #12]
 8012eec:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012eee:	68fb      	ldr	r3, [r7, #12]
 8012ef0:	3318      	adds	r3, #24
 8012ef2:	4618      	mov	r0, r3
 8012ef4:	f7fe ff88 	bl	8011e08 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012ef8:	68fb      	ldr	r3, [r7, #12]
 8012efa:	3304      	adds	r3, #4
 8012efc:	4618      	mov	r0, r3
 8012efe:	f7fe ff83 	bl	8011e08 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012f02:	68fb      	ldr	r3, [r7, #12]
 8012f04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012f06:	2201      	movs	r2, #1
 8012f08:	409a      	lsls	r2, r3
 8012f0a:	4b2c      	ldr	r3, [pc, #176]	@ (8012fbc <xTaskResumeAll+0x128>)
 8012f0c:	681b      	ldr	r3, [r3, #0]
 8012f0e:	4313      	orrs	r3, r2
 8012f10:	4a2a      	ldr	r2, [pc, #168]	@ (8012fbc <xTaskResumeAll+0x128>)
 8012f12:	6013      	str	r3, [r2, #0]
 8012f14:	68fb      	ldr	r3, [r7, #12]
 8012f16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012f18:	4613      	mov	r3, r2
 8012f1a:	009b      	lsls	r3, r3, #2
 8012f1c:	4413      	add	r3, r2
 8012f1e:	009b      	lsls	r3, r3, #2
 8012f20:	4a27      	ldr	r2, [pc, #156]	@ (8012fc0 <xTaskResumeAll+0x12c>)
 8012f22:	441a      	add	r2, r3
 8012f24:	68fb      	ldr	r3, [r7, #12]
 8012f26:	3304      	adds	r3, #4
 8012f28:	4619      	mov	r1, r3
 8012f2a:	4610      	mov	r0, r2
 8012f2c:	f7fe ff0f 	bl	8011d4e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012f30:	68fb      	ldr	r3, [r7, #12]
 8012f32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012f34:	4b23      	ldr	r3, [pc, #140]	@ (8012fc4 <xTaskResumeAll+0x130>)
 8012f36:	681b      	ldr	r3, [r3, #0]
 8012f38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012f3a:	429a      	cmp	r2, r3
 8012f3c:	d302      	bcc.n	8012f44 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8012f3e:	4b22      	ldr	r3, [pc, #136]	@ (8012fc8 <xTaskResumeAll+0x134>)
 8012f40:	2201      	movs	r2, #1
 8012f42:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012f44:	4b1c      	ldr	r3, [pc, #112]	@ (8012fb8 <xTaskResumeAll+0x124>)
 8012f46:	681b      	ldr	r3, [r3, #0]
 8012f48:	2b00      	cmp	r3, #0
 8012f4a:	d1cc      	bne.n	8012ee6 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8012f4c:	68fb      	ldr	r3, [r7, #12]
 8012f4e:	2b00      	cmp	r3, #0
 8012f50:	d001      	beq.n	8012f56 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8012f52:	f000 fb73 	bl	801363c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8012f56:	4b1d      	ldr	r3, [pc, #116]	@ (8012fcc <xTaskResumeAll+0x138>)
 8012f58:	681b      	ldr	r3, [r3, #0]
 8012f5a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8012f5c:	687b      	ldr	r3, [r7, #4]
 8012f5e:	2b00      	cmp	r3, #0
 8012f60:	d010      	beq.n	8012f84 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8012f62:	f000 f859 	bl	8013018 <xTaskIncrementTick>
 8012f66:	4603      	mov	r3, r0
 8012f68:	2b00      	cmp	r3, #0
 8012f6a:	d002      	beq.n	8012f72 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8012f6c:	4b16      	ldr	r3, [pc, #88]	@ (8012fc8 <xTaskResumeAll+0x134>)
 8012f6e:	2201      	movs	r2, #1
 8012f70:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8012f72:	687b      	ldr	r3, [r7, #4]
 8012f74:	3b01      	subs	r3, #1
 8012f76:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8012f78:	687b      	ldr	r3, [r7, #4]
 8012f7a:	2b00      	cmp	r3, #0
 8012f7c:	d1f1      	bne.n	8012f62 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8012f7e:	4b13      	ldr	r3, [pc, #76]	@ (8012fcc <xTaskResumeAll+0x138>)
 8012f80:	2200      	movs	r2, #0
 8012f82:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8012f84:	4b10      	ldr	r3, [pc, #64]	@ (8012fc8 <xTaskResumeAll+0x134>)
 8012f86:	681b      	ldr	r3, [r3, #0]
 8012f88:	2b00      	cmp	r3, #0
 8012f8a:	d009      	beq.n	8012fa0 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8012f8c:	2301      	movs	r3, #1
 8012f8e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8012f90:	4b0f      	ldr	r3, [pc, #60]	@ (8012fd0 <xTaskResumeAll+0x13c>)
 8012f92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012f96:	601a      	str	r2, [r3, #0]
 8012f98:	f3bf 8f4f 	dsb	sy
 8012f9c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012fa0:	f000 fdc2 	bl	8013b28 <vPortExitCritical>

	return xAlreadyYielded;
 8012fa4:	68bb      	ldr	r3, [r7, #8]
}
 8012fa6:	4618      	mov	r0, r3
 8012fa8:	3710      	adds	r7, #16
 8012faa:	46bd      	mov	sp, r7
 8012fac:	bd80      	pop	{r7, pc}
 8012fae:	bf00      	nop
 8012fb0:	20013188 	.word	0x20013188
 8012fb4:	20013160 	.word	0x20013160
 8012fb8:	20013120 	.word	0x20013120
 8012fbc:	20013168 	.word	0x20013168
 8012fc0:	20013064 	.word	0x20013064
 8012fc4:	20013060 	.word	0x20013060
 8012fc8:	20013174 	.word	0x20013174
 8012fcc:	20013170 	.word	0x20013170
 8012fd0:	e000ed04 	.word	0xe000ed04

08012fd4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8012fd4:	b480      	push	{r7}
 8012fd6:	b083      	sub	sp, #12
 8012fd8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8012fda:	4b05      	ldr	r3, [pc, #20]	@ (8012ff0 <xTaskGetTickCount+0x1c>)
 8012fdc:	681b      	ldr	r3, [r3, #0]
 8012fde:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8012fe0:	687b      	ldr	r3, [r7, #4]
}
 8012fe2:	4618      	mov	r0, r3
 8012fe4:	370c      	adds	r7, #12
 8012fe6:	46bd      	mov	sp, r7
 8012fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fec:	4770      	bx	lr
 8012fee:	bf00      	nop
 8012ff0:	20013164 	.word	0x20013164

08012ff4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8012ff4:	b580      	push	{r7, lr}
 8012ff6:	b082      	sub	sp, #8
 8012ff8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8012ffa:	f000 fe47 	bl	8013c8c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8012ffe:	2300      	movs	r3, #0
 8013000:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8013002:	4b04      	ldr	r3, [pc, #16]	@ (8013014 <xTaskGetTickCountFromISR+0x20>)
 8013004:	681b      	ldr	r3, [r3, #0]
 8013006:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8013008:	683b      	ldr	r3, [r7, #0]
}
 801300a:	4618      	mov	r0, r3
 801300c:	3708      	adds	r7, #8
 801300e:	46bd      	mov	sp, r7
 8013010:	bd80      	pop	{r7, pc}
 8013012:	bf00      	nop
 8013014:	20013164 	.word	0x20013164

08013018 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8013018:	b580      	push	{r7, lr}
 801301a:	b086      	sub	sp, #24
 801301c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801301e:	2300      	movs	r3, #0
 8013020:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013022:	4b50      	ldr	r3, [pc, #320]	@ (8013164 <xTaskIncrementTick+0x14c>)
 8013024:	681b      	ldr	r3, [r3, #0]
 8013026:	2b00      	cmp	r3, #0
 8013028:	f040 808b 	bne.w	8013142 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 801302c:	4b4e      	ldr	r3, [pc, #312]	@ (8013168 <xTaskIncrementTick+0x150>)
 801302e:	681b      	ldr	r3, [r3, #0]
 8013030:	3301      	adds	r3, #1
 8013032:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8013034:	4a4c      	ldr	r2, [pc, #304]	@ (8013168 <xTaskIncrementTick+0x150>)
 8013036:	693b      	ldr	r3, [r7, #16]
 8013038:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801303a:	693b      	ldr	r3, [r7, #16]
 801303c:	2b00      	cmp	r3, #0
 801303e:	d123      	bne.n	8013088 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8013040:	4b4a      	ldr	r3, [pc, #296]	@ (801316c <xTaskIncrementTick+0x154>)
 8013042:	681b      	ldr	r3, [r3, #0]
 8013044:	681b      	ldr	r3, [r3, #0]
 8013046:	2b00      	cmp	r3, #0
 8013048:	d00d      	beq.n	8013066 <xTaskIncrementTick+0x4e>
	__asm volatile
 801304a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801304e:	b672      	cpsid	i
 8013050:	f383 8811 	msr	BASEPRI, r3
 8013054:	f3bf 8f6f 	isb	sy
 8013058:	f3bf 8f4f 	dsb	sy
 801305c:	b662      	cpsie	i
 801305e:	603b      	str	r3, [r7, #0]
}
 8013060:	bf00      	nop
 8013062:	bf00      	nop
 8013064:	e7fd      	b.n	8013062 <xTaskIncrementTick+0x4a>
 8013066:	4b41      	ldr	r3, [pc, #260]	@ (801316c <xTaskIncrementTick+0x154>)
 8013068:	681b      	ldr	r3, [r3, #0]
 801306a:	60fb      	str	r3, [r7, #12]
 801306c:	4b40      	ldr	r3, [pc, #256]	@ (8013170 <xTaskIncrementTick+0x158>)
 801306e:	681b      	ldr	r3, [r3, #0]
 8013070:	4a3e      	ldr	r2, [pc, #248]	@ (801316c <xTaskIncrementTick+0x154>)
 8013072:	6013      	str	r3, [r2, #0]
 8013074:	4a3e      	ldr	r2, [pc, #248]	@ (8013170 <xTaskIncrementTick+0x158>)
 8013076:	68fb      	ldr	r3, [r7, #12]
 8013078:	6013      	str	r3, [r2, #0]
 801307a:	4b3e      	ldr	r3, [pc, #248]	@ (8013174 <xTaskIncrementTick+0x15c>)
 801307c:	681b      	ldr	r3, [r3, #0]
 801307e:	3301      	adds	r3, #1
 8013080:	4a3c      	ldr	r2, [pc, #240]	@ (8013174 <xTaskIncrementTick+0x15c>)
 8013082:	6013      	str	r3, [r2, #0]
 8013084:	f000 fada 	bl	801363c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8013088:	4b3b      	ldr	r3, [pc, #236]	@ (8013178 <xTaskIncrementTick+0x160>)
 801308a:	681b      	ldr	r3, [r3, #0]
 801308c:	693a      	ldr	r2, [r7, #16]
 801308e:	429a      	cmp	r2, r3
 8013090:	d348      	bcc.n	8013124 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013092:	4b36      	ldr	r3, [pc, #216]	@ (801316c <xTaskIncrementTick+0x154>)
 8013094:	681b      	ldr	r3, [r3, #0]
 8013096:	681b      	ldr	r3, [r3, #0]
 8013098:	2b00      	cmp	r3, #0
 801309a:	d104      	bne.n	80130a6 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801309c:	4b36      	ldr	r3, [pc, #216]	@ (8013178 <xTaskIncrementTick+0x160>)
 801309e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80130a2:	601a      	str	r2, [r3, #0]
					break;
 80130a4:	e03e      	b.n	8013124 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80130a6:	4b31      	ldr	r3, [pc, #196]	@ (801316c <xTaskIncrementTick+0x154>)
 80130a8:	681b      	ldr	r3, [r3, #0]
 80130aa:	68db      	ldr	r3, [r3, #12]
 80130ac:	68db      	ldr	r3, [r3, #12]
 80130ae:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80130b0:	68bb      	ldr	r3, [r7, #8]
 80130b2:	685b      	ldr	r3, [r3, #4]
 80130b4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80130b6:	693a      	ldr	r2, [r7, #16]
 80130b8:	687b      	ldr	r3, [r7, #4]
 80130ba:	429a      	cmp	r2, r3
 80130bc:	d203      	bcs.n	80130c6 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80130be:	4a2e      	ldr	r2, [pc, #184]	@ (8013178 <xTaskIncrementTick+0x160>)
 80130c0:	687b      	ldr	r3, [r7, #4]
 80130c2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80130c4:	e02e      	b.n	8013124 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80130c6:	68bb      	ldr	r3, [r7, #8]
 80130c8:	3304      	adds	r3, #4
 80130ca:	4618      	mov	r0, r3
 80130cc:	f7fe fe9c 	bl	8011e08 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80130d0:	68bb      	ldr	r3, [r7, #8]
 80130d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80130d4:	2b00      	cmp	r3, #0
 80130d6:	d004      	beq.n	80130e2 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80130d8:	68bb      	ldr	r3, [r7, #8]
 80130da:	3318      	adds	r3, #24
 80130dc:	4618      	mov	r0, r3
 80130de:	f7fe fe93 	bl	8011e08 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80130e2:	68bb      	ldr	r3, [r7, #8]
 80130e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80130e6:	2201      	movs	r2, #1
 80130e8:	409a      	lsls	r2, r3
 80130ea:	4b24      	ldr	r3, [pc, #144]	@ (801317c <xTaskIncrementTick+0x164>)
 80130ec:	681b      	ldr	r3, [r3, #0]
 80130ee:	4313      	orrs	r3, r2
 80130f0:	4a22      	ldr	r2, [pc, #136]	@ (801317c <xTaskIncrementTick+0x164>)
 80130f2:	6013      	str	r3, [r2, #0]
 80130f4:	68bb      	ldr	r3, [r7, #8]
 80130f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80130f8:	4613      	mov	r3, r2
 80130fa:	009b      	lsls	r3, r3, #2
 80130fc:	4413      	add	r3, r2
 80130fe:	009b      	lsls	r3, r3, #2
 8013100:	4a1f      	ldr	r2, [pc, #124]	@ (8013180 <xTaskIncrementTick+0x168>)
 8013102:	441a      	add	r2, r3
 8013104:	68bb      	ldr	r3, [r7, #8]
 8013106:	3304      	adds	r3, #4
 8013108:	4619      	mov	r1, r3
 801310a:	4610      	mov	r0, r2
 801310c:	f7fe fe1f 	bl	8011d4e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8013110:	68bb      	ldr	r3, [r7, #8]
 8013112:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013114:	4b1b      	ldr	r3, [pc, #108]	@ (8013184 <xTaskIncrementTick+0x16c>)
 8013116:	681b      	ldr	r3, [r3, #0]
 8013118:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801311a:	429a      	cmp	r2, r3
 801311c:	d3b9      	bcc.n	8013092 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 801311e:	2301      	movs	r3, #1
 8013120:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013122:	e7b6      	b.n	8013092 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8013124:	4b17      	ldr	r3, [pc, #92]	@ (8013184 <xTaskIncrementTick+0x16c>)
 8013126:	681b      	ldr	r3, [r3, #0]
 8013128:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801312a:	4915      	ldr	r1, [pc, #84]	@ (8013180 <xTaskIncrementTick+0x168>)
 801312c:	4613      	mov	r3, r2
 801312e:	009b      	lsls	r3, r3, #2
 8013130:	4413      	add	r3, r2
 8013132:	009b      	lsls	r3, r3, #2
 8013134:	440b      	add	r3, r1
 8013136:	681b      	ldr	r3, [r3, #0]
 8013138:	2b01      	cmp	r3, #1
 801313a:	d907      	bls.n	801314c <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 801313c:	2301      	movs	r3, #1
 801313e:	617b      	str	r3, [r7, #20]
 8013140:	e004      	b.n	801314c <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8013142:	4b11      	ldr	r3, [pc, #68]	@ (8013188 <xTaskIncrementTick+0x170>)
 8013144:	681b      	ldr	r3, [r3, #0]
 8013146:	3301      	adds	r3, #1
 8013148:	4a0f      	ldr	r2, [pc, #60]	@ (8013188 <xTaskIncrementTick+0x170>)
 801314a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 801314c:	4b0f      	ldr	r3, [pc, #60]	@ (801318c <xTaskIncrementTick+0x174>)
 801314e:	681b      	ldr	r3, [r3, #0]
 8013150:	2b00      	cmp	r3, #0
 8013152:	d001      	beq.n	8013158 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8013154:	2301      	movs	r3, #1
 8013156:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8013158:	697b      	ldr	r3, [r7, #20]
}
 801315a:	4618      	mov	r0, r3
 801315c:	3718      	adds	r7, #24
 801315e:	46bd      	mov	sp, r7
 8013160:	bd80      	pop	{r7, pc}
 8013162:	bf00      	nop
 8013164:	20013188 	.word	0x20013188
 8013168:	20013164 	.word	0x20013164
 801316c:	20013118 	.word	0x20013118
 8013170:	2001311c 	.word	0x2001311c
 8013174:	20013178 	.word	0x20013178
 8013178:	20013180 	.word	0x20013180
 801317c:	20013168 	.word	0x20013168
 8013180:	20013064 	.word	0x20013064
 8013184:	20013060 	.word	0x20013060
 8013188:	20013170 	.word	0x20013170
 801318c:	20013174 	.word	0x20013174

08013190 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8013190:	b580      	push	{r7, lr}
 8013192:	b088      	sub	sp, #32
 8013194:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8013196:	4b3b      	ldr	r3, [pc, #236]	@ (8013284 <vTaskSwitchContext+0xf4>)
 8013198:	681b      	ldr	r3, [r3, #0]
 801319a:	2b00      	cmp	r3, #0
 801319c:	d003      	beq.n	80131a6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801319e:	4b3a      	ldr	r3, [pc, #232]	@ (8013288 <vTaskSwitchContext+0xf8>)
 80131a0:	2201      	movs	r2, #1
 80131a2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80131a4:	e069      	b.n	801327a <vTaskSwitchContext+0xea>
		xYieldPending = pdFALSE;
 80131a6:	4b38      	ldr	r3, [pc, #224]	@ (8013288 <vTaskSwitchContext+0xf8>)
 80131a8:	2200      	movs	r2, #0
 80131aa:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 80131ac:	4b37      	ldr	r3, [pc, #220]	@ (801328c <vTaskSwitchContext+0xfc>)
 80131ae:	681b      	ldr	r3, [r3, #0]
 80131b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80131b2:	61fb      	str	r3, [r7, #28]
 80131b4:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 80131b8:	61bb      	str	r3, [r7, #24]
 80131ba:	69fb      	ldr	r3, [r7, #28]
 80131bc:	681b      	ldr	r3, [r3, #0]
 80131be:	69ba      	ldr	r2, [r7, #24]
 80131c0:	429a      	cmp	r2, r3
 80131c2:	d111      	bne.n	80131e8 <vTaskSwitchContext+0x58>
 80131c4:	69fb      	ldr	r3, [r7, #28]
 80131c6:	3304      	adds	r3, #4
 80131c8:	681b      	ldr	r3, [r3, #0]
 80131ca:	69ba      	ldr	r2, [r7, #24]
 80131cc:	429a      	cmp	r2, r3
 80131ce:	d10b      	bne.n	80131e8 <vTaskSwitchContext+0x58>
 80131d0:	69fb      	ldr	r3, [r7, #28]
 80131d2:	3308      	adds	r3, #8
 80131d4:	681b      	ldr	r3, [r3, #0]
 80131d6:	69ba      	ldr	r2, [r7, #24]
 80131d8:	429a      	cmp	r2, r3
 80131da:	d105      	bne.n	80131e8 <vTaskSwitchContext+0x58>
 80131dc:	69fb      	ldr	r3, [r7, #28]
 80131de:	330c      	adds	r3, #12
 80131e0:	681b      	ldr	r3, [r3, #0]
 80131e2:	69ba      	ldr	r2, [r7, #24]
 80131e4:	429a      	cmp	r2, r3
 80131e6:	d008      	beq.n	80131fa <vTaskSwitchContext+0x6a>
 80131e8:	4b28      	ldr	r3, [pc, #160]	@ (801328c <vTaskSwitchContext+0xfc>)
 80131ea:	681a      	ldr	r2, [r3, #0]
 80131ec:	4b27      	ldr	r3, [pc, #156]	@ (801328c <vTaskSwitchContext+0xfc>)
 80131ee:	681b      	ldr	r3, [r3, #0]
 80131f0:	3334      	adds	r3, #52	@ 0x34
 80131f2:	4619      	mov	r1, r3
 80131f4:	4610      	mov	r0, r2
 80131f6:	f7ed f9a8 	bl	800054a <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80131fa:	4b25      	ldr	r3, [pc, #148]	@ (8013290 <vTaskSwitchContext+0x100>)
 80131fc:	681b      	ldr	r3, [r3, #0]
 80131fe:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8013200:	68fb      	ldr	r3, [r7, #12]
 8013202:	fab3 f383 	clz	r3, r3
 8013206:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8013208:	7afb      	ldrb	r3, [r7, #11]
 801320a:	f1c3 031f 	rsb	r3, r3, #31
 801320e:	617b      	str	r3, [r7, #20]
 8013210:	4920      	ldr	r1, [pc, #128]	@ (8013294 <vTaskSwitchContext+0x104>)
 8013212:	697a      	ldr	r2, [r7, #20]
 8013214:	4613      	mov	r3, r2
 8013216:	009b      	lsls	r3, r3, #2
 8013218:	4413      	add	r3, r2
 801321a:	009b      	lsls	r3, r3, #2
 801321c:	440b      	add	r3, r1
 801321e:	681b      	ldr	r3, [r3, #0]
 8013220:	2b00      	cmp	r3, #0
 8013222:	d10d      	bne.n	8013240 <vTaskSwitchContext+0xb0>
	__asm volatile
 8013224:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013228:	b672      	cpsid	i
 801322a:	f383 8811 	msr	BASEPRI, r3
 801322e:	f3bf 8f6f 	isb	sy
 8013232:	f3bf 8f4f 	dsb	sy
 8013236:	b662      	cpsie	i
 8013238:	607b      	str	r3, [r7, #4]
}
 801323a:	bf00      	nop
 801323c:	bf00      	nop
 801323e:	e7fd      	b.n	801323c <vTaskSwitchContext+0xac>
 8013240:	697a      	ldr	r2, [r7, #20]
 8013242:	4613      	mov	r3, r2
 8013244:	009b      	lsls	r3, r3, #2
 8013246:	4413      	add	r3, r2
 8013248:	009b      	lsls	r3, r3, #2
 801324a:	4a12      	ldr	r2, [pc, #72]	@ (8013294 <vTaskSwitchContext+0x104>)
 801324c:	4413      	add	r3, r2
 801324e:	613b      	str	r3, [r7, #16]
 8013250:	693b      	ldr	r3, [r7, #16]
 8013252:	685b      	ldr	r3, [r3, #4]
 8013254:	685a      	ldr	r2, [r3, #4]
 8013256:	693b      	ldr	r3, [r7, #16]
 8013258:	605a      	str	r2, [r3, #4]
 801325a:	693b      	ldr	r3, [r7, #16]
 801325c:	685a      	ldr	r2, [r3, #4]
 801325e:	693b      	ldr	r3, [r7, #16]
 8013260:	3308      	adds	r3, #8
 8013262:	429a      	cmp	r2, r3
 8013264:	d104      	bne.n	8013270 <vTaskSwitchContext+0xe0>
 8013266:	693b      	ldr	r3, [r7, #16]
 8013268:	685b      	ldr	r3, [r3, #4]
 801326a:	685a      	ldr	r2, [r3, #4]
 801326c:	693b      	ldr	r3, [r7, #16]
 801326e:	605a      	str	r2, [r3, #4]
 8013270:	693b      	ldr	r3, [r7, #16]
 8013272:	685b      	ldr	r3, [r3, #4]
 8013274:	68db      	ldr	r3, [r3, #12]
 8013276:	4a05      	ldr	r2, [pc, #20]	@ (801328c <vTaskSwitchContext+0xfc>)
 8013278:	6013      	str	r3, [r2, #0]
}
 801327a:	bf00      	nop
 801327c:	3720      	adds	r7, #32
 801327e:	46bd      	mov	sp, r7
 8013280:	bd80      	pop	{r7, pc}
 8013282:	bf00      	nop
 8013284:	20013188 	.word	0x20013188
 8013288:	20013174 	.word	0x20013174
 801328c:	20013060 	.word	0x20013060
 8013290:	20013168 	.word	0x20013168
 8013294:	20013064 	.word	0x20013064

08013298 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8013298:	b580      	push	{r7, lr}
 801329a:	b084      	sub	sp, #16
 801329c:	af00      	add	r7, sp, #0
 801329e:	6078      	str	r0, [r7, #4]
 80132a0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80132a2:	687b      	ldr	r3, [r7, #4]
 80132a4:	2b00      	cmp	r3, #0
 80132a6:	d10d      	bne.n	80132c4 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 80132a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80132ac:	b672      	cpsid	i
 80132ae:	f383 8811 	msr	BASEPRI, r3
 80132b2:	f3bf 8f6f 	isb	sy
 80132b6:	f3bf 8f4f 	dsb	sy
 80132ba:	b662      	cpsie	i
 80132bc:	60fb      	str	r3, [r7, #12]
}
 80132be:	bf00      	nop
 80132c0:	bf00      	nop
 80132c2:	e7fd      	b.n	80132c0 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80132c4:	4b07      	ldr	r3, [pc, #28]	@ (80132e4 <vTaskPlaceOnEventList+0x4c>)
 80132c6:	681b      	ldr	r3, [r3, #0]
 80132c8:	3318      	adds	r3, #24
 80132ca:	4619      	mov	r1, r3
 80132cc:	6878      	ldr	r0, [r7, #4]
 80132ce:	f7fe fd62 	bl	8011d96 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80132d2:	2101      	movs	r1, #1
 80132d4:	6838      	ldr	r0, [r7, #0]
 80132d6:	f000 fa7b 	bl	80137d0 <prvAddCurrentTaskToDelayedList>
}
 80132da:	bf00      	nop
 80132dc:	3710      	adds	r7, #16
 80132de:	46bd      	mov	sp, r7
 80132e0:	bd80      	pop	{r7, pc}
 80132e2:	bf00      	nop
 80132e4:	20013060 	.word	0x20013060

080132e8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80132e8:	b580      	push	{r7, lr}
 80132ea:	b086      	sub	sp, #24
 80132ec:	af00      	add	r7, sp, #0
 80132ee:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80132f0:	687b      	ldr	r3, [r7, #4]
 80132f2:	68db      	ldr	r3, [r3, #12]
 80132f4:	68db      	ldr	r3, [r3, #12]
 80132f6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80132f8:	693b      	ldr	r3, [r7, #16]
 80132fa:	2b00      	cmp	r3, #0
 80132fc:	d10d      	bne.n	801331a <xTaskRemoveFromEventList+0x32>
	__asm volatile
 80132fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013302:	b672      	cpsid	i
 8013304:	f383 8811 	msr	BASEPRI, r3
 8013308:	f3bf 8f6f 	isb	sy
 801330c:	f3bf 8f4f 	dsb	sy
 8013310:	b662      	cpsie	i
 8013312:	60fb      	str	r3, [r7, #12]
}
 8013314:	bf00      	nop
 8013316:	bf00      	nop
 8013318:	e7fd      	b.n	8013316 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801331a:	693b      	ldr	r3, [r7, #16]
 801331c:	3318      	adds	r3, #24
 801331e:	4618      	mov	r0, r3
 8013320:	f7fe fd72 	bl	8011e08 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013324:	4b1d      	ldr	r3, [pc, #116]	@ (801339c <xTaskRemoveFromEventList+0xb4>)
 8013326:	681b      	ldr	r3, [r3, #0]
 8013328:	2b00      	cmp	r3, #0
 801332a:	d11c      	bne.n	8013366 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801332c:	693b      	ldr	r3, [r7, #16]
 801332e:	3304      	adds	r3, #4
 8013330:	4618      	mov	r0, r3
 8013332:	f7fe fd69 	bl	8011e08 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8013336:	693b      	ldr	r3, [r7, #16]
 8013338:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801333a:	2201      	movs	r2, #1
 801333c:	409a      	lsls	r2, r3
 801333e:	4b18      	ldr	r3, [pc, #96]	@ (80133a0 <xTaskRemoveFromEventList+0xb8>)
 8013340:	681b      	ldr	r3, [r3, #0]
 8013342:	4313      	orrs	r3, r2
 8013344:	4a16      	ldr	r2, [pc, #88]	@ (80133a0 <xTaskRemoveFromEventList+0xb8>)
 8013346:	6013      	str	r3, [r2, #0]
 8013348:	693b      	ldr	r3, [r7, #16]
 801334a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801334c:	4613      	mov	r3, r2
 801334e:	009b      	lsls	r3, r3, #2
 8013350:	4413      	add	r3, r2
 8013352:	009b      	lsls	r3, r3, #2
 8013354:	4a13      	ldr	r2, [pc, #76]	@ (80133a4 <xTaskRemoveFromEventList+0xbc>)
 8013356:	441a      	add	r2, r3
 8013358:	693b      	ldr	r3, [r7, #16]
 801335a:	3304      	adds	r3, #4
 801335c:	4619      	mov	r1, r3
 801335e:	4610      	mov	r0, r2
 8013360:	f7fe fcf5 	bl	8011d4e <vListInsertEnd>
 8013364:	e005      	b.n	8013372 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8013366:	693b      	ldr	r3, [r7, #16]
 8013368:	3318      	adds	r3, #24
 801336a:	4619      	mov	r1, r3
 801336c:	480e      	ldr	r0, [pc, #56]	@ (80133a8 <xTaskRemoveFromEventList+0xc0>)
 801336e:	f7fe fcee 	bl	8011d4e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8013372:	693b      	ldr	r3, [r7, #16]
 8013374:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013376:	4b0d      	ldr	r3, [pc, #52]	@ (80133ac <xTaskRemoveFromEventList+0xc4>)
 8013378:	681b      	ldr	r3, [r3, #0]
 801337a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801337c:	429a      	cmp	r2, r3
 801337e:	d905      	bls.n	801338c <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8013380:	2301      	movs	r3, #1
 8013382:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8013384:	4b0a      	ldr	r3, [pc, #40]	@ (80133b0 <xTaskRemoveFromEventList+0xc8>)
 8013386:	2201      	movs	r2, #1
 8013388:	601a      	str	r2, [r3, #0]
 801338a:	e001      	b.n	8013390 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 801338c:	2300      	movs	r3, #0
 801338e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8013390:	697b      	ldr	r3, [r7, #20]
}
 8013392:	4618      	mov	r0, r3
 8013394:	3718      	adds	r7, #24
 8013396:	46bd      	mov	sp, r7
 8013398:	bd80      	pop	{r7, pc}
 801339a:	bf00      	nop
 801339c:	20013188 	.word	0x20013188
 80133a0:	20013168 	.word	0x20013168
 80133a4:	20013064 	.word	0x20013064
 80133a8:	20013120 	.word	0x20013120
 80133ac:	20013060 	.word	0x20013060
 80133b0:	20013174 	.word	0x20013174

080133b4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80133b4:	b480      	push	{r7}
 80133b6:	b083      	sub	sp, #12
 80133b8:	af00      	add	r7, sp, #0
 80133ba:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80133bc:	4b06      	ldr	r3, [pc, #24]	@ (80133d8 <vTaskInternalSetTimeOutState+0x24>)
 80133be:	681a      	ldr	r2, [r3, #0]
 80133c0:	687b      	ldr	r3, [r7, #4]
 80133c2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80133c4:	4b05      	ldr	r3, [pc, #20]	@ (80133dc <vTaskInternalSetTimeOutState+0x28>)
 80133c6:	681a      	ldr	r2, [r3, #0]
 80133c8:	687b      	ldr	r3, [r7, #4]
 80133ca:	605a      	str	r2, [r3, #4]
}
 80133cc:	bf00      	nop
 80133ce:	370c      	adds	r7, #12
 80133d0:	46bd      	mov	sp, r7
 80133d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133d6:	4770      	bx	lr
 80133d8:	20013178 	.word	0x20013178
 80133dc:	20013164 	.word	0x20013164

080133e0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80133e0:	b580      	push	{r7, lr}
 80133e2:	b088      	sub	sp, #32
 80133e4:	af00      	add	r7, sp, #0
 80133e6:	6078      	str	r0, [r7, #4]
 80133e8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80133ea:	687b      	ldr	r3, [r7, #4]
 80133ec:	2b00      	cmp	r3, #0
 80133ee:	d10d      	bne.n	801340c <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 80133f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80133f4:	b672      	cpsid	i
 80133f6:	f383 8811 	msr	BASEPRI, r3
 80133fa:	f3bf 8f6f 	isb	sy
 80133fe:	f3bf 8f4f 	dsb	sy
 8013402:	b662      	cpsie	i
 8013404:	613b      	str	r3, [r7, #16]
}
 8013406:	bf00      	nop
 8013408:	bf00      	nop
 801340a:	e7fd      	b.n	8013408 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 801340c:	683b      	ldr	r3, [r7, #0]
 801340e:	2b00      	cmp	r3, #0
 8013410:	d10d      	bne.n	801342e <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 8013412:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013416:	b672      	cpsid	i
 8013418:	f383 8811 	msr	BASEPRI, r3
 801341c:	f3bf 8f6f 	isb	sy
 8013420:	f3bf 8f4f 	dsb	sy
 8013424:	b662      	cpsie	i
 8013426:	60fb      	str	r3, [r7, #12]
}
 8013428:	bf00      	nop
 801342a:	bf00      	nop
 801342c:	e7fd      	b.n	801342a <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 801342e:	f000 fb45 	bl	8013abc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8013432:	4b1d      	ldr	r3, [pc, #116]	@ (80134a8 <xTaskCheckForTimeOut+0xc8>)
 8013434:	681b      	ldr	r3, [r3, #0]
 8013436:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8013438:	687b      	ldr	r3, [r7, #4]
 801343a:	685b      	ldr	r3, [r3, #4]
 801343c:	69ba      	ldr	r2, [r7, #24]
 801343e:	1ad3      	subs	r3, r2, r3
 8013440:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8013442:	683b      	ldr	r3, [r7, #0]
 8013444:	681b      	ldr	r3, [r3, #0]
 8013446:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801344a:	d102      	bne.n	8013452 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 801344c:	2300      	movs	r3, #0
 801344e:	61fb      	str	r3, [r7, #28]
 8013450:	e023      	b.n	801349a <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8013452:	687b      	ldr	r3, [r7, #4]
 8013454:	681a      	ldr	r2, [r3, #0]
 8013456:	4b15      	ldr	r3, [pc, #84]	@ (80134ac <xTaskCheckForTimeOut+0xcc>)
 8013458:	681b      	ldr	r3, [r3, #0]
 801345a:	429a      	cmp	r2, r3
 801345c:	d007      	beq.n	801346e <xTaskCheckForTimeOut+0x8e>
 801345e:	687b      	ldr	r3, [r7, #4]
 8013460:	685b      	ldr	r3, [r3, #4]
 8013462:	69ba      	ldr	r2, [r7, #24]
 8013464:	429a      	cmp	r2, r3
 8013466:	d302      	bcc.n	801346e <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8013468:	2301      	movs	r3, #1
 801346a:	61fb      	str	r3, [r7, #28]
 801346c:	e015      	b.n	801349a <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801346e:	683b      	ldr	r3, [r7, #0]
 8013470:	681b      	ldr	r3, [r3, #0]
 8013472:	697a      	ldr	r2, [r7, #20]
 8013474:	429a      	cmp	r2, r3
 8013476:	d20b      	bcs.n	8013490 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8013478:	683b      	ldr	r3, [r7, #0]
 801347a:	681a      	ldr	r2, [r3, #0]
 801347c:	697b      	ldr	r3, [r7, #20]
 801347e:	1ad2      	subs	r2, r2, r3
 8013480:	683b      	ldr	r3, [r7, #0]
 8013482:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8013484:	6878      	ldr	r0, [r7, #4]
 8013486:	f7ff ff95 	bl	80133b4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801348a:	2300      	movs	r3, #0
 801348c:	61fb      	str	r3, [r7, #28]
 801348e:	e004      	b.n	801349a <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8013490:	683b      	ldr	r3, [r7, #0]
 8013492:	2200      	movs	r2, #0
 8013494:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8013496:	2301      	movs	r3, #1
 8013498:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801349a:	f000 fb45 	bl	8013b28 <vPortExitCritical>

	return xReturn;
 801349e:	69fb      	ldr	r3, [r7, #28]
}
 80134a0:	4618      	mov	r0, r3
 80134a2:	3720      	adds	r7, #32
 80134a4:	46bd      	mov	sp, r7
 80134a6:	bd80      	pop	{r7, pc}
 80134a8:	20013164 	.word	0x20013164
 80134ac:	20013178 	.word	0x20013178

080134b0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80134b0:	b480      	push	{r7}
 80134b2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80134b4:	4b03      	ldr	r3, [pc, #12]	@ (80134c4 <vTaskMissedYield+0x14>)
 80134b6:	2201      	movs	r2, #1
 80134b8:	601a      	str	r2, [r3, #0]
}
 80134ba:	bf00      	nop
 80134bc:	46bd      	mov	sp, r7
 80134be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134c2:	4770      	bx	lr
 80134c4:	20013174 	.word	0x20013174

080134c8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80134c8:	b580      	push	{r7, lr}
 80134ca:	b082      	sub	sp, #8
 80134cc:	af00      	add	r7, sp, #0
 80134ce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80134d0:	f000 f854 	bl	801357c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80134d4:	4b07      	ldr	r3, [pc, #28]	@ (80134f4 <prvIdleTask+0x2c>)
 80134d6:	681b      	ldr	r3, [r3, #0]
 80134d8:	2b01      	cmp	r3, #1
 80134da:	d907      	bls.n	80134ec <prvIdleTask+0x24>
			{
				taskYIELD();
 80134dc:	4b06      	ldr	r3, [pc, #24]	@ (80134f8 <prvIdleTask+0x30>)
 80134de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80134e2:	601a      	str	r2, [r3, #0]
 80134e4:	f3bf 8f4f 	dsb	sy
 80134e8:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 80134ec:	f7ed f826 	bl	800053c <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 80134f0:	e7ee      	b.n	80134d0 <prvIdleTask+0x8>
 80134f2:	bf00      	nop
 80134f4:	20013064 	.word	0x20013064
 80134f8:	e000ed04 	.word	0xe000ed04

080134fc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80134fc:	b580      	push	{r7, lr}
 80134fe:	b082      	sub	sp, #8
 8013500:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8013502:	2300      	movs	r3, #0
 8013504:	607b      	str	r3, [r7, #4]
 8013506:	e00c      	b.n	8013522 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8013508:	687a      	ldr	r2, [r7, #4]
 801350a:	4613      	mov	r3, r2
 801350c:	009b      	lsls	r3, r3, #2
 801350e:	4413      	add	r3, r2
 8013510:	009b      	lsls	r3, r3, #2
 8013512:	4a12      	ldr	r2, [pc, #72]	@ (801355c <prvInitialiseTaskLists+0x60>)
 8013514:	4413      	add	r3, r2
 8013516:	4618      	mov	r0, r3
 8013518:	f7fe fbec 	bl	8011cf4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801351c:	687b      	ldr	r3, [r7, #4]
 801351e:	3301      	adds	r3, #1
 8013520:	607b      	str	r3, [r7, #4]
 8013522:	687b      	ldr	r3, [r7, #4]
 8013524:	2b06      	cmp	r3, #6
 8013526:	d9ef      	bls.n	8013508 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8013528:	480d      	ldr	r0, [pc, #52]	@ (8013560 <prvInitialiseTaskLists+0x64>)
 801352a:	f7fe fbe3 	bl	8011cf4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801352e:	480d      	ldr	r0, [pc, #52]	@ (8013564 <prvInitialiseTaskLists+0x68>)
 8013530:	f7fe fbe0 	bl	8011cf4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8013534:	480c      	ldr	r0, [pc, #48]	@ (8013568 <prvInitialiseTaskLists+0x6c>)
 8013536:	f7fe fbdd 	bl	8011cf4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801353a:	480c      	ldr	r0, [pc, #48]	@ (801356c <prvInitialiseTaskLists+0x70>)
 801353c:	f7fe fbda 	bl	8011cf4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8013540:	480b      	ldr	r0, [pc, #44]	@ (8013570 <prvInitialiseTaskLists+0x74>)
 8013542:	f7fe fbd7 	bl	8011cf4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8013546:	4b0b      	ldr	r3, [pc, #44]	@ (8013574 <prvInitialiseTaskLists+0x78>)
 8013548:	4a05      	ldr	r2, [pc, #20]	@ (8013560 <prvInitialiseTaskLists+0x64>)
 801354a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801354c:	4b0a      	ldr	r3, [pc, #40]	@ (8013578 <prvInitialiseTaskLists+0x7c>)
 801354e:	4a05      	ldr	r2, [pc, #20]	@ (8013564 <prvInitialiseTaskLists+0x68>)
 8013550:	601a      	str	r2, [r3, #0]
}
 8013552:	bf00      	nop
 8013554:	3708      	adds	r7, #8
 8013556:	46bd      	mov	sp, r7
 8013558:	bd80      	pop	{r7, pc}
 801355a:	bf00      	nop
 801355c:	20013064 	.word	0x20013064
 8013560:	200130f0 	.word	0x200130f0
 8013564:	20013104 	.word	0x20013104
 8013568:	20013120 	.word	0x20013120
 801356c:	20013134 	.word	0x20013134
 8013570:	2001314c 	.word	0x2001314c
 8013574:	20013118 	.word	0x20013118
 8013578:	2001311c 	.word	0x2001311c

0801357c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 801357c:	b580      	push	{r7, lr}
 801357e:	b082      	sub	sp, #8
 8013580:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8013582:	e019      	b.n	80135b8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8013584:	f000 fa9a 	bl	8013abc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013588:	4b10      	ldr	r3, [pc, #64]	@ (80135cc <prvCheckTasksWaitingTermination+0x50>)
 801358a:	68db      	ldr	r3, [r3, #12]
 801358c:	68db      	ldr	r3, [r3, #12]
 801358e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013590:	687b      	ldr	r3, [r7, #4]
 8013592:	3304      	adds	r3, #4
 8013594:	4618      	mov	r0, r3
 8013596:	f7fe fc37 	bl	8011e08 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801359a:	4b0d      	ldr	r3, [pc, #52]	@ (80135d0 <prvCheckTasksWaitingTermination+0x54>)
 801359c:	681b      	ldr	r3, [r3, #0]
 801359e:	3b01      	subs	r3, #1
 80135a0:	4a0b      	ldr	r2, [pc, #44]	@ (80135d0 <prvCheckTasksWaitingTermination+0x54>)
 80135a2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80135a4:	4b0b      	ldr	r3, [pc, #44]	@ (80135d4 <prvCheckTasksWaitingTermination+0x58>)
 80135a6:	681b      	ldr	r3, [r3, #0]
 80135a8:	3b01      	subs	r3, #1
 80135aa:	4a0a      	ldr	r2, [pc, #40]	@ (80135d4 <prvCheckTasksWaitingTermination+0x58>)
 80135ac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80135ae:	f000 fabb 	bl	8013b28 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80135b2:	6878      	ldr	r0, [r7, #4]
 80135b4:	f000 f810 	bl	80135d8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80135b8:	4b06      	ldr	r3, [pc, #24]	@ (80135d4 <prvCheckTasksWaitingTermination+0x58>)
 80135ba:	681b      	ldr	r3, [r3, #0]
 80135bc:	2b00      	cmp	r3, #0
 80135be:	d1e1      	bne.n	8013584 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80135c0:	bf00      	nop
 80135c2:	bf00      	nop
 80135c4:	3708      	adds	r7, #8
 80135c6:	46bd      	mov	sp, r7
 80135c8:	bd80      	pop	{r7, pc}
 80135ca:	bf00      	nop
 80135cc:	20013134 	.word	0x20013134
 80135d0:	20013160 	.word	0x20013160
 80135d4:	20013148 	.word	0x20013148

080135d8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80135d8:	b580      	push	{r7, lr}
 80135da:	b084      	sub	sp, #16
 80135dc:	af00      	add	r7, sp, #0
 80135de:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80135e0:	687b      	ldr	r3, [r7, #4]
 80135e2:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 80135e6:	2b00      	cmp	r3, #0
 80135e8:	d108      	bne.n	80135fc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80135ea:	687b      	ldr	r3, [r7, #4]
 80135ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80135ee:	4618      	mov	r0, r3
 80135f0:	f000 fc64 	bl	8013ebc <vPortFree>
				vPortFree( pxTCB );
 80135f4:	6878      	ldr	r0, [r7, #4]
 80135f6:	f000 fc61 	bl	8013ebc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80135fa:	e01b      	b.n	8013634 <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80135fc:	687b      	ldr	r3, [r7, #4]
 80135fe:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8013602:	2b01      	cmp	r3, #1
 8013604:	d103      	bne.n	801360e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8013606:	6878      	ldr	r0, [r7, #4]
 8013608:	f000 fc58 	bl	8013ebc <vPortFree>
	}
 801360c:	e012      	b.n	8013634 <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801360e:	687b      	ldr	r3, [r7, #4]
 8013610:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8013614:	2b02      	cmp	r3, #2
 8013616:	d00d      	beq.n	8013634 <prvDeleteTCB+0x5c>
	__asm volatile
 8013618:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801361c:	b672      	cpsid	i
 801361e:	f383 8811 	msr	BASEPRI, r3
 8013622:	f3bf 8f6f 	isb	sy
 8013626:	f3bf 8f4f 	dsb	sy
 801362a:	b662      	cpsie	i
 801362c:	60fb      	str	r3, [r7, #12]
}
 801362e:	bf00      	nop
 8013630:	bf00      	nop
 8013632:	e7fd      	b.n	8013630 <prvDeleteTCB+0x58>
	}
 8013634:	bf00      	nop
 8013636:	3710      	adds	r7, #16
 8013638:	46bd      	mov	sp, r7
 801363a:	bd80      	pop	{r7, pc}

0801363c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 801363c:	b480      	push	{r7}
 801363e:	b083      	sub	sp, #12
 8013640:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013642:	4b0c      	ldr	r3, [pc, #48]	@ (8013674 <prvResetNextTaskUnblockTime+0x38>)
 8013644:	681b      	ldr	r3, [r3, #0]
 8013646:	681b      	ldr	r3, [r3, #0]
 8013648:	2b00      	cmp	r3, #0
 801364a:	d104      	bne.n	8013656 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 801364c:	4b0a      	ldr	r3, [pc, #40]	@ (8013678 <prvResetNextTaskUnblockTime+0x3c>)
 801364e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8013652:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8013654:	e008      	b.n	8013668 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013656:	4b07      	ldr	r3, [pc, #28]	@ (8013674 <prvResetNextTaskUnblockTime+0x38>)
 8013658:	681b      	ldr	r3, [r3, #0]
 801365a:	68db      	ldr	r3, [r3, #12]
 801365c:	68db      	ldr	r3, [r3, #12]
 801365e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8013660:	687b      	ldr	r3, [r7, #4]
 8013662:	685b      	ldr	r3, [r3, #4]
 8013664:	4a04      	ldr	r2, [pc, #16]	@ (8013678 <prvResetNextTaskUnblockTime+0x3c>)
 8013666:	6013      	str	r3, [r2, #0]
}
 8013668:	bf00      	nop
 801366a:	370c      	adds	r7, #12
 801366c:	46bd      	mov	sp, r7
 801366e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013672:	4770      	bx	lr
 8013674:	20013118 	.word	0x20013118
 8013678:	20013180 	.word	0x20013180

0801367c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 801367c:	b480      	push	{r7}
 801367e:	b083      	sub	sp, #12
 8013680:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8013682:	4b0b      	ldr	r3, [pc, #44]	@ (80136b0 <xTaskGetSchedulerState+0x34>)
 8013684:	681b      	ldr	r3, [r3, #0]
 8013686:	2b00      	cmp	r3, #0
 8013688:	d102      	bne.n	8013690 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801368a:	2301      	movs	r3, #1
 801368c:	607b      	str	r3, [r7, #4]
 801368e:	e008      	b.n	80136a2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013690:	4b08      	ldr	r3, [pc, #32]	@ (80136b4 <xTaskGetSchedulerState+0x38>)
 8013692:	681b      	ldr	r3, [r3, #0]
 8013694:	2b00      	cmp	r3, #0
 8013696:	d102      	bne.n	801369e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8013698:	2302      	movs	r3, #2
 801369a:	607b      	str	r3, [r7, #4]
 801369c:	e001      	b.n	80136a2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801369e:	2300      	movs	r3, #0
 80136a0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80136a2:	687b      	ldr	r3, [r7, #4]
	}
 80136a4:	4618      	mov	r0, r3
 80136a6:	370c      	adds	r7, #12
 80136a8:	46bd      	mov	sp, r7
 80136aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136ae:	4770      	bx	lr
 80136b0:	2001316c 	.word	0x2001316c
 80136b4:	20013188 	.word	0x20013188

080136b8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80136b8:	b580      	push	{r7, lr}
 80136ba:	b086      	sub	sp, #24
 80136bc:	af00      	add	r7, sp, #0
 80136be:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80136c0:	687b      	ldr	r3, [r7, #4]
 80136c2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80136c4:	2300      	movs	r3, #0
 80136c6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80136c8:	687b      	ldr	r3, [r7, #4]
 80136ca:	2b00      	cmp	r3, #0
 80136cc:	d074      	beq.n	80137b8 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80136ce:	4b3d      	ldr	r3, [pc, #244]	@ (80137c4 <xTaskPriorityDisinherit+0x10c>)
 80136d0:	681b      	ldr	r3, [r3, #0]
 80136d2:	693a      	ldr	r2, [r7, #16]
 80136d4:	429a      	cmp	r2, r3
 80136d6:	d00d      	beq.n	80136f4 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 80136d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80136dc:	b672      	cpsid	i
 80136de:	f383 8811 	msr	BASEPRI, r3
 80136e2:	f3bf 8f6f 	isb	sy
 80136e6:	f3bf 8f4f 	dsb	sy
 80136ea:	b662      	cpsie	i
 80136ec:	60fb      	str	r3, [r7, #12]
}
 80136ee:	bf00      	nop
 80136f0:	bf00      	nop
 80136f2:	e7fd      	b.n	80136f0 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 80136f4:	693b      	ldr	r3, [r7, #16]
 80136f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80136f8:	2b00      	cmp	r3, #0
 80136fa:	d10d      	bne.n	8013718 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 80136fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013700:	b672      	cpsid	i
 8013702:	f383 8811 	msr	BASEPRI, r3
 8013706:	f3bf 8f6f 	isb	sy
 801370a:	f3bf 8f4f 	dsb	sy
 801370e:	b662      	cpsie	i
 8013710:	60bb      	str	r3, [r7, #8]
}
 8013712:	bf00      	nop
 8013714:	bf00      	nop
 8013716:	e7fd      	b.n	8013714 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8013718:	693b      	ldr	r3, [r7, #16]
 801371a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801371c:	1e5a      	subs	r2, r3, #1
 801371e:	693b      	ldr	r3, [r7, #16]
 8013720:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8013722:	693b      	ldr	r3, [r7, #16]
 8013724:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013726:	693b      	ldr	r3, [r7, #16]
 8013728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801372a:	429a      	cmp	r2, r3
 801372c:	d044      	beq.n	80137b8 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801372e:	693b      	ldr	r3, [r7, #16]
 8013730:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013732:	2b00      	cmp	r3, #0
 8013734:	d140      	bne.n	80137b8 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013736:	693b      	ldr	r3, [r7, #16]
 8013738:	3304      	adds	r3, #4
 801373a:	4618      	mov	r0, r3
 801373c:	f7fe fb64 	bl	8011e08 <uxListRemove>
 8013740:	4603      	mov	r3, r0
 8013742:	2b00      	cmp	r3, #0
 8013744:	d115      	bne.n	8013772 <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8013746:	693b      	ldr	r3, [r7, #16]
 8013748:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801374a:	491f      	ldr	r1, [pc, #124]	@ (80137c8 <xTaskPriorityDisinherit+0x110>)
 801374c:	4613      	mov	r3, r2
 801374e:	009b      	lsls	r3, r3, #2
 8013750:	4413      	add	r3, r2
 8013752:	009b      	lsls	r3, r3, #2
 8013754:	440b      	add	r3, r1
 8013756:	681b      	ldr	r3, [r3, #0]
 8013758:	2b00      	cmp	r3, #0
 801375a:	d10a      	bne.n	8013772 <xTaskPriorityDisinherit+0xba>
 801375c:	693b      	ldr	r3, [r7, #16]
 801375e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013760:	2201      	movs	r2, #1
 8013762:	fa02 f303 	lsl.w	r3, r2, r3
 8013766:	43da      	mvns	r2, r3
 8013768:	4b18      	ldr	r3, [pc, #96]	@ (80137cc <xTaskPriorityDisinherit+0x114>)
 801376a:	681b      	ldr	r3, [r3, #0]
 801376c:	4013      	ands	r3, r2
 801376e:	4a17      	ldr	r2, [pc, #92]	@ (80137cc <xTaskPriorityDisinherit+0x114>)
 8013770:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8013772:	693b      	ldr	r3, [r7, #16]
 8013774:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013776:	693b      	ldr	r3, [r7, #16]
 8013778:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801377a:	693b      	ldr	r3, [r7, #16]
 801377c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801377e:	f1c3 0207 	rsb	r2, r3, #7
 8013782:	693b      	ldr	r3, [r7, #16]
 8013784:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8013786:	693b      	ldr	r3, [r7, #16]
 8013788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801378a:	2201      	movs	r2, #1
 801378c:	409a      	lsls	r2, r3
 801378e:	4b0f      	ldr	r3, [pc, #60]	@ (80137cc <xTaskPriorityDisinherit+0x114>)
 8013790:	681b      	ldr	r3, [r3, #0]
 8013792:	4313      	orrs	r3, r2
 8013794:	4a0d      	ldr	r2, [pc, #52]	@ (80137cc <xTaskPriorityDisinherit+0x114>)
 8013796:	6013      	str	r3, [r2, #0]
 8013798:	693b      	ldr	r3, [r7, #16]
 801379a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801379c:	4613      	mov	r3, r2
 801379e:	009b      	lsls	r3, r3, #2
 80137a0:	4413      	add	r3, r2
 80137a2:	009b      	lsls	r3, r3, #2
 80137a4:	4a08      	ldr	r2, [pc, #32]	@ (80137c8 <xTaskPriorityDisinherit+0x110>)
 80137a6:	441a      	add	r2, r3
 80137a8:	693b      	ldr	r3, [r7, #16]
 80137aa:	3304      	adds	r3, #4
 80137ac:	4619      	mov	r1, r3
 80137ae:	4610      	mov	r0, r2
 80137b0:	f7fe facd 	bl	8011d4e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80137b4:	2301      	movs	r3, #1
 80137b6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80137b8:	697b      	ldr	r3, [r7, #20]
	}
 80137ba:	4618      	mov	r0, r3
 80137bc:	3718      	adds	r7, #24
 80137be:	46bd      	mov	sp, r7
 80137c0:	bd80      	pop	{r7, pc}
 80137c2:	bf00      	nop
 80137c4:	20013060 	.word	0x20013060
 80137c8:	20013064 	.word	0x20013064
 80137cc:	20013168 	.word	0x20013168

080137d0 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80137d0:	b580      	push	{r7, lr}
 80137d2:	b084      	sub	sp, #16
 80137d4:	af00      	add	r7, sp, #0
 80137d6:	6078      	str	r0, [r7, #4]
 80137d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80137da:	4b29      	ldr	r3, [pc, #164]	@ (8013880 <prvAddCurrentTaskToDelayedList+0xb0>)
 80137dc:	681b      	ldr	r3, [r3, #0]
 80137de:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80137e0:	4b28      	ldr	r3, [pc, #160]	@ (8013884 <prvAddCurrentTaskToDelayedList+0xb4>)
 80137e2:	681b      	ldr	r3, [r3, #0]
 80137e4:	3304      	adds	r3, #4
 80137e6:	4618      	mov	r0, r3
 80137e8:	f7fe fb0e 	bl	8011e08 <uxListRemove>
 80137ec:	4603      	mov	r3, r0
 80137ee:	2b00      	cmp	r3, #0
 80137f0:	d10b      	bne.n	801380a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80137f2:	4b24      	ldr	r3, [pc, #144]	@ (8013884 <prvAddCurrentTaskToDelayedList+0xb4>)
 80137f4:	681b      	ldr	r3, [r3, #0]
 80137f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80137f8:	2201      	movs	r2, #1
 80137fa:	fa02 f303 	lsl.w	r3, r2, r3
 80137fe:	43da      	mvns	r2, r3
 8013800:	4b21      	ldr	r3, [pc, #132]	@ (8013888 <prvAddCurrentTaskToDelayedList+0xb8>)
 8013802:	681b      	ldr	r3, [r3, #0]
 8013804:	4013      	ands	r3, r2
 8013806:	4a20      	ldr	r2, [pc, #128]	@ (8013888 <prvAddCurrentTaskToDelayedList+0xb8>)
 8013808:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 801380a:	687b      	ldr	r3, [r7, #4]
 801380c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8013810:	d10a      	bne.n	8013828 <prvAddCurrentTaskToDelayedList+0x58>
 8013812:	683b      	ldr	r3, [r7, #0]
 8013814:	2b00      	cmp	r3, #0
 8013816:	d007      	beq.n	8013828 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013818:	4b1a      	ldr	r3, [pc, #104]	@ (8013884 <prvAddCurrentTaskToDelayedList+0xb4>)
 801381a:	681b      	ldr	r3, [r3, #0]
 801381c:	3304      	adds	r3, #4
 801381e:	4619      	mov	r1, r3
 8013820:	481a      	ldr	r0, [pc, #104]	@ (801388c <prvAddCurrentTaskToDelayedList+0xbc>)
 8013822:	f7fe fa94 	bl	8011d4e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8013826:	e026      	b.n	8013876 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8013828:	68fa      	ldr	r2, [r7, #12]
 801382a:	687b      	ldr	r3, [r7, #4]
 801382c:	4413      	add	r3, r2
 801382e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8013830:	4b14      	ldr	r3, [pc, #80]	@ (8013884 <prvAddCurrentTaskToDelayedList+0xb4>)
 8013832:	681b      	ldr	r3, [r3, #0]
 8013834:	68ba      	ldr	r2, [r7, #8]
 8013836:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8013838:	68ba      	ldr	r2, [r7, #8]
 801383a:	68fb      	ldr	r3, [r7, #12]
 801383c:	429a      	cmp	r2, r3
 801383e:	d209      	bcs.n	8013854 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013840:	4b13      	ldr	r3, [pc, #76]	@ (8013890 <prvAddCurrentTaskToDelayedList+0xc0>)
 8013842:	681a      	ldr	r2, [r3, #0]
 8013844:	4b0f      	ldr	r3, [pc, #60]	@ (8013884 <prvAddCurrentTaskToDelayedList+0xb4>)
 8013846:	681b      	ldr	r3, [r3, #0]
 8013848:	3304      	adds	r3, #4
 801384a:	4619      	mov	r1, r3
 801384c:	4610      	mov	r0, r2
 801384e:	f7fe faa2 	bl	8011d96 <vListInsert>
}
 8013852:	e010      	b.n	8013876 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013854:	4b0f      	ldr	r3, [pc, #60]	@ (8013894 <prvAddCurrentTaskToDelayedList+0xc4>)
 8013856:	681a      	ldr	r2, [r3, #0]
 8013858:	4b0a      	ldr	r3, [pc, #40]	@ (8013884 <prvAddCurrentTaskToDelayedList+0xb4>)
 801385a:	681b      	ldr	r3, [r3, #0]
 801385c:	3304      	adds	r3, #4
 801385e:	4619      	mov	r1, r3
 8013860:	4610      	mov	r0, r2
 8013862:	f7fe fa98 	bl	8011d96 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8013866:	4b0c      	ldr	r3, [pc, #48]	@ (8013898 <prvAddCurrentTaskToDelayedList+0xc8>)
 8013868:	681b      	ldr	r3, [r3, #0]
 801386a:	68ba      	ldr	r2, [r7, #8]
 801386c:	429a      	cmp	r2, r3
 801386e:	d202      	bcs.n	8013876 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8013870:	4a09      	ldr	r2, [pc, #36]	@ (8013898 <prvAddCurrentTaskToDelayedList+0xc8>)
 8013872:	68bb      	ldr	r3, [r7, #8]
 8013874:	6013      	str	r3, [r2, #0]
}
 8013876:	bf00      	nop
 8013878:	3710      	adds	r7, #16
 801387a:	46bd      	mov	sp, r7
 801387c:	bd80      	pop	{r7, pc}
 801387e:	bf00      	nop
 8013880:	20013164 	.word	0x20013164
 8013884:	20013060 	.word	0x20013060
 8013888:	20013168 	.word	0x20013168
 801388c:	2001314c 	.word	0x2001314c
 8013890:	2001311c 	.word	0x2001311c
 8013894:	20013118 	.word	0x20013118
 8013898:	20013180 	.word	0x20013180

0801389c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 801389c:	b480      	push	{r7}
 801389e:	b085      	sub	sp, #20
 80138a0:	af00      	add	r7, sp, #0
 80138a2:	60f8      	str	r0, [r7, #12]
 80138a4:	60b9      	str	r1, [r7, #8]
 80138a6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80138a8:	68fb      	ldr	r3, [r7, #12]
 80138aa:	3b04      	subs	r3, #4
 80138ac:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80138ae:	68fb      	ldr	r3, [r7, #12]
 80138b0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80138b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80138b6:	68fb      	ldr	r3, [r7, #12]
 80138b8:	3b04      	subs	r3, #4
 80138ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80138bc:	68bb      	ldr	r3, [r7, #8]
 80138be:	f023 0201 	bic.w	r2, r3, #1
 80138c2:	68fb      	ldr	r3, [r7, #12]
 80138c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80138c6:	68fb      	ldr	r3, [r7, #12]
 80138c8:	3b04      	subs	r3, #4
 80138ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80138cc:	4a0c      	ldr	r2, [pc, #48]	@ (8013900 <pxPortInitialiseStack+0x64>)
 80138ce:	68fb      	ldr	r3, [r7, #12]
 80138d0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80138d2:	68fb      	ldr	r3, [r7, #12]
 80138d4:	3b14      	subs	r3, #20
 80138d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80138d8:	687a      	ldr	r2, [r7, #4]
 80138da:	68fb      	ldr	r3, [r7, #12]
 80138dc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80138de:	68fb      	ldr	r3, [r7, #12]
 80138e0:	3b04      	subs	r3, #4
 80138e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80138e4:	68fb      	ldr	r3, [r7, #12]
 80138e6:	f06f 0202 	mvn.w	r2, #2
 80138ea:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80138ec:	68fb      	ldr	r3, [r7, #12]
 80138ee:	3b20      	subs	r3, #32
 80138f0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80138f2:	68fb      	ldr	r3, [r7, #12]
}
 80138f4:	4618      	mov	r0, r3
 80138f6:	3714      	adds	r7, #20
 80138f8:	46bd      	mov	sp, r7
 80138fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138fe:	4770      	bx	lr
 8013900:	08013905 	.word	0x08013905

08013904 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8013904:	b480      	push	{r7}
 8013906:	b085      	sub	sp, #20
 8013908:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801390a:	2300      	movs	r3, #0
 801390c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801390e:	4b15      	ldr	r3, [pc, #84]	@ (8013964 <prvTaskExitError+0x60>)
 8013910:	681b      	ldr	r3, [r3, #0]
 8013912:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8013916:	d00d      	beq.n	8013934 <prvTaskExitError+0x30>
	__asm volatile
 8013918:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801391c:	b672      	cpsid	i
 801391e:	f383 8811 	msr	BASEPRI, r3
 8013922:	f3bf 8f6f 	isb	sy
 8013926:	f3bf 8f4f 	dsb	sy
 801392a:	b662      	cpsie	i
 801392c:	60fb      	str	r3, [r7, #12]
}
 801392e:	bf00      	nop
 8013930:	bf00      	nop
 8013932:	e7fd      	b.n	8013930 <prvTaskExitError+0x2c>
	__asm volatile
 8013934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013938:	b672      	cpsid	i
 801393a:	f383 8811 	msr	BASEPRI, r3
 801393e:	f3bf 8f6f 	isb	sy
 8013942:	f3bf 8f4f 	dsb	sy
 8013946:	b662      	cpsie	i
 8013948:	60bb      	str	r3, [r7, #8]
}
 801394a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 801394c:	bf00      	nop
 801394e:	687b      	ldr	r3, [r7, #4]
 8013950:	2b00      	cmp	r3, #0
 8013952:	d0fc      	beq.n	801394e <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8013954:	bf00      	nop
 8013956:	bf00      	nop
 8013958:	3714      	adds	r7, #20
 801395a:	46bd      	mov	sp, r7
 801395c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013960:	4770      	bx	lr
 8013962:	bf00      	nop
 8013964:	2001202c 	.word	0x2001202c
	...

08013970 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8013970:	4b07      	ldr	r3, [pc, #28]	@ (8013990 <pxCurrentTCBConst2>)
 8013972:	6819      	ldr	r1, [r3, #0]
 8013974:	6808      	ldr	r0, [r1, #0]
 8013976:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801397a:	f380 8809 	msr	PSP, r0
 801397e:	f3bf 8f6f 	isb	sy
 8013982:	f04f 0000 	mov.w	r0, #0
 8013986:	f380 8811 	msr	BASEPRI, r0
 801398a:	4770      	bx	lr
 801398c:	f3af 8000 	nop.w

08013990 <pxCurrentTCBConst2>:
 8013990:	20013060 	.word	0x20013060
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8013994:	bf00      	nop
 8013996:	bf00      	nop

08013998 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8013998:	4808      	ldr	r0, [pc, #32]	@ (80139bc <prvPortStartFirstTask+0x24>)
 801399a:	6800      	ldr	r0, [r0, #0]
 801399c:	6800      	ldr	r0, [r0, #0]
 801399e:	f380 8808 	msr	MSP, r0
 80139a2:	f04f 0000 	mov.w	r0, #0
 80139a6:	f380 8814 	msr	CONTROL, r0
 80139aa:	b662      	cpsie	i
 80139ac:	b661      	cpsie	f
 80139ae:	f3bf 8f4f 	dsb	sy
 80139b2:	f3bf 8f6f 	isb	sy
 80139b6:	df00      	svc	0
 80139b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80139ba:	bf00      	nop
 80139bc:	e000ed08 	.word	0xe000ed08

080139c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80139c0:	b580      	push	{r7, lr}
 80139c2:	b084      	sub	sp, #16
 80139c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80139c6:	4b37      	ldr	r3, [pc, #220]	@ (8013aa4 <xPortStartScheduler+0xe4>)
 80139c8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80139ca:	68fb      	ldr	r3, [r7, #12]
 80139cc:	781b      	ldrb	r3, [r3, #0]
 80139ce:	b2db      	uxtb	r3, r3
 80139d0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80139d2:	68fb      	ldr	r3, [r7, #12]
 80139d4:	22ff      	movs	r2, #255	@ 0xff
 80139d6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80139d8:	68fb      	ldr	r3, [r7, #12]
 80139da:	781b      	ldrb	r3, [r3, #0]
 80139dc:	b2db      	uxtb	r3, r3
 80139de:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80139e0:	78fb      	ldrb	r3, [r7, #3]
 80139e2:	b2db      	uxtb	r3, r3
 80139e4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80139e8:	b2da      	uxtb	r2, r3
 80139ea:	4b2f      	ldr	r3, [pc, #188]	@ (8013aa8 <xPortStartScheduler+0xe8>)
 80139ec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80139ee:	4b2f      	ldr	r3, [pc, #188]	@ (8013aac <xPortStartScheduler+0xec>)
 80139f0:	2207      	movs	r2, #7
 80139f2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80139f4:	e009      	b.n	8013a0a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80139f6:	4b2d      	ldr	r3, [pc, #180]	@ (8013aac <xPortStartScheduler+0xec>)
 80139f8:	681b      	ldr	r3, [r3, #0]
 80139fa:	3b01      	subs	r3, #1
 80139fc:	4a2b      	ldr	r2, [pc, #172]	@ (8013aac <xPortStartScheduler+0xec>)
 80139fe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8013a00:	78fb      	ldrb	r3, [r7, #3]
 8013a02:	b2db      	uxtb	r3, r3
 8013a04:	005b      	lsls	r3, r3, #1
 8013a06:	b2db      	uxtb	r3, r3
 8013a08:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8013a0a:	78fb      	ldrb	r3, [r7, #3]
 8013a0c:	b2db      	uxtb	r3, r3
 8013a0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013a12:	2b80      	cmp	r3, #128	@ 0x80
 8013a14:	d0ef      	beq.n	80139f6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8013a16:	4b25      	ldr	r3, [pc, #148]	@ (8013aac <xPortStartScheduler+0xec>)
 8013a18:	681b      	ldr	r3, [r3, #0]
 8013a1a:	f1c3 0307 	rsb	r3, r3, #7
 8013a1e:	2b04      	cmp	r3, #4
 8013a20:	d00d      	beq.n	8013a3e <xPortStartScheduler+0x7e>
	__asm volatile
 8013a22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a26:	b672      	cpsid	i
 8013a28:	f383 8811 	msr	BASEPRI, r3
 8013a2c:	f3bf 8f6f 	isb	sy
 8013a30:	f3bf 8f4f 	dsb	sy
 8013a34:	b662      	cpsie	i
 8013a36:	60bb      	str	r3, [r7, #8]
}
 8013a38:	bf00      	nop
 8013a3a:	bf00      	nop
 8013a3c:	e7fd      	b.n	8013a3a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8013a3e:	4b1b      	ldr	r3, [pc, #108]	@ (8013aac <xPortStartScheduler+0xec>)
 8013a40:	681b      	ldr	r3, [r3, #0]
 8013a42:	021b      	lsls	r3, r3, #8
 8013a44:	4a19      	ldr	r2, [pc, #100]	@ (8013aac <xPortStartScheduler+0xec>)
 8013a46:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8013a48:	4b18      	ldr	r3, [pc, #96]	@ (8013aac <xPortStartScheduler+0xec>)
 8013a4a:	681b      	ldr	r3, [r3, #0]
 8013a4c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8013a50:	4a16      	ldr	r2, [pc, #88]	@ (8013aac <xPortStartScheduler+0xec>)
 8013a52:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8013a54:	687b      	ldr	r3, [r7, #4]
 8013a56:	b2da      	uxtb	r2, r3
 8013a58:	68fb      	ldr	r3, [r7, #12]
 8013a5a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8013a5c:	4b14      	ldr	r3, [pc, #80]	@ (8013ab0 <xPortStartScheduler+0xf0>)
 8013a5e:	681b      	ldr	r3, [r3, #0]
 8013a60:	4a13      	ldr	r2, [pc, #76]	@ (8013ab0 <xPortStartScheduler+0xf0>)
 8013a62:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8013a66:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8013a68:	4b11      	ldr	r3, [pc, #68]	@ (8013ab0 <xPortStartScheduler+0xf0>)
 8013a6a:	681b      	ldr	r3, [r3, #0]
 8013a6c:	4a10      	ldr	r2, [pc, #64]	@ (8013ab0 <xPortStartScheduler+0xf0>)
 8013a6e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8013a72:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8013a74:	f000 f8dc 	bl	8013c30 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8013a78:	4b0e      	ldr	r3, [pc, #56]	@ (8013ab4 <xPortStartScheduler+0xf4>)
 8013a7a:	2200      	movs	r2, #0
 8013a7c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8013a7e:	f000 f8fb 	bl	8013c78 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8013a82:	4b0d      	ldr	r3, [pc, #52]	@ (8013ab8 <xPortStartScheduler+0xf8>)
 8013a84:	681b      	ldr	r3, [r3, #0]
 8013a86:	4a0c      	ldr	r2, [pc, #48]	@ (8013ab8 <xPortStartScheduler+0xf8>)
 8013a88:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8013a8c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8013a8e:	f7ff ff83 	bl	8013998 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8013a92:	f7ff fb7d 	bl	8013190 <vTaskSwitchContext>
	prvTaskExitError();
 8013a96:	f7ff ff35 	bl	8013904 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8013a9a:	2300      	movs	r3, #0
}
 8013a9c:	4618      	mov	r0, r3
 8013a9e:	3710      	adds	r7, #16
 8013aa0:	46bd      	mov	sp, r7
 8013aa2:	bd80      	pop	{r7, pc}
 8013aa4:	e000e400 	.word	0xe000e400
 8013aa8:	2001318c 	.word	0x2001318c
 8013aac:	20013190 	.word	0x20013190
 8013ab0:	e000ed20 	.word	0xe000ed20
 8013ab4:	2001202c 	.word	0x2001202c
 8013ab8:	e000ef34 	.word	0xe000ef34

08013abc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8013abc:	b480      	push	{r7}
 8013abe:	b083      	sub	sp, #12
 8013ac0:	af00      	add	r7, sp, #0
	__asm volatile
 8013ac2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ac6:	b672      	cpsid	i
 8013ac8:	f383 8811 	msr	BASEPRI, r3
 8013acc:	f3bf 8f6f 	isb	sy
 8013ad0:	f3bf 8f4f 	dsb	sy
 8013ad4:	b662      	cpsie	i
 8013ad6:	607b      	str	r3, [r7, #4]
}
 8013ad8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8013ada:	4b11      	ldr	r3, [pc, #68]	@ (8013b20 <vPortEnterCritical+0x64>)
 8013adc:	681b      	ldr	r3, [r3, #0]
 8013ade:	3301      	adds	r3, #1
 8013ae0:	4a0f      	ldr	r2, [pc, #60]	@ (8013b20 <vPortEnterCritical+0x64>)
 8013ae2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8013ae4:	4b0e      	ldr	r3, [pc, #56]	@ (8013b20 <vPortEnterCritical+0x64>)
 8013ae6:	681b      	ldr	r3, [r3, #0]
 8013ae8:	2b01      	cmp	r3, #1
 8013aea:	d112      	bne.n	8013b12 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8013aec:	4b0d      	ldr	r3, [pc, #52]	@ (8013b24 <vPortEnterCritical+0x68>)
 8013aee:	681b      	ldr	r3, [r3, #0]
 8013af0:	b2db      	uxtb	r3, r3
 8013af2:	2b00      	cmp	r3, #0
 8013af4:	d00d      	beq.n	8013b12 <vPortEnterCritical+0x56>
	__asm volatile
 8013af6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013afa:	b672      	cpsid	i
 8013afc:	f383 8811 	msr	BASEPRI, r3
 8013b00:	f3bf 8f6f 	isb	sy
 8013b04:	f3bf 8f4f 	dsb	sy
 8013b08:	b662      	cpsie	i
 8013b0a:	603b      	str	r3, [r7, #0]
}
 8013b0c:	bf00      	nop
 8013b0e:	bf00      	nop
 8013b10:	e7fd      	b.n	8013b0e <vPortEnterCritical+0x52>
	}
}
 8013b12:	bf00      	nop
 8013b14:	370c      	adds	r7, #12
 8013b16:	46bd      	mov	sp, r7
 8013b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b1c:	4770      	bx	lr
 8013b1e:	bf00      	nop
 8013b20:	2001202c 	.word	0x2001202c
 8013b24:	e000ed04 	.word	0xe000ed04

08013b28 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8013b28:	b480      	push	{r7}
 8013b2a:	b083      	sub	sp, #12
 8013b2c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8013b2e:	4b13      	ldr	r3, [pc, #76]	@ (8013b7c <vPortExitCritical+0x54>)
 8013b30:	681b      	ldr	r3, [r3, #0]
 8013b32:	2b00      	cmp	r3, #0
 8013b34:	d10d      	bne.n	8013b52 <vPortExitCritical+0x2a>
	__asm volatile
 8013b36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b3a:	b672      	cpsid	i
 8013b3c:	f383 8811 	msr	BASEPRI, r3
 8013b40:	f3bf 8f6f 	isb	sy
 8013b44:	f3bf 8f4f 	dsb	sy
 8013b48:	b662      	cpsie	i
 8013b4a:	607b      	str	r3, [r7, #4]
}
 8013b4c:	bf00      	nop
 8013b4e:	bf00      	nop
 8013b50:	e7fd      	b.n	8013b4e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8013b52:	4b0a      	ldr	r3, [pc, #40]	@ (8013b7c <vPortExitCritical+0x54>)
 8013b54:	681b      	ldr	r3, [r3, #0]
 8013b56:	3b01      	subs	r3, #1
 8013b58:	4a08      	ldr	r2, [pc, #32]	@ (8013b7c <vPortExitCritical+0x54>)
 8013b5a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8013b5c:	4b07      	ldr	r3, [pc, #28]	@ (8013b7c <vPortExitCritical+0x54>)
 8013b5e:	681b      	ldr	r3, [r3, #0]
 8013b60:	2b00      	cmp	r3, #0
 8013b62:	d105      	bne.n	8013b70 <vPortExitCritical+0x48>
 8013b64:	2300      	movs	r3, #0
 8013b66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013b68:	683b      	ldr	r3, [r7, #0]
 8013b6a:	f383 8811 	msr	BASEPRI, r3
}
 8013b6e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8013b70:	bf00      	nop
 8013b72:	370c      	adds	r7, #12
 8013b74:	46bd      	mov	sp, r7
 8013b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b7a:	4770      	bx	lr
 8013b7c:	2001202c 	.word	0x2001202c

08013b80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8013b80:	f3ef 8009 	mrs	r0, PSP
 8013b84:	f3bf 8f6f 	isb	sy
 8013b88:	4b15      	ldr	r3, [pc, #84]	@ (8013be0 <pxCurrentTCBConst>)
 8013b8a:	681a      	ldr	r2, [r3, #0]
 8013b8c:	f01e 0f10 	tst.w	lr, #16
 8013b90:	bf08      	it	eq
 8013b92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8013b96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b9a:	6010      	str	r0, [r2, #0]
 8013b9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8013ba0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8013ba4:	b672      	cpsid	i
 8013ba6:	f380 8811 	msr	BASEPRI, r0
 8013baa:	f3bf 8f4f 	dsb	sy
 8013bae:	f3bf 8f6f 	isb	sy
 8013bb2:	b662      	cpsie	i
 8013bb4:	f7ff faec 	bl	8013190 <vTaskSwitchContext>
 8013bb8:	f04f 0000 	mov.w	r0, #0
 8013bbc:	f380 8811 	msr	BASEPRI, r0
 8013bc0:	bc09      	pop	{r0, r3}
 8013bc2:	6819      	ldr	r1, [r3, #0]
 8013bc4:	6808      	ldr	r0, [r1, #0]
 8013bc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013bca:	f01e 0f10 	tst.w	lr, #16
 8013bce:	bf08      	it	eq
 8013bd0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8013bd4:	f380 8809 	msr	PSP, r0
 8013bd8:	f3bf 8f6f 	isb	sy
 8013bdc:	4770      	bx	lr
 8013bde:	bf00      	nop

08013be0 <pxCurrentTCBConst>:
 8013be0:	20013060 	.word	0x20013060
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8013be4:	bf00      	nop
 8013be6:	bf00      	nop

08013be8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8013be8:	b580      	push	{r7, lr}
 8013bea:	b082      	sub	sp, #8
 8013bec:	af00      	add	r7, sp, #0
	__asm volatile
 8013bee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013bf2:	b672      	cpsid	i
 8013bf4:	f383 8811 	msr	BASEPRI, r3
 8013bf8:	f3bf 8f6f 	isb	sy
 8013bfc:	f3bf 8f4f 	dsb	sy
 8013c00:	b662      	cpsie	i
 8013c02:	607b      	str	r3, [r7, #4]
}
 8013c04:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8013c06:	f7ff fa07 	bl	8013018 <xTaskIncrementTick>
 8013c0a:	4603      	mov	r3, r0
 8013c0c:	2b00      	cmp	r3, #0
 8013c0e:	d003      	beq.n	8013c18 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8013c10:	4b06      	ldr	r3, [pc, #24]	@ (8013c2c <SysTick_Handler+0x44>)
 8013c12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013c16:	601a      	str	r2, [r3, #0]
 8013c18:	2300      	movs	r3, #0
 8013c1a:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013c1c:	683b      	ldr	r3, [r7, #0]
 8013c1e:	f383 8811 	msr	BASEPRI, r3
}
 8013c22:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8013c24:	bf00      	nop
 8013c26:	3708      	adds	r7, #8
 8013c28:	46bd      	mov	sp, r7
 8013c2a:	bd80      	pop	{r7, pc}
 8013c2c:	e000ed04 	.word	0xe000ed04

08013c30 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8013c30:	b480      	push	{r7}
 8013c32:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8013c34:	4b0b      	ldr	r3, [pc, #44]	@ (8013c64 <vPortSetupTimerInterrupt+0x34>)
 8013c36:	2200      	movs	r2, #0
 8013c38:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8013c3a:	4b0b      	ldr	r3, [pc, #44]	@ (8013c68 <vPortSetupTimerInterrupt+0x38>)
 8013c3c:	2200      	movs	r2, #0
 8013c3e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8013c40:	4b0a      	ldr	r3, [pc, #40]	@ (8013c6c <vPortSetupTimerInterrupt+0x3c>)
 8013c42:	681b      	ldr	r3, [r3, #0]
 8013c44:	4a0a      	ldr	r2, [pc, #40]	@ (8013c70 <vPortSetupTimerInterrupt+0x40>)
 8013c46:	fba2 2303 	umull	r2, r3, r2, r3
 8013c4a:	099b      	lsrs	r3, r3, #6
 8013c4c:	4a09      	ldr	r2, [pc, #36]	@ (8013c74 <vPortSetupTimerInterrupt+0x44>)
 8013c4e:	3b01      	subs	r3, #1
 8013c50:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8013c52:	4b04      	ldr	r3, [pc, #16]	@ (8013c64 <vPortSetupTimerInterrupt+0x34>)
 8013c54:	2207      	movs	r2, #7
 8013c56:	601a      	str	r2, [r3, #0]
}
 8013c58:	bf00      	nop
 8013c5a:	46bd      	mov	sp, r7
 8013c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c60:	4770      	bx	lr
 8013c62:	bf00      	nop
 8013c64:	e000e010 	.word	0xe000e010
 8013c68:	e000e018 	.word	0xe000e018
 8013c6c:	20012000 	.word	0x20012000
 8013c70:	10624dd3 	.word	0x10624dd3
 8013c74:	e000e014 	.word	0xe000e014

08013c78 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8013c78:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8013c88 <vPortEnableVFP+0x10>
 8013c7c:	6801      	ldr	r1, [r0, #0]
 8013c7e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8013c82:	6001      	str	r1, [r0, #0]
 8013c84:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8013c86:	bf00      	nop
 8013c88:	e000ed88 	.word	0xe000ed88

08013c8c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8013c8c:	b480      	push	{r7}
 8013c8e:	b085      	sub	sp, #20
 8013c90:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8013c92:	f3ef 8305 	mrs	r3, IPSR
 8013c96:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8013c98:	68fb      	ldr	r3, [r7, #12]
 8013c9a:	2b0f      	cmp	r3, #15
 8013c9c:	d917      	bls.n	8013cce <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8013c9e:	4a1a      	ldr	r2, [pc, #104]	@ (8013d08 <vPortValidateInterruptPriority+0x7c>)
 8013ca0:	68fb      	ldr	r3, [r7, #12]
 8013ca2:	4413      	add	r3, r2
 8013ca4:	781b      	ldrb	r3, [r3, #0]
 8013ca6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8013ca8:	4b18      	ldr	r3, [pc, #96]	@ (8013d0c <vPortValidateInterruptPriority+0x80>)
 8013caa:	781b      	ldrb	r3, [r3, #0]
 8013cac:	7afa      	ldrb	r2, [r7, #11]
 8013cae:	429a      	cmp	r2, r3
 8013cb0:	d20d      	bcs.n	8013cce <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8013cb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013cb6:	b672      	cpsid	i
 8013cb8:	f383 8811 	msr	BASEPRI, r3
 8013cbc:	f3bf 8f6f 	isb	sy
 8013cc0:	f3bf 8f4f 	dsb	sy
 8013cc4:	b662      	cpsie	i
 8013cc6:	607b      	str	r3, [r7, #4]
}
 8013cc8:	bf00      	nop
 8013cca:	bf00      	nop
 8013ccc:	e7fd      	b.n	8013cca <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8013cce:	4b10      	ldr	r3, [pc, #64]	@ (8013d10 <vPortValidateInterruptPriority+0x84>)
 8013cd0:	681b      	ldr	r3, [r3, #0]
 8013cd2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8013cd6:	4b0f      	ldr	r3, [pc, #60]	@ (8013d14 <vPortValidateInterruptPriority+0x88>)
 8013cd8:	681b      	ldr	r3, [r3, #0]
 8013cda:	429a      	cmp	r2, r3
 8013cdc:	d90d      	bls.n	8013cfa <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 8013cde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ce2:	b672      	cpsid	i
 8013ce4:	f383 8811 	msr	BASEPRI, r3
 8013ce8:	f3bf 8f6f 	isb	sy
 8013cec:	f3bf 8f4f 	dsb	sy
 8013cf0:	b662      	cpsie	i
 8013cf2:	603b      	str	r3, [r7, #0]
}
 8013cf4:	bf00      	nop
 8013cf6:	bf00      	nop
 8013cf8:	e7fd      	b.n	8013cf6 <vPortValidateInterruptPriority+0x6a>
	}
 8013cfa:	bf00      	nop
 8013cfc:	3714      	adds	r7, #20
 8013cfe:	46bd      	mov	sp, r7
 8013d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d04:	4770      	bx	lr
 8013d06:	bf00      	nop
 8013d08:	e000e3f0 	.word	0xe000e3f0
 8013d0c:	2001318c 	.word	0x2001318c
 8013d10:	e000ed0c 	.word	0xe000ed0c
 8013d14:	20013190 	.word	0x20013190

08013d18 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8013d18:	b580      	push	{r7, lr}
 8013d1a:	b08a      	sub	sp, #40	@ 0x28
 8013d1c:	af00      	add	r7, sp, #0
 8013d1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8013d20:	2300      	movs	r3, #0
 8013d22:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8013d24:	f7ff f8a8 	bl	8012e78 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8013d28:	4b5f      	ldr	r3, [pc, #380]	@ (8013ea8 <pvPortMalloc+0x190>)
 8013d2a:	681b      	ldr	r3, [r3, #0]
 8013d2c:	2b00      	cmp	r3, #0
 8013d2e:	d101      	bne.n	8013d34 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8013d30:	f000 f924 	bl	8013f7c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8013d34:	4b5d      	ldr	r3, [pc, #372]	@ (8013eac <pvPortMalloc+0x194>)
 8013d36:	681a      	ldr	r2, [r3, #0]
 8013d38:	687b      	ldr	r3, [r7, #4]
 8013d3a:	4013      	ands	r3, r2
 8013d3c:	2b00      	cmp	r3, #0
 8013d3e:	f040 8094 	bne.w	8013e6a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8013d42:	687b      	ldr	r3, [r7, #4]
 8013d44:	2b00      	cmp	r3, #0
 8013d46:	d020      	beq.n	8013d8a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8013d48:	2208      	movs	r2, #8
 8013d4a:	687b      	ldr	r3, [r7, #4]
 8013d4c:	4413      	add	r3, r2
 8013d4e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8013d50:	687b      	ldr	r3, [r7, #4]
 8013d52:	f003 0307 	and.w	r3, r3, #7
 8013d56:	2b00      	cmp	r3, #0
 8013d58:	d017      	beq.n	8013d8a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8013d5a:	687b      	ldr	r3, [r7, #4]
 8013d5c:	f023 0307 	bic.w	r3, r3, #7
 8013d60:	3308      	adds	r3, #8
 8013d62:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013d64:	687b      	ldr	r3, [r7, #4]
 8013d66:	f003 0307 	and.w	r3, r3, #7
 8013d6a:	2b00      	cmp	r3, #0
 8013d6c:	d00d      	beq.n	8013d8a <pvPortMalloc+0x72>
	__asm volatile
 8013d6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013d72:	b672      	cpsid	i
 8013d74:	f383 8811 	msr	BASEPRI, r3
 8013d78:	f3bf 8f6f 	isb	sy
 8013d7c:	f3bf 8f4f 	dsb	sy
 8013d80:	b662      	cpsie	i
 8013d82:	617b      	str	r3, [r7, #20]
}
 8013d84:	bf00      	nop
 8013d86:	bf00      	nop
 8013d88:	e7fd      	b.n	8013d86 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8013d8a:	687b      	ldr	r3, [r7, #4]
 8013d8c:	2b00      	cmp	r3, #0
 8013d8e:	d06c      	beq.n	8013e6a <pvPortMalloc+0x152>
 8013d90:	4b47      	ldr	r3, [pc, #284]	@ (8013eb0 <pvPortMalloc+0x198>)
 8013d92:	681b      	ldr	r3, [r3, #0]
 8013d94:	687a      	ldr	r2, [r7, #4]
 8013d96:	429a      	cmp	r2, r3
 8013d98:	d867      	bhi.n	8013e6a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8013d9a:	4b46      	ldr	r3, [pc, #280]	@ (8013eb4 <pvPortMalloc+0x19c>)
 8013d9c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8013d9e:	4b45      	ldr	r3, [pc, #276]	@ (8013eb4 <pvPortMalloc+0x19c>)
 8013da0:	681b      	ldr	r3, [r3, #0]
 8013da2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013da4:	e004      	b.n	8013db0 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8013da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013da8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8013daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013dac:	681b      	ldr	r3, [r3, #0]
 8013dae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013db2:	685b      	ldr	r3, [r3, #4]
 8013db4:	687a      	ldr	r2, [r7, #4]
 8013db6:	429a      	cmp	r2, r3
 8013db8:	d903      	bls.n	8013dc2 <pvPortMalloc+0xaa>
 8013dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013dbc:	681b      	ldr	r3, [r3, #0]
 8013dbe:	2b00      	cmp	r3, #0
 8013dc0:	d1f1      	bne.n	8013da6 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8013dc2:	4b39      	ldr	r3, [pc, #228]	@ (8013ea8 <pvPortMalloc+0x190>)
 8013dc4:	681b      	ldr	r3, [r3, #0]
 8013dc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013dc8:	429a      	cmp	r2, r3
 8013dca:	d04e      	beq.n	8013e6a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8013dcc:	6a3b      	ldr	r3, [r7, #32]
 8013dce:	681b      	ldr	r3, [r3, #0]
 8013dd0:	2208      	movs	r2, #8
 8013dd2:	4413      	add	r3, r2
 8013dd4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8013dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013dd8:	681a      	ldr	r2, [r3, #0]
 8013dda:	6a3b      	ldr	r3, [r7, #32]
 8013ddc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8013dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013de0:	685a      	ldr	r2, [r3, #4]
 8013de2:	687b      	ldr	r3, [r7, #4]
 8013de4:	1ad2      	subs	r2, r2, r3
 8013de6:	2308      	movs	r3, #8
 8013de8:	005b      	lsls	r3, r3, #1
 8013dea:	429a      	cmp	r2, r3
 8013dec:	d922      	bls.n	8013e34 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8013dee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013df0:	687b      	ldr	r3, [r7, #4]
 8013df2:	4413      	add	r3, r2
 8013df4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013df6:	69bb      	ldr	r3, [r7, #24]
 8013df8:	f003 0307 	and.w	r3, r3, #7
 8013dfc:	2b00      	cmp	r3, #0
 8013dfe:	d00d      	beq.n	8013e1c <pvPortMalloc+0x104>
	__asm volatile
 8013e00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013e04:	b672      	cpsid	i
 8013e06:	f383 8811 	msr	BASEPRI, r3
 8013e0a:	f3bf 8f6f 	isb	sy
 8013e0e:	f3bf 8f4f 	dsb	sy
 8013e12:	b662      	cpsie	i
 8013e14:	613b      	str	r3, [r7, #16]
}
 8013e16:	bf00      	nop
 8013e18:	bf00      	nop
 8013e1a:	e7fd      	b.n	8013e18 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8013e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e1e:	685a      	ldr	r2, [r3, #4]
 8013e20:	687b      	ldr	r3, [r7, #4]
 8013e22:	1ad2      	subs	r2, r2, r3
 8013e24:	69bb      	ldr	r3, [r7, #24]
 8013e26:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8013e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e2a:	687a      	ldr	r2, [r7, #4]
 8013e2c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8013e2e:	69b8      	ldr	r0, [r7, #24]
 8013e30:	f000 f906 	bl	8014040 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8013e34:	4b1e      	ldr	r3, [pc, #120]	@ (8013eb0 <pvPortMalloc+0x198>)
 8013e36:	681a      	ldr	r2, [r3, #0]
 8013e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e3a:	685b      	ldr	r3, [r3, #4]
 8013e3c:	1ad3      	subs	r3, r2, r3
 8013e3e:	4a1c      	ldr	r2, [pc, #112]	@ (8013eb0 <pvPortMalloc+0x198>)
 8013e40:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8013e42:	4b1b      	ldr	r3, [pc, #108]	@ (8013eb0 <pvPortMalloc+0x198>)
 8013e44:	681a      	ldr	r2, [r3, #0]
 8013e46:	4b1c      	ldr	r3, [pc, #112]	@ (8013eb8 <pvPortMalloc+0x1a0>)
 8013e48:	681b      	ldr	r3, [r3, #0]
 8013e4a:	429a      	cmp	r2, r3
 8013e4c:	d203      	bcs.n	8013e56 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8013e4e:	4b18      	ldr	r3, [pc, #96]	@ (8013eb0 <pvPortMalloc+0x198>)
 8013e50:	681b      	ldr	r3, [r3, #0]
 8013e52:	4a19      	ldr	r2, [pc, #100]	@ (8013eb8 <pvPortMalloc+0x1a0>)
 8013e54:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8013e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e58:	685a      	ldr	r2, [r3, #4]
 8013e5a:	4b14      	ldr	r3, [pc, #80]	@ (8013eac <pvPortMalloc+0x194>)
 8013e5c:	681b      	ldr	r3, [r3, #0]
 8013e5e:	431a      	orrs	r2, r3
 8013e60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e62:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8013e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e66:	2200      	movs	r2, #0
 8013e68:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8013e6a:	f7ff f813 	bl	8012e94 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8013e6e:	69fb      	ldr	r3, [r7, #28]
 8013e70:	2b00      	cmp	r3, #0
 8013e72:	d101      	bne.n	8013e78 <pvPortMalloc+0x160>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8013e74:	f7ec fb74 	bl	8000560 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8013e78:	69fb      	ldr	r3, [r7, #28]
 8013e7a:	f003 0307 	and.w	r3, r3, #7
 8013e7e:	2b00      	cmp	r3, #0
 8013e80:	d00d      	beq.n	8013e9e <pvPortMalloc+0x186>
	__asm volatile
 8013e82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013e86:	b672      	cpsid	i
 8013e88:	f383 8811 	msr	BASEPRI, r3
 8013e8c:	f3bf 8f6f 	isb	sy
 8013e90:	f3bf 8f4f 	dsb	sy
 8013e94:	b662      	cpsie	i
 8013e96:	60fb      	str	r3, [r7, #12]
}
 8013e98:	bf00      	nop
 8013e9a:	bf00      	nop
 8013e9c:	e7fd      	b.n	8013e9a <pvPortMalloc+0x182>
	return pvReturn;
 8013e9e:	69fb      	ldr	r3, [r7, #28]
}
 8013ea0:	4618      	mov	r0, r3
 8013ea2:	3728      	adds	r7, #40	@ 0x28
 8013ea4:	46bd      	mov	sp, r7
 8013ea6:	bd80      	pop	{r7, pc}
 8013ea8:	2001b19c 	.word	0x2001b19c
 8013eac:	2001b1a8 	.word	0x2001b1a8
 8013eb0:	2001b1a0 	.word	0x2001b1a0
 8013eb4:	2001b194 	.word	0x2001b194
 8013eb8:	2001b1a4 	.word	0x2001b1a4

08013ebc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8013ebc:	b580      	push	{r7, lr}
 8013ebe:	b086      	sub	sp, #24
 8013ec0:	af00      	add	r7, sp, #0
 8013ec2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8013ec4:	687b      	ldr	r3, [r7, #4]
 8013ec6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8013ec8:	687b      	ldr	r3, [r7, #4]
 8013eca:	2b00      	cmp	r3, #0
 8013ecc:	d04e      	beq.n	8013f6c <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8013ece:	2308      	movs	r3, #8
 8013ed0:	425b      	negs	r3, r3
 8013ed2:	697a      	ldr	r2, [r7, #20]
 8013ed4:	4413      	add	r3, r2
 8013ed6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8013ed8:	697b      	ldr	r3, [r7, #20]
 8013eda:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8013edc:	693b      	ldr	r3, [r7, #16]
 8013ede:	685a      	ldr	r2, [r3, #4]
 8013ee0:	4b24      	ldr	r3, [pc, #144]	@ (8013f74 <vPortFree+0xb8>)
 8013ee2:	681b      	ldr	r3, [r3, #0]
 8013ee4:	4013      	ands	r3, r2
 8013ee6:	2b00      	cmp	r3, #0
 8013ee8:	d10d      	bne.n	8013f06 <vPortFree+0x4a>
	__asm volatile
 8013eea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013eee:	b672      	cpsid	i
 8013ef0:	f383 8811 	msr	BASEPRI, r3
 8013ef4:	f3bf 8f6f 	isb	sy
 8013ef8:	f3bf 8f4f 	dsb	sy
 8013efc:	b662      	cpsie	i
 8013efe:	60fb      	str	r3, [r7, #12]
}
 8013f00:	bf00      	nop
 8013f02:	bf00      	nop
 8013f04:	e7fd      	b.n	8013f02 <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8013f06:	693b      	ldr	r3, [r7, #16]
 8013f08:	681b      	ldr	r3, [r3, #0]
 8013f0a:	2b00      	cmp	r3, #0
 8013f0c:	d00d      	beq.n	8013f2a <vPortFree+0x6e>
	__asm volatile
 8013f0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013f12:	b672      	cpsid	i
 8013f14:	f383 8811 	msr	BASEPRI, r3
 8013f18:	f3bf 8f6f 	isb	sy
 8013f1c:	f3bf 8f4f 	dsb	sy
 8013f20:	b662      	cpsie	i
 8013f22:	60bb      	str	r3, [r7, #8]
}
 8013f24:	bf00      	nop
 8013f26:	bf00      	nop
 8013f28:	e7fd      	b.n	8013f26 <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8013f2a:	693b      	ldr	r3, [r7, #16]
 8013f2c:	685a      	ldr	r2, [r3, #4]
 8013f2e:	4b11      	ldr	r3, [pc, #68]	@ (8013f74 <vPortFree+0xb8>)
 8013f30:	681b      	ldr	r3, [r3, #0]
 8013f32:	4013      	ands	r3, r2
 8013f34:	2b00      	cmp	r3, #0
 8013f36:	d019      	beq.n	8013f6c <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8013f38:	693b      	ldr	r3, [r7, #16]
 8013f3a:	681b      	ldr	r3, [r3, #0]
 8013f3c:	2b00      	cmp	r3, #0
 8013f3e:	d115      	bne.n	8013f6c <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8013f40:	693b      	ldr	r3, [r7, #16]
 8013f42:	685a      	ldr	r2, [r3, #4]
 8013f44:	4b0b      	ldr	r3, [pc, #44]	@ (8013f74 <vPortFree+0xb8>)
 8013f46:	681b      	ldr	r3, [r3, #0]
 8013f48:	43db      	mvns	r3, r3
 8013f4a:	401a      	ands	r2, r3
 8013f4c:	693b      	ldr	r3, [r7, #16]
 8013f4e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8013f50:	f7fe ff92 	bl	8012e78 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8013f54:	693b      	ldr	r3, [r7, #16]
 8013f56:	685a      	ldr	r2, [r3, #4]
 8013f58:	4b07      	ldr	r3, [pc, #28]	@ (8013f78 <vPortFree+0xbc>)
 8013f5a:	681b      	ldr	r3, [r3, #0]
 8013f5c:	4413      	add	r3, r2
 8013f5e:	4a06      	ldr	r2, [pc, #24]	@ (8013f78 <vPortFree+0xbc>)
 8013f60:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8013f62:	6938      	ldr	r0, [r7, #16]
 8013f64:	f000 f86c 	bl	8014040 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8013f68:	f7fe ff94 	bl	8012e94 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8013f6c:	bf00      	nop
 8013f6e:	3718      	adds	r7, #24
 8013f70:	46bd      	mov	sp, r7
 8013f72:	bd80      	pop	{r7, pc}
 8013f74:	2001b1a8 	.word	0x2001b1a8
 8013f78:	2001b1a0 	.word	0x2001b1a0

08013f7c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8013f7c:	b480      	push	{r7}
 8013f7e:	b085      	sub	sp, #20
 8013f80:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8013f82:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8013f86:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8013f88:	4b27      	ldr	r3, [pc, #156]	@ (8014028 <prvHeapInit+0xac>)
 8013f8a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8013f8c:	68fb      	ldr	r3, [r7, #12]
 8013f8e:	f003 0307 	and.w	r3, r3, #7
 8013f92:	2b00      	cmp	r3, #0
 8013f94:	d00c      	beq.n	8013fb0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8013f96:	68fb      	ldr	r3, [r7, #12]
 8013f98:	3307      	adds	r3, #7
 8013f9a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013f9c:	68fb      	ldr	r3, [r7, #12]
 8013f9e:	f023 0307 	bic.w	r3, r3, #7
 8013fa2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8013fa4:	68ba      	ldr	r2, [r7, #8]
 8013fa6:	68fb      	ldr	r3, [r7, #12]
 8013fa8:	1ad3      	subs	r3, r2, r3
 8013faa:	4a1f      	ldr	r2, [pc, #124]	@ (8014028 <prvHeapInit+0xac>)
 8013fac:	4413      	add	r3, r2
 8013fae:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8013fb0:	68fb      	ldr	r3, [r7, #12]
 8013fb2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8013fb4:	4a1d      	ldr	r2, [pc, #116]	@ (801402c <prvHeapInit+0xb0>)
 8013fb6:	687b      	ldr	r3, [r7, #4]
 8013fb8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8013fba:	4b1c      	ldr	r3, [pc, #112]	@ (801402c <prvHeapInit+0xb0>)
 8013fbc:	2200      	movs	r2, #0
 8013fbe:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8013fc0:	687b      	ldr	r3, [r7, #4]
 8013fc2:	68ba      	ldr	r2, [r7, #8]
 8013fc4:	4413      	add	r3, r2
 8013fc6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8013fc8:	2208      	movs	r2, #8
 8013fca:	68fb      	ldr	r3, [r7, #12]
 8013fcc:	1a9b      	subs	r3, r3, r2
 8013fce:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013fd0:	68fb      	ldr	r3, [r7, #12]
 8013fd2:	f023 0307 	bic.w	r3, r3, #7
 8013fd6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8013fd8:	68fb      	ldr	r3, [r7, #12]
 8013fda:	4a15      	ldr	r2, [pc, #84]	@ (8014030 <prvHeapInit+0xb4>)
 8013fdc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8013fde:	4b14      	ldr	r3, [pc, #80]	@ (8014030 <prvHeapInit+0xb4>)
 8013fe0:	681b      	ldr	r3, [r3, #0]
 8013fe2:	2200      	movs	r2, #0
 8013fe4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8013fe6:	4b12      	ldr	r3, [pc, #72]	@ (8014030 <prvHeapInit+0xb4>)
 8013fe8:	681b      	ldr	r3, [r3, #0]
 8013fea:	2200      	movs	r2, #0
 8013fec:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8013fee:	687b      	ldr	r3, [r7, #4]
 8013ff0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8013ff2:	683b      	ldr	r3, [r7, #0]
 8013ff4:	68fa      	ldr	r2, [r7, #12]
 8013ff6:	1ad2      	subs	r2, r2, r3
 8013ff8:	683b      	ldr	r3, [r7, #0]
 8013ffa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8013ffc:	4b0c      	ldr	r3, [pc, #48]	@ (8014030 <prvHeapInit+0xb4>)
 8013ffe:	681a      	ldr	r2, [r3, #0]
 8014000:	683b      	ldr	r3, [r7, #0]
 8014002:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014004:	683b      	ldr	r3, [r7, #0]
 8014006:	685b      	ldr	r3, [r3, #4]
 8014008:	4a0a      	ldr	r2, [pc, #40]	@ (8014034 <prvHeapInit+0xb8>)
 801400a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801400c:	683b      	ldr	r3, [r7, #0]
 801400e:	685b      	ldr	r3, [r3, #4]
 8014010:	4a09      	ldr	r2, [pc, #36]	@ (8014038 <prvHeapInit+0xbc>)
 8014012:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8014014:	4b09      	ldr	r3, [pc, #36]	@ (801403c <prvHeapInit+0xc0>)
 8014016:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801401a:	601a      	str	r2, [r3, #0]
}
 801401c:	bf00      	nop
 801401e:	3714      	adds	r7, #20
 8014020:	46bd      	mov	sp, r7
 8014022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014026:	4770      	bx	lr
 8014028:	20013194 	.word	0x20013194
 801402c:	2001b194 	.word	0x2001b194
 8014030:	2001b19c 	.word	0x2001b19c
 8014034:	2001b1a4 	.word	0x2001b1a4
 8014038:	2001b1a0 	.word	0x2001b1a0
 801403c:	2001b1a8 	.word	0x2001b1a8

08014040 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8014040:	b480      	push	{r7}
 8014042:	b085      	sub	sp, #20
 8014044:	af00      	add	r7, sp, #0
 8014046:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8014048:	4b28      	ldr	r3, [pc, #160]	@ (80140ec <prvInsertBlockIntoFreeList+0xac>)
 801404a:	60fb      	str	r3, [r7, #12]
 801404c:	e002      	b.n	8014054 <prvInsertBlockIntoFreeList+0x14>
 801404e:	68fb      	ldr	r3, [r7, #12]
 8014050:	681b      	ldr	r3, [r3, #0]
 8014052:	60fb      	str	r3, [r7, #12]
 8014054:	68fb      	ldr	r3, [r7, #12]
 8014056:	681b      	ldr	r3, [r3, #0]
 8014058:	687a      	ldr	r2, [r7, #4]
 801405a:	429a      	cmp	r2, r3
 801405c:	d8f7      	bhi.n	801404e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 801405e:	68fb      	ldr	r3, [r7, #12]
 8014060:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8014062:	68fb      	ldr	r3, [r7, #12]
 8014064:	685b      	ldr	r3, [r3, #4]
 8014066:	68ba      	ldr	r2, [r7, #8]
 8014068:	4413      	add	r3, r2
 801406a:	687a      	ldr	r2, [r7, #4]
 801406c:	429a      	cmp	r2, r3
 801406e:	d108      	bne.n	8014082 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8014070:	68fb      	ldr	r3, [r7, #12]
 8014072:	685a      	ldr	r2, [r3, #4]
 8014074:	687b      	ldr	r3, [r7, #4]
 8014076:	685b      	ldr	r3, [r3, #4]
 8014078:	441a      	add	r2, r3
 801407a:	68fb      	ldr	r3, [r7, #12]
 801407c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 801407e:	68fb      	ldr	r3, [r7, #12]
 8014080:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8014082:	687b      	ldr	r3, [r7, #4]
 8014084:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8014086:	687b      	ldr	r3, [r7, #4]
 8014088:	685b      	ldr	r3, [r3, #4]
 801408a:	68ba      	ldr	r2, [r7, #8]
 801408c:	441a      	add	r2, r3
 801408e:	68fb      	ldr	r3, [r7, #12]
 8014090:	681b      	ldr	r3, [r3, #0]
 8014092:	429a      	cmp	r2, r3
 8014094:	d118      	bne.n	80140c8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8014096:	68fb      	ldr	r3, [r7, #12]
 8014098:	681a      	ldr	r2, [r3, #0]
 801409a:	4b15      	ldr	r3, [pc, #84]	@ (80140f0 <prvInsertBlockIntoFreeList+0xb0>)
 801409c:	681b      	ldr	r3, [r3, #0]
 801409e:	429a      	cmp	r2, r3
 80140a0:	d00d      	beq.n	80140be <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80140a2:	687b      	ldr	r3, [r7, #4]
 80140a4:	685a      	ldr	r2, [r3, #4]
 80140a6:	68fb      	ldr	r3, [r7, #12]
 80140a8:	681b      	ldr	r3, [r3, #0]
 80140aa:	685b      	ldr	r3, [r3, #4]
 80140ac:	441a      	add	r2, r3
 80140ae:	687b      	ldr	r3, [r7, #4]
 80140b0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80140b2:	68fb      	ldr	r3, [r7, #12]
 80140b4:	681b      	ldr	r3, [r3, #0]
 80140b6:	681a      	ldr	r2, [r3, #0]
 80140b8:	687b      	ldr	r3, [r7, #4]
 80140ba:	601a      	str	r2, [r3, #0]
 80140bc:	e008      	b.n	80140d0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80140be:	4b0c      	ldr	r3, [pc, #48]	@ (80140f0 <prvInsertBlockIntoFreeList+0xb0>)
 80140c0:	681a      	ldr	r2, [r3, #0]
 80140c2:	687b      	ldr	r3, [r7, #4]
 80140c4:	601a      	str	r2, [r3, #0]
 80140c6:	e003      	b.n	80140d0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80140c8:	68fb      	ldr	r3, [r7, #12]
 80140ca:	681a      	ldr	r2, [r3, #0]
 80140cc:	687b      	ldr	r3, [r7, #4]
 80140ce:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80140d0:	68fa      	ldr	r2, [r7, #12]
 80140d2:	687b      	ldr	r3, [r7, #4]
 80140d4:	429a      	cmp	r2, r3
 80140d6:	d002      	beq.n	80140de <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80140d8:	68fb      	ldr	r3, [r7, #12]
 80140da:	687a      	ldr	r2, [r7, #4]
 80140dc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80140de:	bf00      	nop
 80140e0:	3714      	adds	r7, #20
 80140e2:	46bd      	mov	sp, r7
 80140e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140e8:	4770      	bx	lr
 80140ea:	bf00      	nop
 80140ec:	2001b194 	.word	0x2001b194
 80140f0:	2001b19c 	.word	0x2001b19c

080140f4 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 80140f4:	b580      	push	{r7, lr}
 80140f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 80140f8:	2201      	movs	r2, #1
 80140fa:	490e      	ldr	r1, [pc, #56]	@ (8014134 <MX_USB_HOST_Init+0x40>)
 80140fc:	480e      	ldr	r0, [pc, #56]	@ (8014138 <MX_USB_HOST_Init+0x44>)
 80140fe:	f7fb fddf 	bl	800fcc0 <USBH_Init>
 8014102:	4603      	mov	r3, r0
 8014104:	2b00      	cmp	r3, #0
 8014106:	d001      	beq.n	801410c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8014108:	f7ed fd3e 	bl	8001b88 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 801410c:	490b      	ldr	r1, [pc, #44]	@ (801413c <MX_USB_HOST_Init+0x48>)
 801410e:	480a      	ldr	r0, [pc, #40]	@ (8014138 <MX_USB_HOST_Init+0x44>)
 8014110:	f7fb fea9 	bl	800fe66 <USBH_RegisterClass>
 8014114:	4603      	mov	r3, r0
 8014116:	2b00      	cmp	r3, #0
 8014118:	d001      	beq.n	801411e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 801411a:	f7ed fd35 	bl	8001b88 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 801411e:	4806      	ldr	r0, [pc, #24]	@ (8014138 <MX_USB_HOST_Init+0x44>)
 8014120:	f7fb ff2d 	bl	800ff7e <USBH_Start>
 8014124:	4603      	mov	r3, r0
 8014126:	2b00      	cmp	r3, #0
 8014128:	d001      	beq.n	801412e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 801412a:	f7ed fd2d 	bl	8001b88 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 801412e:	bf00      	nop
 8014130:	bd80      	pop	{r7, pc}
 8014132:	bf00      	nop
 8014134:	08014141 	.word	0x08014141
 8014138:	2001b1ac 	.word	0x2001b1ac
 801413c:	2001200c 	.word	0x2001200c

08014140 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8014140:	b480      	push	{r7}
 8014142:	b083      	sub	sp, #12
 8014144:	af00      	add	r7, sp, #0
 8014146:	6078      	str	r0, [r7, #4]
 8014148:	460b      	mov	r3, r1
 801414a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 801414c:	78fb      	ldrb	r3, [r7, #3]
 801414e:	3b01      	subs	r3, #1
 8014150:	2b04      	cmp	r3, #4
 8014152:	d819      	bhi.n	8014188 <USBH_UserProcess+0x48>
 8014154:	a201      	add	r2, pc, #4	@ (adr r2, 801415c <USBH_UserProcess+0x1c>)
 8014156:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801415a:	bf00      	nop
 801415c:	08014189 	.word	0x08014189
 8014160:	08014179 	.word	0x08014179
 8014164:	08014189 	.word	0x08014189
 8014168:	08014181 	.word	0x08014181
 801416c:	08014171 	.word	0x08014171
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8014170:	4b09      	ldr	r3, [pc, #36]	@ (8014198 <USBH_UserProcess+0x58>)
 8014172:	2203      	movs	r2, #3
 8014174:	701a      	strb	r2, [r3, #0]
  break;
 8014176:	e008      	b.n	801418a <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8014178:	4b07      	ldr	r3, [pc, #28]	@ (8014198 <USBH_UserProcess+0x58>)
 801417a:	2202      	movs	r2, #2
 801417c:	701a      	strb	r2, [r3, #0]
  break;
 801417e:	e004      	b.n	801418a <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8014180:	4b05      	ldr	r3, [pc, #20]	@ (8014198 <USBH_UserProcess+0x58>)
 8014182:	2201      	movs	r2, #1
 8014184:	701a      	strb	r2, [r3, #0]
  break;
 8014186:	e000      	b.n	801418a <USBH_UserProcess+0x4a>

  default:
  break;
 8014188:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 801418a:	bf00      	nop
 801418c:	370c      	adds	r7, #12
 801418e:	46bd      	mov	sp, r7
 8014190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014194:	4770      	bx	lr
 8014196:	bf00      	nop
 8014198:	2001b590 	.word	0x2001b590

0801419c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 801419c:	b580      	push	{r7, lr}
 801419e:	b08a      	sub	sp, #40	@ 0x28
 80141a0:	af00      	add	r7, sp, #0
 80141a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80141a4:	f107 0314 	add.w	r3, r7, #20
 80141a8:	2200      	movs	r2, #0
 80141aa:	601a      	str	r2, [r3, #0]
 80141ac:	605a      	str	r2, [r3, #4]
 80141ae:	609a      	str	r2, [r3, #8]
 80141b0:	60da      	str	r2, [r3, #12]
 80141b2:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 80141b4:	687b      	ldr	r3, [r7, #4]
 80141b6:	681b      	ldr	r3, [r3, #0]
 80141b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80141bc:	d13c      	bne.n	8014238 <HAL_HCD_MspInit+0x9c>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80141be:	4b20      	ldr	r3, [pc, #128]	@ (8014240 <HAL_HCD_MspInit+0xa4>)
 80141c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80141c2:	4a1f      	ldr	r2, [pc, #124]	@ (8014240 <HAL_HCD_MspInit+0xa4>)
 80141c4:	f043 0301 	orr.w	r3, r3, #1
 80141c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80141ca:	4b1d      	ldr	r3, [pc, #116]	@ (8014240 <HAL_HCD_MspInit+0xa4>)
 80141cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80141ce:	f003 0301 	and.w	r3, r3, #1
 80141d2:	613b      	str	r3, [r7, #16]
 80141d4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    PA10     ------> USB_OTG_FS_ID
    */
    GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 80141d6:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80141da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80141dc:	2302      	movs	r3, #2
 80141de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80141e0:	2300      	movs	r3, #0
 80141e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80141e4:	2303      	movs	r3, #3
 80141e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80141e8:	230a      	movs	r3, #10
 80141ea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80141ec:	f107 0314 	add.w	r3, r7, #20
 80141f0:	4619      	mov	r1, r3
 80141f2:	4814      	ldr	r0, [pc, #80]	@ (8014244 <HAL_HCD_MspInit+0xa8>)
 80141f4:	f7f0 fd18 	bl	8004c28 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80141f8:	4b11      	ldr	r3, [pc, #68]	@ (8014240 <HAL_HCD_MspInit+0xa4>)
 80141fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80141fc:	4a10      	ldr	r2, [pc, #64]	@ (8014240 <HAL_HCD_MspInit+0xa4>)
 80141fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014202:	6353      	str	r3, [r2, #52]	@ 0x34
 8014204:	4b0e      	ldr	r3, [pc, #56]	@ (8014240 <HAL_HCD_MspInit+0xa4>)
 8014206:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014208:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801420c:	60fb      	str	r3, [r7, #12]
 801420e:	68fb      	ldr	r3, [r7, #12]
 8014210:	4b0b      	ldr	r3, [pc, #44]	@ (8014240 <HAL_HCD_MspInit+0xa4>)
 8014212:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014214:	4a0a      	ldr	r2, [pc, #40]	@ (8014240 <HAL_HCD_MspInit+0xa4>)
 8014216:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 801421a:	6453      	str	r3, [r2, #68]	@ 0x44
 801421c:	4b08      	ldr	r3, [pc, #32]	@ (8014240 <HAL_HCD_MspInit+0xa4>)
 801421e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014220:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8014224:	60bb      	str	r3, [r7, #8]
 8014226:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8014228:	2200      	movs	r2, #0
 801422a:	2105      	movs	r1, #5
 801422c:	2043      	movs	r0, #67	@ 0x43
 801422e:	f7ef faa7 	bl	8003780 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8014232:	2043      	movs	r0, #67	@ 0x43
 8014234:	f7ef fac0 	bl	80037b8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8014238:	bf00      	nop
 801423a:	3728      	adds	r7, #40	@ 0x28
 801423c:	46bd      	mov	sp, r7
 801423e:	bd80      	pop	{r7, pc}
 8014240:	40023800 	.word	0x40023800
 8014244:	40020000 	.word	0x40020000

08014248 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8014248:	b580      	push	{r7, lr}
 801424a:	b082      	sub	sp, #8
 801424c:	af00      	add	r7, sp, #0
 801424e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8014250:	687b      	ldr	r3, [r7, #4]
 8014252:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8014256:	4618      	mov	r0, r3
 8014258:	f7fc fac9 	bl	80107ee <USBH_LL_IncTimer>
}
 801425c:	bf00      	nop
 801425e:	3708      	adds	r7, #8
 8014260:	46bd      	mov	sp, r7
 8014262:	bd80      	pop	{r7, pc}

08014264 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8014264:	b580      	push	{r7, lr}
 8014266:	b082      	sub	sp, #8
 8014268:	af00      	add	r7, sp, #0
 801426a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 801426c:	687b      	ldr	r3, [r7, #4]
 801426e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8014272:	4618      	mov	r0, r3
 8014274:	f7fc fb09 	bl	801088a <USBH_LL_Connect>
}
 8014278:	bf00      	nop
 801427a:	3708      	adds	r7, #8
 801427c:	46bd      	mov	sp, r7
 801427e:	bd80      	pop	{r7, pc}

08014280 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8014280:	b580      	push	{r7, lr}
 8014282:	b082      	sub	sp, #8
 8014284:	af00      	add	r7, sp, #0
 8014286:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8014288:	687b      	ldr	r3, [r7, #4]
 801428a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 801428e:	4618      	mov	r0, r3
 8014290:	f7fc fb16 	bl	80108c0 <USBH_LL_Disconnect>
}
 8014294:	bf00      	nop
 8014296:	3708      	adds	r7, #8
 8014298:	46bd      	mov	sp, r7
 801429a:	bd80      	pop	{r7, pc}

0801429c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 801429c:	b580      	push	{r7, lr}
 801429e:	b082      	sub	sp, #8
 80142a0:	af00      	add	r7, sp, #0
 80142a2:	6078      	str	r0, [r7, #4]
 80142a4:	460b      	mov	r3, r1
 80142a6:	70fb      	strb	r3, [r7, #3]
 80142a8:	4613      	mov	r3, r2
 80142aa:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 80142ac:	687b      	ldr	r3, [r7, #4]
 80142ae:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80142b2:	4618      	mov	r0, r3
 80142b4:	f7fc fb6a 	bl	801098c <USBH_LL_NotifyURBChange>
#endif
}
 80142b8:	bf00      	nop
 80142ba:	3708      	adds	r7, #8
 80142bc:	46bd      	mov	sp, r7
 80142be:	bd80      	pop	{r7, pc}

080142c0 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80142c0:	b580      	push	{r7, lr}
 80142c2:	b082      	sub	sp, #8
 80142c4:	af00      	add	r7, sp, #0
 80142c6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80142c8:	687b      	ldr	r3, [r7, #4]
 80142ca:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80142ce:	4618      	mov	r0, r3
 80142d0:	f7fc fab7 	bl	8010842 <USBH_LL_PortEnabled>
}
 80142d4:	bf00      	nop
 80142d6:	3708      	adds	r7, #8
 80142d8:	46bd      	mov	sp, r7
 80142da:	bd80      	pop	{r7, pc}

080142dc <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80142dc:	b580      	push	{r7, lr}
 80142de:	b082      	sub	sp, #8
 80142e0:	af00      	add	r7, sp, #0
 80142e2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 80142e4:	687b      	ldr	r3, [r7, #4]
 80142e6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80142ea:	4618      	mov	r0, r3
 80142ec:	f7fc fabb 	bl	8010866 <USBH_LL_PortDisabled>
}
 80142f0:	bf00      	nop
 80142f2:	3708      	adds	r7, #8
 80142f4:	46bd      	mov	sp, r7
 80142f6:	bd80      	pop	{r7, pc}

080142f8 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 80142f8:	b580      	push	{r7, lr}
 80142fa:	b082      	sub	sp, #8
 80142fc:	af00      	add	r7, sp, #0
 80142fe:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8014300:	687b      	ldr	r3, [r7, #4]
 8014302:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8014306:	2b01      	cmp	r3, #1
 8014308:	d12a      	bne.n	8014360 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 801430a:	4a18      	ldr	r2, [pc, #96]	@ (801436c <USBH_LL_Init+0x74>)
 801430c:	687b      	ldr	r3, [r7, #4]
 801430e:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 8014312:	687b      	ldr	r3, [r7, #4]
 8014314:	4a15      	ldr	r2, [pc, #84]	@ (801436c <USBH_LL_Init+0x74>)
 8014316:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 801431a:	4b14      	ldr	r3, [pc, #80]	@ (801436c <USBH_LL_Init+0x74>)
 801431c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8014320:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8014322:	4b12      	ldr	r3, [pc, #72]	@ (801436c <USBH_LL_Init+0x74>)
 8014324:	2208      	movs	r2, #8
 8014326:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8014328:	4b10      	ldr	r3, [pc, #64]	@ (801436c <USBH_LL_Init+0x74>)
 801432a:	2201      	movs	r2, #1
 801432c:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 801432e:	4b0f      	ldr	r3, [pc, #60]	@ (801436c <USBH_LL_Init+0x74>)
 8014330:	2200      	movs	r2, #0
 8014332:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8014334:	4b0d      	ldr	r3, [pc, #52]	@ (801436c <USBH_LL_Init+0x74>)
 8014336:	2202      	movs	r2, #2
 8014338:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 801433a:	4b0c      	ldr	r3, [pc, #48]	@ (801436c <USBH_LL_Init+0x74>)
 801433c:	2200      	movs	r2, #0
 801433e:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8014340:	480a      	ldr	r0, [pc, #40]	@ (801436c <USBH_LL_Init+0x74>)
 8014342:	f7f0 fe4e 	bl	8004fe2 <HAL_HCD_Init>
 8014346:	4603      	mov	r3, r0
 8014348:	2b00      	cmp	r3, #0
 801434a:	d001      	beq.n	8014350 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 801434c:	f7ed fc1c 	bl	8001b88 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8014350:	4806      	ldr	r0, [pc, #24]	@ (801436c <USBH_LL_Init+0x74>)
 8014352:	f7f1 fa8b 	bl	800586c <HAL_HCD_GetCurrentFrame>
 8014356:	4603      	mov	r3, r0
 8014358:	4619      	mov	r1, r3
 801435a:	6878      	ldr	r0, [r7, #4]
 801435c:	f7fc fa38 	bl	80107d0 <USBH_LL_SetTimer>
  }

  return USBH_OK;
 8014360:	2300      	movs	r3, #0
}
 8014362:	4618      	mov	r0, r3
 8014364:	3708      	adds	r7, #8
 8014366:	46bd      	mov	sp, r7
 8014368:	bd80      	pop	{r7, pc}
 801436a:	bf00      	nop
 801436c:	2001b594 	.word	0x2001b594

08014370 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8014370:	b580      	push	{r7, lr}
 8014372:	b084      	sub	sp, #16
 8014374:	af00      	add	r7, sp, #0
 8014376:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014378:	2300      	movs	r3, #0
 801437a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801437c:	2300      	movs	r3, #0
 801437e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8014380:	687b      	ldr	r3, [r7, #4]
 8014382:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8014386:	4618      	mov	r0, r3
 8014388:	f7f1 f9f8 	bl	800577c <HAL_HCD_Start>
 801438c:	4603      	mov	r3, r0
 801438e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8014390:	7bfb      	ldrb	r3, [r7, #15]
 8014392:	4618      	mov	r0, r3
 8014394:	f000 f94c 	bl	8014630 <USBH_Get_USB_Status>
 8014398:	4603      	mov	r3, r0
 801439a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801439c:	7bbb      	ldrb	r3, [r7, #14]
}
 801439e:	4618      	mov	r0, r3
 80143a0:	3710      	adds	r7, #16
 80143a2:	46bd      	mov	sp, r7
 80143a4:	bd80      	pop	{r7, pc}

080143a6 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80143a6:	b580      	push	{r7, lr}
 80143a8:	b084      	sub	sp, #16
 80143aa:	af00      	add	r7, sp, #0
 80143ac:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80143ae:	2300      	movs	r3, #0
 80143b0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80143b2:	2300      	movs	r3, #0
 80143b4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 80143b6:	687b      	ldr	r3, [r7, #4]
 80143b8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80143bc:	4618      	mov	r0, r3
 80143be:	f7f1 fa00 	bl	80057c2 <HAL_HCD_Stop>
 80143c2:	4603      	mov	r3, r0
 80143c4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80143c6:	7bfb      	ldrb	r3, [r7, #15]
 80143c8:	4618      	mov	r0, r3
 80143ca:	f000 f931 	bl	8014630 <USBH_Get_USB_Status>
 80143ce:	4603      	mov	r3, r0
 80143d0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80143d2:	7bbb      	ldrb	r3, [r7, #14]
}
 80143d4:	4618      	mov	r0, r3
 80143d6:	3710      	adds	r7, #16
 80143d8:	46bd      	mov	sp, r7
 80143da:	bd80      	pop	{r7, pc}

080143dc <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 80143dc:	b580      	push	{r7, lr}
 80143de:	b084      	sub	sp, #16
 80143e0:	af00      	add	r7, sp, #0
 80143e2:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 80143e4:	2301      	movs	r3, #1
 80143e6:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 80143e8:	687b      	ldr	r3, [r7, #4]
 80143ea:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80143ee:	4618      	mov	r0, r3
 80143f0:	f7f1 fa4a 	bl	8005888 <HAL_HCD_GetCurrentSpeed>
 80143f4:	4603      	mov	r3, r0
 80143f6:	2b02      	cmp	r3, #2
 80143f8:	d00c      	beq.n	8014414 <USBH_LL_GetSpeed+0x38>
 80143fa:	2b02      	cmp	r3, #2
 80143fc:	d80d      	bhi.n	801441a <USBH_LL_GetSpeed+0x3e>
 80143fe:	2b00      	cmp	r3, #0
 8014400:	d002      	beq.n	8014408 <USBH_LL_GetSpeed+0x2c>
 8014402:	2b01      	cmp	r3, #1
 8014404:	d003      	beq.n	801440e <USBH_LL_GetSpeed+0x32>
 8014406:	e008      	b.n	801441a <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8014408:	2300      	movs	r3, #0
 801440a:	73fb      	strb	r3, [r7, #15]
    break;
 801440c:	e008      	b.n	8014420 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 801440e:	2301      	movs	r3, #1
 8014410:	73fb      	strb	r3, [r7, #15]
    break;
 8014412:	e005      	b.n	8014420 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8014414:	2302      	movs	r3, #2
 8014416:	73fb      	strb	r3, [r7, #15]
    break;
 8014418:	e002      	b.n	8014420 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 801441a:	2301      	movs	r3, #1
 801441c:	73fb      	strb	r3, [r7, #15]
    break;
 801441e:	bf00      	nop
  }
  return  speed;
 8014420:	7bfb      	ldrb	r3, [r7, #15]
}
 8014422:	4618      	mov	r0, r3
 8014424:	3710      	adds	r7, #16
 8014426:	46bd      	mov	sp, r7
 8014428:	bd80      	pop	{r7, pc}

0801442a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 801442a:	b580      	push	{r7, lr}
 801442c:	b084      	sub	sp, #16
 801442e:	af00      	add	r7, sp, #0
 8014430:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014432:	2300      	movs	r3, #0
 8014434:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8014436:	2300      	movs	r3, #0
 8014438:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 801443a:	687b      	ldr	r3, [r7, #4]
 801443c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8014440:	4618      	mov	r0, r3
 8014442:	f7f1 f9db 	bl	80057fc <HAL_HCD_ResetPort>
 8014446:	4603      	mov	r3, r0
 8014448:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 801444a:	7bfb      	ldrb	r3, [r7, #15]
 801444c:	4618      	mov	r0, r3
 801444e:	f000 f8ef 	bl	8014630 <USBH_Get_USB_Status>
 8014452:	4603      	mov	r3, r0
 8014454:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014456:	7bbb      	ldrb	r3, [r7, #14]
}
 8014458:	4618      	mov	r0, r3
 801445a:	3710      	adds	r7, #16
 801445c:	46bd      	mov	sp, r7
 801445e:	bd80      	pop	{r7, pc}

08014460 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8014460:	b580      	push	{r7, lr}
 8014462:	b082      	sub	sp, #8
 8014464:	af00      	add	r7, sp, #0
 8014466:	6078      	str	r0, [r7, #4]
 8014468:	460b      	mov	r3, r1
 801446a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 801446c:	687b      	ldr	r3, [r7, #4]
 801446e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8014472:	78fa      	ldrb	r2, [r7, #3]
 8014474:	4611      	mov	r1, r2
 8014476:	4618      	mov	r0, r3
 8014478:	f7f1 f9e3 	bl	8005842 <HAL_HCD_HC_GetXferCount>
 801447c:	4603      	mov	r3, r0
}
 801447e:	4618      	mov	r0, r3
 8014480:	3708      	adds	r7, #8
 8014482:	46bd      	mov	sp, r7
 8014484:	bd80      	pop	{r7, pc}

08014486 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 8014486:	b590      	push	{r4, r7, lr}
 8014488:	b089      	sub	sp, #36	@ 0x24
 801448a:	af04      	add	r7, sp, #16
 801448c:	6078      	str	r0, [r7, #4]
 801448e:	4608      	mov	r0, r1
 8014490:	4611      	mov	r1, r2
 8014492:	461a      	mov	r2, r3
 8014494:	4603      	mov	r3, r0
 8014496:	70fb      	strb	r3, [r7, #3]
 8014498:	460b      	mov	r3, r1
 801449a:	70bb      	strb	r3, [r7, #2]
 801449c:	4613      	mov	r3, r2
 801449e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80144a0:	2300      	movs	r3, #0
 80144a2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80144a4:	2300      	movs	r3, #0
 80144a6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 80144a8:	687b      	ldr	r3, [r7, #4]
 80144aa:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 80144ae:	787c      	ldrb	r4, [r7, #1]
 80144b0:	78ba      	ldrb	r2, [r7, #2]
 80144b2:	78f9      	ldrb	r1, [r7, #3]
 80144b4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80144b6:	9302      	str	r3, [sp, #8]
 80144b8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80144bc:	9301      	str	r3, [sp, #4]
 80144be:	f897 3020 	ldrb.w	r3, [r7, #32]
 80144c2:	9300      	str	r3, [sp, #0]
 80144c4:	4623      	mov	r3, r4
 80144c6:	f7f0 fdf3 	bl	80050b0 <HAL_HCD_HC_Init>
 80144ca:	4603      	mov	r3, r0
 80144cc:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 80144ce:	7bfb      	ldrb	r3, [r7, #15]
 80144d0:	4618      	mov	r0, r3
 80144d2:	f000 f8ad 	bl	8014630 <USBH_Get_USB_Status>
 80144d6:	4603      	mov	r3, r0
 80144d8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80144da:	7bbb      	ldrb	r3, [r7, #14]
}
 80144dc:	4618      	mov	r0, r3
 80144de:	3714      	adds	r7, #20
 80144e0:	46bd      	mov	sp, r7
 80144e2:	bd90      	pop	{r4, r7, pc}

080144e4 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80144e4:	b480      	push	{r7}
 80144e6:	b083      	sub	sp, #12
 80144e8:	af00      	add	r7, sp, #0
 80144ea:	6078      	str	r0, [r7, #4]
 80144ec:	460b      	mov	r3, r1
 80144ee:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 80144f0:	2300      	movs	r3, #0
}
 80144f2:	4618      	mov	r0, r3
 80144f4:	370c      	adds	r7, #12
 80144f6:	46bd      	mov	sp, r7
 80144f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144fc:	4770      	bx	lr

080144fe <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 80144fe:	b590      	push	{r4, r7, lr}
 8014500:	b089      	sub	sp, #36	@ 0x24
 8014502:	af04      	add	r7, sp, #16
 8014504:	6078      	str	r0, [r7, #4]
 8014506:	4608      	mov	r0, r1
 8014508:	4611      	mov	r1, r2
 801450a:	461a      	mov	r2, r3
 801450c:	4603      	mov	r3, r0
 801450e:	70fb      	strb	r3, [r7, #3]
 8014510:	460b      	mov	r3, r1
 8014512:	70bb      	strb	r3, [r7, #2]
 8014514:	4613      	mov	r3, r2
 8014516:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014518:	2300      	movs	r3, #0
 801451a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801451c:	2300      	movs	r3, #0
 801451e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8014520:	687b      	ldr	r3, [r7, #4]
 8014522:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8014526:	787c      	ldrb	r4, [r7, #1]
 8014528:	78ba      	ldrb	r2, [r7, #2]
 801452a:	78f9      	ldrb	r1, [r7, #3]
 801452c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8014530:	9303      	str	r3, [sp, #12]
 8014532:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8014534:	9302      	str	r3, [sp, #8]
 8014536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014538:	9301      	str	r3, [sp, #4]
 801453a:	f897 3020 	ldrb.w	r3, [r7, #32]
 801453e:	9300      	str	r3, [sp, #0]
 8014540:	4623      	mov	r3, r4
 8014542:	f7f0 fe6d 	bl	8005220 <HAL_HCD_HC_SubmitRequest>
 8014546:	4603      	mov	r3, r0
 8014548:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 801454a:	7bfb      	ldrb	r3, [r7, #15]
 801454c:	4618      	mov	r0, r3
 801454e:	f000 f86f 	bl	8014630 <USBH_Get_USB_Status>
 8014552:	4603      	mov	r3, r0
 8014554:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014556:	7bbb      	ldrb	r3, [r7, #14]
}
 8014558:	4618      	mov	r0, r3
 801455a:	3714      	adds	r7, #20
 801455c:	46bd      	mov	sp, r7
 801455e:	bd90      	pop	{r4, r7, pc}

08014560 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8014560:	b580      	push	{r7, lr}
 8014562:	b082      	sub	sp, #8
 8014564:	af00      	add	r7, sp, #0
 8014566:	6078      	str	r0, [r7, #4]
 8014568:	460b      	mov	r3, r1
 801456a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 801456c:	687b      	ldr	r3, [r7, #4]
 801456e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8014572:	78fa      	ldrb	r2, [r7, #3]
 8014574:	4611      	mov	r1, r2
 8014576:	4618      	mov	r0, r3
 8014578:	f7f1 f94e 	bl	8005818 <HAL_HCD_HC_GetURBState>
 801457c:	4603      	mov	r3, r0
}
 801457e:	4618      	mov	r0, r3
 8014580:	3708      	adds	r7, #8
 8014582:	46bd      	mov	sp, r7
 8014584:	bd80      	pop	{r7, pc}

08014586 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8014586:	b580      	push	{r7, lr}
 8014588:	b082      	sub	sp, #8
 801458a:	af00      	add	r7, sp, #0
 801458c:	6078      	str	r0, [r7, #4]
 801458e:	460b      	mov	r3, r1
 8014590:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8014592:	687b      	ldr	r3, [r7, #4]
 8014594:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8014598:	2b01      	cmp	r3, #1
 801459a:	d103      	bne.n	80145a4 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 801459c:	78fb      	ldrb	r3, [r7, #3]
 801459e:	4618      	mov	r0, r3
 80145a0:	f000 f872 	bl	8014688 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 80145a4:	20c8      	movs	r0, #200	@ 0xc8
 80145a6:	f7ee fd77 	bl	8003098 <HAL_Delay>
  return USBH_OK;
 80145aa:	2300      	movs	r3, #0
}
 80145ac:	4618      	mov	r0, r3
 80145ae:	3708      	adds	r7, #8
 80145b0:	46bd      	mov	sp, r7
 80145b2:	bd80      	pop	{r7, pc}

080145b4 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 80145b4:	b480      	push	{r7}
 80145b6:	b085      	sub	sp, #20
 80145b8:	af00      	add	r7, sp, #0
 80145ba:	6078      	str	r0, [r7, #4]
 80145bc:	460b      	mov	r3, r1
 80145be:	70fb      	strb	r3, [r7, #3]
 80145c0:	4613      	mov	r3, r2
 80145c2:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 80145c4:	687b      	ldr	r3, [r7, #4]
 80145c6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80145ca:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 80145cc:	78fa      	ldrb	r2, [r7, #3]
 80145ce:	68f9      	ldr	r1, [r7, #12]
 80145d0:	4613      	mov	r3, r2
 80145d2:	011b      	lsls	r3, r3, #4
 80145d4:	1a9b      	subs	r3, r3, r2
 80145d6:	009b      	lsls	r3, r3, #2
 80145d8:	440b      	add	r3, r1
 80145da:	3317      	adds	r3, #23
 80145dc:	781b      	ldrb	r3, [r3, #0]
 80145de:	2b00      	cmp	r3, #0
 80145e0:	d00a      	beq.n	80145f8 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 80145e2:	78fa      	ldrb	r2, [r7, #3]
 80145e4:	68f9      	ldr	r1, [r7, #12]
 80145e6:	4613      	mov	r3, r2
 80145e8:	011b      	lsls	r3, r3, #4
 80145ea:	1a9b      	subs	r3, r3, r2
 80145ec:	009b      	lsls	r3, r3, #2
 80145ee:	440b      	add	r3, r1
 80145f0:	333c      	adds	r3, #60	@ 0x3c
 80145f2:	78ba      	ldrb	r2, [r7, #2]
 80145f4:	701a      	strb	r2, [r3, #0]
 80145f6:	e009      	b.n	801460c <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 80145f8:	78fa      	ldrb	r2, [r7, #3]
 80145fa:	68f9      	ldr	r1, [r7, #12]
 80145fc:	4613      	mov	r3, r2
 80145fe:	011b      	lsls	r3, r3, #4
 8014600:	1a9b      	subs	r3, r3, r2
 8014602:	009b      	lsls	r3, r3, #2
 8014604:	440b      	add	r3, r1
 8014606:	333d      	adds	r3, #61	@ 0x3d
 8014608:	78ba      	ldrb	r2, [r7, #2]
 801460a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 801460c:	2300      	movs	r3, #0
}
 801460e:	4618      	mov	r0, r3
 8014610:	3714      	adds	r7, #20
 8014612:	46bd      	mov	sp, r7
 8014614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014618:	4770      	bx	lr

0801461a <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 801461a:	b580      	push	{r7, lr}
 801461c:	b082      	sub	sp, #8
 801461e:	af00      	add	r7, sp, #0
 8014620:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8014622:	6878      	ldr	r0, [r7, #4]
 8014624:	f7ee fd38 	bl	8003098 <HAL_Delay>
}
 8014628:	bf00      	nop
 801462a:	3708      	adds	r7, #8
 801462c:	46bd      	mov	sp, r7
 801462e:	bd80      	pop	{r7, pc}

08014630 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8014630:	b480      	push	{r7}
 8014632:	b085      	sub	sp, #20
 8014634:	af00      	add	r7, sp, #0
 8014636:	4603      	mov	r3, r0
 8014638:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801463a:	2300      	movs	r3, #0
 801463c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801463e:	79fb      	ldrb	r3, [r7, #7]
 8014640:	2b03      	cmp	r3, #3
 8014642:	d817      	bhi.n	8014674 <USBH_Get_USB_Status+0x44>
 8014644:	a201      	add	r2, pc, #4	@ (adr r2, 801464c <USBH_Get_USB_Status+0x1c>)
 8014646:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801464a:	bf00      	nop
 801464c:	0801465d 	.word	0x0801465d
 8014650:	08014663 	.word	0x08014663
 8014654:	08014669 	.word	0x08014669
 8014658:	0801466f 	.word	0x0801466f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 801465c:	2300      	movs	r3, #0
 801465e:	73fb      	strb	r3, [r7, #15]
    break;
 8014660:	e00b      	b.n	801467a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8014662:	2302      	movs	r3, #2
 8014664:	73fb      	strb	r3, [r7, #15]
    break;
 8014666:	e008      	b.n	801467a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8014668:	2301      	movs	r3, #1
 801466a:	73fb      	strb	r3, [r7, #15]
    break;
 801466c:	e005      	b.n	801467a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 801466e:	2302      	movs	r3, #2
 8014670:	73fb      	strb	r3, [r7, #15]
    break;
 8014672:	e002      	b.n	801467a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8014674:	2302      	movs	r3, #2
 8014676:	73fb      	strb	r3, [r7, #15]
    break;
 8014678:	bf00      	nop
  }
  return usb_status;
 801467a:	7bfb      	ldrb	r3, [r7, #15]
}
 801467c:	4618      	mov	r0, r3
 801467e:	3714      	adds	r7, #20
 8014680:	46bd      	mov	sp, r7
 8014682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014686:	4770      	bx	lr

08014688 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8014688:	b580      	push	{r7, lr}
 801468a:	b084      	sub	sp, #16
 801468c:	af00      	add	r7, sp, #0
 801468e:	4603      	mov	r3, r0
 8014690:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8014692:	79fb      	ldrb	r3, [r7, #7]
 8014694:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8014696:	79fb      	ldrb	r3, [r7, #7]
 8014698:	2b00      	cmp	r3, #0
 801469a:	d102      	bne.n	80146a2 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 801469c:	2300      	movs	r3, #0
 801469e:	73fb      	strb	r3, [r7, #15]
 80146a0:	e001      	b.n	80146a6 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 80146a2:	2301      	movs	r3, #1
 80146a4:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_5,(GPIO_PinState)data);
 80146a6:	7bfb      	ldrb	r3, [r7, #15]
 80146a8:	461a      	mov	r2, r3
 80146aa:	2120      	movs	r1, #32
 80146ac:	4803      	ldr	r0, [pc, #12]	@ (80146bc <MX_DriverVbusFS+0x34>)
 80146ae:	f7f0 fc7f 	bl	8004fb0 <HAL_GPIO_WritePin>
}
 80146b2:	bf00      	nop
 80146b4:	3710      	adds	r7, #16
 80146b6:	46bd      	mov	sp, r7
 80146b8:	bd80      	pop	{r7, pc}
 80146ba:	bf00      	nop
 80146bc:	40020c00 	.word	0x40020c00

080146c0 <malloc>:
 80146c0:	4b02      	ldr	r3, [pc, #8]	@ (80146cc <malloc+0xc>)
 80146c2:	4601      	mov	r1, r0
 80146c4:	6818      	ldr	r0, [r3, #0]
 80146c6:	f000 b82d 	b.w	8014724 <_malloc_r>
 80146ca:	bf00      	nop
 80146cc:	20012030 	.word	0x20012030

080146d0 <free>:
 80146d0:	4b02      	ldr	r3, [pc, #8]	@ (80146dc <free+0xc>)
 80146d2:	4601      	mov	r1, r0
 80146d4:	6818      	ldr	r0, [r3, #0]
 80146d6:	f000 b903 	b.w	80148e0 <_free_r>
 80146da:	bf00      	nop
 80146dc:	20012030 	.word	0x20012030

080146e0 <sbrk_aligned>:
 80146e0:	b570      	push	{r4, r5, r6, lr}
 80146e2:	4e0f      	ldr	r6, [pc, #60]	@ (8014720 <sbrk_aligned+0x40>)
 80146e4:	460c      	mov	r4, r1
 80146e6:	6831      	ldr	r1, [r6, #0]
 80146e8:	4605      	mov	r5, r0
 80146ea:	b911      	cbnz	r1, 80146f2 <sbrk_aligned+0x12>
 80146ec:	f000 f8ae 	bl	801484c <_sbrk_r>
 80146f0:	6030      	str	r0, [r6, #0]
 80146f2:	4621      	mov	r1, r4
 80146f4:	4628      	mov	r0, r5
 80146f6:	f000 f8a9 	bl	801484c <_sbrk_r>
 80146fa:	1c43      	adds	r3, r0, #1
 80146fc:	d103      	bne.n	8014706 <sbrk_aligned+0x26>
 80146fe:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8014702:	4620      	mov	r0, r4
 8014704:	bd70      	pop	{r4, r5, r6, pc}
 8014706:	1cc4      	adds	r4, r0, #3
 8014708:	f024 0403 	bic.w	r4, r4, #3
 801470c:	42a0      	cmp	r0, r4
 801470e:	d0f8      	beq.n	8014702 <sbrk_aligned+0x22>
 8014710:	1a21      	subs	r1, r4, r0
 8014712:	4628      	mov	r0, r5
 8014714:	f000 f89a 	bl	801484c <_sbrk_r>
 8014718:	3001      	adds	r0, #1
 801471a:	d1f2      	bne.n	8014702 <sbrk_aligned+0x22>
 801471c:	e7ef      	b.n	80146fe <sbrk_aligned+0x1e>
 801471e:	bf00      	nop
 8014720:	2001b974 	.word	0x2001b974

08014724 <_malloc_r>:
 8014724:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014728:	1ccd      	adds	r5, r1, #3
 801472a:	f025 0503 	bic.w	r5, r5, #3
 801472e:	3508      	adds	r5, #8
 8014730:	2d0c      	cmp	r5, #12
 8014732:	bf38      	it	cc
 8014734:	250c      	movcc	r5, #12
 8014736:	2d00      	cmp	r5, #0
 8014738:	4606      	mov	r6, r0
 801473a:	db01      	blt.n	8014740 <_malloc_r+0x1c>
 801473c:	42a9      	cmp	r1, r5
 801473e:	d904      	bls.n	801474a <_malloc_r+0x26>
 8014740:	230c      	movs	r3, #12
 8014742:	6033      	str	r3, [r6, #0]
 8014744:	2000      	movs	r0, #0
 8014746:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801474a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8014820 <_malloc_r+0xfc>
 801474e:	f000 f869 	bl	8014824 <__malloc_lock>
 8014752:	f8d8 3000 	ldr.w	r3, [r8]
 8014756:	461c      	mov	r4, r3
 8014758:	bb44      	cbnz	r4, 80147ac <_malloc_r+0x88>
 801475a:	4629      	mov	r1, r5
 801475c:	4630      	mov	r0, r6
 801475e:	f7ff ffbf 	bl	80146e0 <sbrk_aligned>
 8014762:	1c43      	adds	r3, r0, #1
 8014764:	4604      	mov	r4, r0
 8014766:	d158      	bne.n	801481a <_malloc_r+0xf6>
 8014768:	f8d8 4000 	ldr.w	r4, [r8]
 801476c:	4627      	mov	r7, r4
 801476e:	2f00      	cmp	r7, #0
 8014770:	d143      	bne.n	80147fa <_malloc_r+0xd6>
 8014772:	2c00      	cmp	r4, #0
 8014774:	d04b      	beq.n	801480e <_malloc_r+0xea>
 8014776:	6823      	ldr	r3, [r4, #0]
 8014778:	4639      	mov	r1, r7
 801477a:	4630      	mov	r0, r6
 801477c:	eb04 0903 	add.w	r9, r4, r3
 8014780:	f000 f864 	bl	801484c <_sbrk_r>
 8014784:	4581      	cmp	r9, r0
 8014786:	d142      	bne.n	801480e <_malloc_r+0xea>
 8014788:	6821      	ldr	r1, [r4, #0]
 801478a:	1a6d      	subs	r5, r5, r1
 801478c:	4629      	mov	r1, r5
 801478e:	4630      	mov	r0, r6
 8014790:	f7ff ffa6 	bl	80146e0 <sbrk_aligned>
 8014794:	3001      	adds	r0, #1
 8014796:	d03a      	beq.n	801480e <_malloc_r+0xea>
 8014798:	6823      	ldr	r3, [r4, #0]
 801479a:	442b      	add	r3, r5
 801479c:	6023      	str	r3, [r4, #0]
 801479e:	f8d8 3000 	ldr.w	r3, [r8]
 80147a2:	685a      	ldr	r2, [r3, #4]
 80147a4:	bb62      	cbnz	r2, 8014800 <_malloc_r+0xdc>
 80147a6:	f8c8 7000 	str.w	r7, [r8]
 80147aa:	e00f      	b.n	80147cc <_malloc_r+0xa8>
 80147ac:	6822      	ldr	r2, [r4, #0]
 80147ae:	1b52      	subs	r2, r2, r5
 80147b0:	d420      	bmi.n	80147f4 <_malloc_r+0xd0>
 80147b2:	2a0b      	cmp	r2, #11
 80147b4:	d917      	bls.n	80147e6 <_malloc_r+0xc2>
 80147b6:	1961      	adds	r1, r4, r5
 80147b8:	42a3      	cmp	r3, r4
 80147ba:	6025      	str	r5, [r4, #0]
 80147bc:	bf18      	it	ne
 80147be:	6059      	strne	r1, [r3, #4]
 80147c0:	6863      	ldr	r3, [r4, #4]
 80147c2:	bf08      	it	eq
 80147c4:	f8c8 1000 	streq.w	r1, [r8]
 80147c8:	5162      	str	r2, [r4, r5]
 80147ca:	604b      	str	r3, [r1, #4]
 80147cc:	4630      	mov	r0, r6
 80147ce:	f000 f82f 	bl	8014830 <__malloc_unlock>
 80147d2:	f104 000b 	add.w	r0, r4, #11
 80147d6:	1d23      	adds	r3, r4, #4
 80147d8:	f020 0007 	bic.w	r0, r0, #7
 80147dc:	1ac2      	subs	r2, r0, r3
 80147de:	bf1c      	itt	ne
 80147e0:	1a1b      	subne	r3, r3, r0
 80147e2:	50a3      	strne	r3, [r4, r2]
 80147e4:	e7af      	b.n	8014746 <_malloc_r+0x22>
 80147e6:	6862      	ldr	r2, [r4, #4]
 80147e8:	42a3      	cmp	r3, r4
 80147ea:	bf0c      	ite	eq
 80147ec:	f8c8 2000 	streq.w	r2, [r8]
 80147f0:	605a      	strne	r2, [r3, #4]
 80147f2:	e7eb      	b.n	80147cc <_malloc_r+0xa8>
 80147f4:	4623      	mov	r3, r4
 80147f6:	6864      	ldr	r4, [r4, #4]
 80147f8:	e7ae      	b.n	8014758 <_malloc_r+0x34>
 80147fa:	463c      	mov	r4, r7
 80147fc:	687f      	ldr	r7, [r7, #4]
 80147fe:	e7b6      	b.n	801476e <_malloc_r+0x4a>
 8014800:	461a      	mov	r2, r3
 8014802:	685b      	ldr	r3, [r3, #4]
 8014804:	42a3      	cmp	r3, r4
 8014806:	d1fb      	bne.n	8014800 <_malloc_r+0xdc>
 8014808:	2300      	movs	r3, #0
 801480a:	6053      	str	r3, [r2, #4]
 801480c:	e7de      	b.n	80147cc <_malloc_r+0xa8>
 801480e:	230c      	movs	r3, #12
 8014810:	6033      	str	r3, [r6, #0]
 8014812:	4630      	mov	r0, r6
 8014814:	f000 f80c 	bl	8014830 <__malloc_unlock>
 8014818:	e794      	b.n	8014744 <_malloc_r+0x20>
 801481a:	6005      	str	r5, [r0, #0]
 801481c:	e7d6      	b.n	80147cc <_malloc_r+0xa8>
 801481e:	bf00      	nop
 8014820:	2001b978 	.word	0x2001b978

08014824 <__malloc_lock>:
 8014824:	4801      	ldr	r0, [pc, #4]	@ (801482c <__malloc_lock+0x8>)
 8014826:	f000 b84b 	b.w	80148c0 <__retarget_lock_acquire_recursive>
 801482a:	bf00      	nop
 801482c:	2001bab8 	.word	0x2001bab8

08014830 <__malloc_unlock>:
 8014830:	4801      	ldr	r0, [pc, #4]	@ (8014838 <__malloc_unlock+0x8>)
 8014832:	f000 b846 	b.w	80148c2 <__retarget_lock_release_recursive>
 8014836:	bf00      	nop
 8014838:	2001bab8 	.word	0x2001bab8

0801483c <memset>:
 801483c:	4402      	add	r2, r0
 801483e:	4603      	mov	r3, r0
 8014840:	4293      	cmp	r3, r2
 8014842:	d100      	bne.n	8014846 <memset+0xa>
 8014844:	4770      	bx	lr
 8014846:	f803 1b01 	strb.w	r1, [r3], #1
 801484a:	e7f9      	b.n	8014840 <memset+0x4>

0801484c <_sbrk_r>:
 801484c:	b538      	push	{r3, r4, r5, lr}
 801484e:	4d06      	ldr	r5, [pc, #24]	@ (8014868 <_sbrk_r+0x1c>)
 8014850:	2300      	movs	r3, #0
 8014852:	4604      	mov	r4, r0
 8014854:	4608      	mov	r0, r1
 8014856:	602b      	str	r3, [r5, #0]
 8014858:	f7ee fb80 	bl	8002f5c <_sbrk>
 801485c:	1c43      	adds	r3, r0, #1
 801485e:	d102      	bne.n	8014866 <_sbrk_r+0x1a>
 8014860:	682b      	ldr	r3, [r5, #0]
 8014862:	b103      	cbz	r3, 8014866 <_sbrk_r+0x1a>
 8014864:	6023      	str	r3, [r4, #0]
 8014866:	bd38      	pop	{r3, r4, r5, pc}
 8014868:	2001bab4 	.word	0x2001bab4

0801486c <__errno>:
 801486c:	4b01      	ldr	r3, [pc, #4]	@ (8014874 <__errno+0x8>)
 801486e:	6818      	ldr	r0, [r3, #0]
 8014870:	4770      	bx	lr
 8014872:	bf00      	nop
 8014874:	20012030 	.word	0x20012030

08014878 <__libc_init_array>:
 8014878:	b570      	push	{r4, r5, r6, lr}
 801487a:	4d0d      	ldr	r5, [pc, #52]	@ (80148b0 <__libc_init_array+0x38>)
 801487c:	4c0d      	ldr	r4, [pc, #52]	@ (80148b4 <__libc_init_array+0x3c>)
 801487e:	1b64      	subs	r4, r4, r5
 8014880:	10a4      	asrs	r4, r4, #2
 8014882:	2600      	movs	r6, #0
 8014884:	42a6      	cmp	r6, r4
 8014886:	d109      	bne.n	801489c <__libc_init_array+0x24>
 8014888:	4d0b      	ldr	r5, [pc, #44]	@ (80148b8 <__libc_init_array+0x40>)
 801488a:	4c0c      	ldr	r4, [pc, #48]	@ (80148bc <__libc_init_array+0x44>)
 801488c:	f000 f872 	bl	8014974 <_init>
 8014890:	1b64      	subs	r4, r4, r5
 8014892:	10a4      	asrs	r4, r4, #2
 8014894:	2600      	movs	r6, #0
 8014896:	42a6      	cmp	r6, r4
 8014898:	d105      	bne.n	80148a6 <__libc_init_array+0x2e>
 801489a:	bd70      	pop	{r4, r5, r6, pc}
 801489c:	f855 3b04 	ldr.w	r3, [r5], #4
 80148a0:	4798      	blx	r3
 80148a2:	3601      	adds	r6, #1
 80148a4:	e7ee      	b.n	8014884 <__libc_init_array+0xc>
 80148a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80148aa:	4798      	blx	r3
 80148ac:	3601      	adds	r6, #1
 80148ae:	e7f2      	b.n	8014896 <__libc_init_array+0x1e>
 80148b0:	08014a44 	.word	0x08014a44
 80148b4:	08014a44 	.word	0x08014a44
 80148b8:	08014a44 	.word	0x08014a44
 80148bc:	08014a48 	.word	0x08014a48

080148c0 <__retarget_lock_acquire_recursive>:
 80148c0:	4770      	bx	lr

080148c2 <__retarget_lock_release_recursive>:
 80148c2:	4770      	bx	lr

080148c4 <memcpy>:
 80148c4:	440a      	add	r2, r1
 80148c6:	4291      	cmp	r1, r2
 80148c8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80148cc:	d100      	bne.n	80148d0 <memcpy+0xc>
 80148ce:	4770      	bx	lr
 80148d0:	b510      	push	{r4, lr}
 80148d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80148d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80148da:	4291      	cmp	r1, r2
 80148dc:	d1f9      	bne.n	80148d2 <memcpy+0xe>
 80148de:	bd10      	pop	{r4, pc}

080148e0 <_free_r>:
 80148e0:	b538      	push	{r3, r4, r5, lr}
 80148e2:	4605      	mov	r5, r0
 80148e4:	2900      	cmp	r1, #0
 80148e6:	d041      	beq.n	801496c <_free_r+0x8c>
 80148e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80148ec:	1f0c      	subs	r4, r1, #4
 80148ee:	2b00      	cmp	r3, #0
 80148f0:	bfb8      	it	lt
 80148f2:	18e4      	addlt	r4, r4, r3
 80148f4:	f7ff ff96 	bl	8014824 <__malloc_lock>
 80148f8:	4a1d      	ldr	r2, [pc, #116]	@ (8014970 <_free_r+0x90>)
 80148fa:	6813      	ldr	r3, [r2, #0]
 80148fc:	b933      	cbnz	r3, 801490c <_free_r+0x2c>
 80148fe:	6063      	str	r3, [r4, #4]
 8014900:	6014      	str	r4, [r2, #0]
 8014902:	4628      	mov	r0, r5
 8014904:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014908:	f7ff bf92 	b.w	8014830 <__malloc_unlock>
 801490c:	42a3      	cmp	r3, r4
 801490e:	d908      	bls.n	8014922 <_free_r+0x42>
 8014910:	6820      	ldr	r0, [r4, #0]
 8014912:	1821      	adds	r1, r4, r0
 8014914:	428b      	cmp	r3, r1
 8014916:	bf01      	itttt	eq
 8014918:	6819      	ldreq	r1, [r3, #0]
 801491a:	685b      	ldreq	r3, [r3, #4]
 801491c:	1809      	addeq	r1, r1, r0
 801491e:	6021      	streq	r1, [r4, #0]
 8014920:	e7ed      	b.n	80148fe <_free_r+0x1e>
 8014922:	461a      	mov	r2, r3
 8014924:	685b      	ldr	r3, [r3, #4]
 8014926:	b10b      	cbz	r3, 801492c <_free_r+0x4c>
 8014928:	42a3      	cmp	r3, r4
 801492a:	d9fa      	bls.n	8014922 <_free_r+0x42>
 801492c:	6811      	ldr	r1, [r2, #0]
 801492e:	1850      	adds	r0, r2, r1
 8014930:	42a0      	cmp	r0, r4
 8014932:	d10b      	bne.n	801494c <_free_r+0x6c>
 8014934:	6820      	ldr	r0, [r4, #0]
 8014936:	4401      	add	r1, r0
 8014938:	1850      	adds	r0, r2, r1
 801493a:	4283      	cmp	r3, r0
 801493c:	6011      	str	r1, [r2, #0]
 801493e:	d1e0      	bne.n	8014902 <_free_r+0x22>
 8014940:	6818      	ldr	r0, [r3, #0]
 8014942:	685b      	ldr	r3, [r3, #4]
 8014944:	6053      	str	r3, [r2, #4]
 8014946:	4408      	add	r0, r1
 8014948:	6010      	str	r0, [r2, #0]
 801494a:	e7da      	b.n	8014902 <_free_r+0x22>
 801494c:	d902      	bls.n	8014954 <_free_r+0x74>
 801494e:	230c      	movs	r3, #12
 8014950:	602b      	str	r3, [r5, #0]
 8014952:	e7d6      	b.n	8014902 <_free_r+0x22>
 8014954:	6820      	ldr	r0, [r4, #0]
 8014956:	1821      	adds	r1, r4, r0
 8014958:	428b      	cmp	r3, r1
 801495a:	bf04      	itt	eq
 801495c:	6819      	ldreq	r1, [r3, #0]
 801495e:	685b      	ldreq	r3, [r3, #4]
 8014960:	6063      	str	r3, [r4, #4]
 8014962:	bf04      	itt	eq
 8014964:	1809      	addeq	r1, r1, r0
 8014966:	6021      	streq	r1, [r4, #0]
 8014968:	6054      	str	r4, [r2, #4]
 801496a:	e7ca      	b.n	8014902 <_free_r+0x22>
 801496c:	bd38      	pop	{r3, r4, r5, pc}
 801496e:	bf00      	nop
 8014970:	2001b978 	.word	0x2001b978

08014974 <_init>:
 8014974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014976:	bf00      	nop
 8014978:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801497a:	bc08      	pop	{r3}
 801497c:	469e      	mov	lr, r3
 801497e:	4770      	bx	lr

08014980 <_fini>:
 8014980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014982:	bf00      	nop
 8014984:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014986:	bc08      	pop	{r3}
 8014988:	469e      	mov	lr, r3
 801498a:	4770      	bx	lr
