# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
# File: D:\OneDrive\Projekte\Max10\pins.csv
# Generated on: Fri Mar 02 20:41:40 2018

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
CLOCK12,Unknown,PIN_H6,2,B2_N0,,,,,,
LED0,Unknown,PIN_A8,8,B8_N0,,,,,,
LED1,Unknown,PIN_A9,8,B8_N0,,,,,,
LED2,Unknown,PIN_A11,8,B8_N0,,,,,,
LED3,Unknown,PIN_A10,8,B8_N0,,,,,,
LED4,Unknown,PIN_B10,8,B8_N0,,,,,,
LED5,Unknown,PIN_C9,8,B8_N0,,,,,,
LED6,Unknown,PIN_C10,8,B8_N0,,,,,,
LED7,Unknown,PIN_D8,8,B8_N0,,,,,,
