// Seed: 730997762
module module_0;
  static id_1(
      .id_0(1), .id_1((id_2)), .id_2(id_3)
  );
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output uwire id_2,
    output logic id_3,
    output logic id_4
);
  always @(posedge 1)
    if (1'b0 !== 1)
      assume (1 - 1);
      else begin
        id_2 = id_1;
        if (id_1) begin
          id_4 <= id_0 + 1;
        end
        wait (id_0);
        if (id_0) begin
          id_3 <= 1'b0;
          $display(1, id_0, 1, 1);
        end else $display;
      end
  assign id_3 = id_0 ? 1 : 1'b0;
  module_0();
endmodule
