// Seed: 235164479
module module_0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  always @(*) begin
    id_1 <= id_2;
    id_1 <= id_2;
    case (1'd0 == id_3)
      1 - 1: begin
        disable id_4;
        disable id_5;
        $display(1, "");
      end
      1'd0: id_1 <= {id_2, 1};
    endcase
    id_1 = id_3;
    if (1)
      if ($display == "") begin
        assign id_1 = id_3;
      end else id_1 <= 1;
    if (id_2 != id_3 - id_3) id_1 <= 1 - 1;
  end
  module_0();
  assign id_1 = id_3;
  reg id_6 = id_3;
endmodule
