{
  "Assertion 1": {
    "clock signal condition": "@(posedge clk)",
    "disable condition": "",
    "logical expression": "s_eventually (rst || sig == 1)",
    "Signals": [
      "rst",
      "sig"
    ],
    "Signal Explanations": {
      "rst": "the asynchronous reset input that initializes the counter",
      "sig": "the indicator that is set when the Gray-coded counter equals zero"
    },
    "Logical Operators": [
      "||",
      "==",
      "s_eventually"
    ],
    "Logical Operators Explanation": {
      "||": "logical OR operator, meaning at least one of the operands must be true",
      "==": "equality comparison operator, which checks if the two operands are equal",
      "s_eventually": "a temporal operator indicating that the contained condition is required to occur at some future clock cycle"
    },
    "Assertion Explaination": "the property requires that eventually either the moduleâ€™s reset control is active or the indicator that reflects a zero Gray counter value is equal to one"
  }
}