<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_mm_interconnect_0_avalon_st_adapter.vhd"
   type="VHDL"
   library="avalon_st_adapter" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_mm_interconnect_0_rsp_demux_002.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_002" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_mm_interconnect_0_cmd_mux_002.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_002" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_002" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_mm_interconnect_0_router_004.sv"
   type="SYSTEM_VERILOG"
   library="router_004" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="OCRAM_avalon_slave_0_agent_rsp_fifo" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="OCRAM_avalon_slave_0_agent" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="OCRAM_avalon_slave_0_agent" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="nios2_data_master_agent" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="OCRAM_avalon_slave_0_translator" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="nios2_data_master_translator" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_nios2_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_nios2_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_nios2_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_nios2_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_nios2_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_nios2_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_nios2_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_nios2_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_nios2_cpu.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_nios2_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_nios2_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_nios2_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_nios2_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_nios2_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_nios2_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_nios2_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_switches.vhd"
   type="VHDL"
   library="switches" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_nios2.v"
   type="VERILOG"
   library="nios2" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/reg.vhd"
   type="VHDL"
   library="OCRAM" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/avs_to_blockram_converter_CU.vhd"
   type="VHDL"
   library="OCRAM" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/avs_to_blockram_converter.vhd"
   type="VHDL"
   library="OCRAM" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_1port.vhd"
   type="VHDL"
   library="OCRAM" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/custom_OCRAM.vhd"
   type="VHDL"
   library="OCRAM" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_LEDs.vhd"
   type="VHDL"
   library="LEDs" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/altera_avalon_reset_source.vhd"
   type="VHDL"
   library="blockram_system_v1_inst_reset_bfm" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/altera_avalon_clock_source.vhd"
   type="VHDL"
   library="blockram_system_v1_inst_clk_bfm" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1.vhd"
   type="VHDL"
   library="blockram_system_v1_inst" />
 <file
   path="blockram_system_v1/testbench/blockram_system_v1_tb/simulation/blockram_system_v1_tb.vhd"
   type="VHDL" />
 <topLevel name="blockram_system_v1_tb" />
 <deviceFamily name="cyclone10lp" />
</simPackage>
