{
  "module_name": "ipu-dma.h",
  "hash_id": "e3a6510560f6c06a20638f4ac459ad7a3ed79d90b735e505d5cee7ed0d00aa54",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/dma/ipu-dma.h",
  "human_readable_source": " \n \n\n#ifndef __LINUX_DMA_IPU_DMA_H\n#define __LINUX_DMA_IPU_DMA_H\n\n#include <linux/types.h>\n#include <linux/dmaengine.h>\n\n \nenum ipu_channel {\n\tIDMAC_IC_0 = 0,\t\t \n\tIDMAC_IC_1 = 1,\t\t \n\tIDMAC_ADC_0 = 1,\n\tIDMAC_IC_2 = 2,\n\tIDMAC_ADC_1 = 2,\n\tIDMAC_IC_3 = 3,\n\tIDMAC_IC_4 = 4,\n\tIDMAC_IC_5 = 5,\n\tIDMAC_IC_6 = 6,\n\tIDMAC_IC_7 = 7,\t\t \n\tIDMAC_IC_8 = 8,\n\tIDMAC_IC_9 = 9,\n\tIDMAC_IC_10 = 10,\n\tIDMAC_IC_11 = 11,\n\tIDMAC_IC_12 = 12,\n\tIDMAC_IC_13 = 13,\n\tIDMAC_SDC_0 = 14,\t \n\tIDMAC_SDC_1 = 15,\t \n\tIDMAC_SDC_2 = 16,\n\tIDMAC_SDC_3 = 17,\n\tIDMAC_ADC_2 = 18,\n\tIDMAC_ADC_3 = 19,\n\tIDMAC_ADC_4 = 20,\n\tIDMAC_ADC_5 = 21,\n\tIDMAC_ADC_6 = 22,\n\tIDMAC_ADC_7 = 23,\n\tIDMAC_PF_0 = 24,\n\tIDMAC_PF_1 = 25,\n\tIDMAC_PF_2 = 26,\n\tIDMAC_PF_3 = 27,\n\tIDMAC_PF_4 = 28,\n\tIDMAC_PF_5 = 29,\n\tIDMAC_PF_6 = 30,\n\tIDMAC_PF_7 = 31,\n};\n\n \nenum ipu_channel_status {\n\tIPU_CHANNEL_FREE,\n\tIPU_CHANNEL_INITIALIZED,\n\tIPU_CHANNEL_READY,\n\tIPU_CHANNEL_ENABLED,\n};\n\n#define IPU_CHANNELS_NUM 32\n\nenum pixel_fmt {\n\t \n\tIPU_PIX_FMT_GENERIC,\n\tIPU_PIX_FMT_RGB332,\n\tIPU_PIX_FMT_YUV420P,\n\tIPU_PIX_FMT_YUV422P,\n\tIPU_PIX_FMT_YUV420P2,\n\tIPU_PIX_FMT_YVU422P,\n\t \n\tIPU_PIX_FMT_RGB565,\n\tIPU_PIX_FMT_RGB666,\n\tIPU_PIX_FMT_BGR666,\n\tIPU_PIX_FMT_YUYV,\n\tIPU_PIX_FMT_UYVY,\n\t \n\tIPU_PIX_FMT_RGB24,\n\tIPU_PIX_FMT_BGR24,\n\t \n\tIPU_PIX_FMT_GENERIC_32,\n\tIPU_PIX_FMT_RGB32,\n\tIPU_PIX_FMT_BGR32,\n\tIPU_PIX_FMT_ABGR32,\n\tIPU_PIX_FMT_BGRA32,\n\tIPU_PIX_FMT_RGBA32,\n};\n\nenum ipu_color_space {\n\tIPU_COLORSPACE_RGB,\n\tIPU_COLORSPACE_YCBCR,\n\tIPU_COLORSPACE_YUV\n};\n\n \nenum ipu_rotate_mode {\n\t \n\tIPU_ROTATE_NONE = 0,\n\tIPU_ROTATE_VERT_FLIP = 1,\n\tIPU_ROTATE_HORIZ_FLIP = 2,\n\tIPU_ROTATE_180 = 3,\n\tIPU_ROTATE_90_RIGHT = 4,\n\tIPU_ROTATE_90_RIGHT_VFLIP = 5,\n\tIPU_ROTATE_90_RIGHT_HFLIP = 6,\n\tIPU_ROTATE_90_LEFT = 7,\n};\n\n \nenum display_port {\n\tDISP0,\n\tDISP1,\n\tDISP2,\n\tDISP3\n};\n\nstruct idmac_video_param {\n\tunsigned short\t\tin_width;\n\tunsigned short\t\tin_height;\n\tuint32_t\t\tin_pixel_fmt;\n\tunsigned short\t\tout_width;\n\tunsigned short\t\tout_height;\n\tuint32_t\t\tout_pixel_fmt;\n\tunsigned short\t\tout_stride;\n\tbool\t\t\tgraphics_combine_en;\n\tbool\t\t\tglobal_alpha_en;\n\tbool\t\t\tkey_color_en;\n\tenum display_port\tdisp;\n\tunsigned short\t\tout_left;\n\tunsigned short\t\tout_top;\n};\n\n \nunion ipu_channel_param {\n\tstruct idmac_video_param video;\n};\n\nstruct idmac_tx_desc {\n\tstruct dma_async_tx_descriptor\ttxd;\n\tstruct scatterlist\t\t*sg;\t \n\tunsigned int\t\t\tsg_len;\t \n\tstruct list_head\t\tlist;\n};\n\nstruct idmac_channel {\n\tstruct dma_chan\t\tdma_chan;\n\tdma_cookie_t\t\tcompleted;\t \n\tunion ipu_channel_param\tparams;\n\tenum ipu_channel\tlink;\t \n\tenum ipu_channel_status\tstatus;\n\tvoid\t\t\t*client;\t \n\tunsigned int\t\tn_tx_desc;\n\tstruct idmac_tx_desc\t*desc;\t\t \n\tstruct scatterlist\t*sg[2];\t \n\tstruct list_head\tfree_list;\t \n\tstruct list_head\tqueue;\t\t \n\tspinlock_t\t\tlock;\t\t \n\tstruct mutex\t\tchan_mutex;  \n\tbool\t\t\tsec_chan_en;\n\tint\t\t\tactive_buffer;\n\tunsigned int\t\teof_irq;\n\tchar\t\t\teof_name[16];\t \n};\n\n#define to_tx_desc(tx) container_of(tx, struct idmac_tx_desc, txd)\n#define to_idmac_chan(c) container_of(c, struct idmac_channel, dma_chan)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}