-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity filtering_network is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_V_ap_vld : IN STD_LOGIC;
    input_V : IN STD_LOGIC_VECTOR (95 downto 0);
    layer7_out_0_V : OUT STD_LOGIC_VECTOR (5 downto 0);
    layer7_out_0_V_ap_vld : OUT STD_LOGIC;
    layer7_out_1_V : OUT STD_LOGIC_VECTOR (5 downto 0);
    layer7_out_1_V_ap_vld : OUT STD_LOGIC;
    layer7_out_2_V : OUT STD_LOGIC_VECTOR (5 downto 0);
    layer7_out_2_V_ap_vld : OUT STD_LOGIC;
    layer7_out_3_V : OUT STD_LOGIC_VECTOR (5 downto 0);
    layer7_out_3_V_ap_vld : OUT STD_LOGIC;
    layer7_out_4_V : OUT STD_LOGIC_VECTOR (5 downto 0);
    layer7_out_4_V_ap_vld : OUT STD_LOGIC;
    layer7_out_5_V : OUT STD_LOGIC_VECTOR (5 downto 0);
    layer7_out_5_V_ap_vld : OUT STD_LOGIC;
    layer7_out_6_V : OUT STD_LOGIC_VECTOR (5 downto 0);
    layer7_out_6_V_ap_vld : OUT STD_LOGIC;
    layer7_out_7_V : OUT STD_LOGIC_VECTOR (5 downto 0);
    layer7_out_7_V_ap_vld : OUT STD_LOGIC;
    layer7_out_8_V : OUT STD_LOGIC_VECTOR (5 downto 0);
    layer7_out_8_V_ap_vld : OUT STD_LOGIC;
    layer7_out_9_V : OUT STD_LOGIC_VECTOR (5 downto 0);
    layer7_out_9_V_ap_vld : OUT STD_LOGIC;
    layer7_out_10_V : OUT STD_LOGIC_VECTOR (5 downto 0);
    layer7_out_10_V_ap_vld : OUT STD_LOGIC;
    layer7_out_11_V : OUT STD_LOGIC_VECTOR (5 downto 0);
    layer7_out_11_V_ap_vld : OUT STD_LOGIC;
    layer7_out_12_V : OUT STD_LOGIC_VECTOR (5 downto 0);
    layer7_out_12_V_ap_vld : OUT STD_LOGIC;
    layer7_out_13_V : OUT STD_LOGIC_VECTOR (5 downto 0);
    layer7_out_13_V_ap_vld : OUT STD_LOGIC;
    layer7_out_14_V : OUT STD_LOGIC_VECTOR (5 downto 0);
    layer7_out_14_V_ap_vld : OUT STD_LOGIC;
    layer7_out_15_V : OUT STD_LOGIC_VECTOR (5 downto 0);
    layer7_out_15_V_ap_vld : OUT STD_LOGIC;
    const_size_in_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    const_size_in_1_ap_vld : OUT STD_LOGIC;
    const_size_out_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    const_size_out_1_ap_vld : OUT STD_LOGIC );
end;


architecture behav of filtering_network is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "filtering_network,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcku115-flvb2104-2-i,HLS_INPUT_CLOCK=12.500000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=9.375250,HLS_SYN_LAT=3,HLS_SYN_TPT=1,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=500,HLS_SYN_LUT=24524,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv96_0 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv16_10 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal input_V_ap_vld_in_sig : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal input_V_preg : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal input_V_in_sig : STD_LOGIC_VECTOR (95 downto 0);
    signal input_V_ap_vld_preg : STD_LOGIC := '0';
    signal input_V_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal layer4_out_0_V_reg_610 : STD_LOGIC_VECTOR (6 downto 0);
    signal layer4_out_1_V_reg_615 : STD_LOGIC_VECTOR (6 downto 0);
    signal layer4_out_2_V_reg_620 : STD_LOGIC_VECTOR (6 downto 0);
    signal layer4_out_3_V_reg_625 : STD_LOGIC_VECTOR (6 downto 0);
    signal layer4_out_4_V_reg_630 : STD_LOGIC_VECTOR (6 downto 0);
    signal layer4_out_5_V_reg_635 : STD_LOGIC_VECTOR (6 downto 0);
    signal layer4_out_6_V_reg_640 : STD_LOGIC_VECTOR (6 downto 0);
    signal layer4_out_7_V_reg_645 : STD_LOGIC_VECTOR (6 downto 0);
    signal layer4_out_8_V_reg_650 : STD_LOGIC_VECTOR (6 downto 0);
    signal layer4_out_9_V_reg_655 : STD_LOGIC_VECTOR (6 downto 0);
    signal layer4_out_10_V_reg_660 : STD_LOGIC_VECTOR (6 downto 0);
    signal layer4_out_11_V_reg_665 : STD_LOGIC_VECTOR (6 downto 0);
    signal layer4_out_12_V_reg_670 : STD_LOGIC_VECTOR (6 downto 0);
    signal layer4_out_13_V_reg_675 : STD_LOGIC_VECTOR (6 downto 0);
    signal layer4_out_14_V_reg_680 : STD_LOGIC_VECTOR (6 downto 0);
    signal layer4_out_15_V_reg_685 : STD_LOGIC_VECTOR (6 downto 0);
    signal layer4_out_16_V_reg_690 : STD_LOGIC_VECTOR (6 downto 0);
    signal layer4_out_17_V_reg_695 : STD_LOGIC_VECTOR (6 downto 0);
    signal layer4_out_18_V_reg_700 : STD_LOGIC_VECTOR (6 downto 0);
    signal layer4_out_19_V_reg_705 : STD_LOGIC_VECTOR (6 downto 0);
    signal layer5_out_0_V_reg_710 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer5_out_1_V_reg_715 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer5_out_2_V_reg_720 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer5_out_3_V_reg_725 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer5_out_4_V_reg_730 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer5_out_5_V_reg_735 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer5_out_6_V_reg_740 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer5_out_7_V_reg_745 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer5_out_8_V_reg_750 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer5_out_9_V_reg_755 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer5_out_10_V_reg_760 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer5_out_11_V_reg_765 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer5_out_12_V_reg_770 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer5_out_13_V_reg_775 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer5_out_14_V_reg_780 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer5_out_15_V_reg_785 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal call_ret2_dense_latency_0_0_0_1_fu_210_ap_ready : STD_LOGIC;
    signal call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_dense_latency_0_0_0_s_fu_234_ap_ready : STD_LOGIC;
    signal call_ret_dense_latency_0_0_0_s_fu_234_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_dense_latency_0_0_0_s_fu_234_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_dense_latency_0_0_0_s_fu_234_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_dense_latency_0_0_0_s_fu_234_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_dense_latency_0_0_0_s_fu_234_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_dense_latency_0_0_0_s_fu_234_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_dense_latency_0_0_0_s_fu_234_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_dense_latency_0_0_0_s_fu_234_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_dense_latency_0_0_0_s_fu_234_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_dense_latency_0_0_0_s_fu_234_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_dense_latency_0_0_0_s_fu_234_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_dense_latency_0_0_0_s_fu_234_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_dense_latency_0_0_0_s_fu_234_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_dense_latency_0_0_0_s_fu_234_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_dense_latency_0_0_0_s_fu_234_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_dense_latency_0_0_0_s_fu_234_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_dense_latency_0_0_0_s_fu_234_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_dense_latency_0_0_0_s_fu_234_ap_return_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_dense_latency_0_0_0_s_fu_234_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_dense_latency_0_0_0_s_fu_234_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_sigmoid_fu_240_ap_start : STD_LOGIC;
    signal grp_sigmoid_fu_240_ap_done : STD_LOGIC;
    signal grp_sigmoid_fu_240_ap_idle : STD_LOGIC;
    signal grp_sigmoid_fu_240_ap_ready : STD_LOGIC;
    signal grp_sigmoid_fu_240_ap_ce : STD_LOGIC;
    signal grp_sigmoid_fu_240_ap_return_0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_sigmoid_fu_240_ap_return_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_sigmoid_fu_240_ap_return_2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_sigmoid_fu_240_ap_return_3 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_sigmoid_fu_240_ap_return_4 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_sigmoid_fu_240_ap_return_5 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_sigmoid_fu_240_ap_return_6 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_sigmoid_fu_240_ap_return_7 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_sigmoid_fu_240_ap_return_8 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_sigmoid_fu_240_ap_return_9 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_sigmoid_fu_240_ap_return_10 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_sigmoid_fu_240_ap_return_11 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_sigmoid_fu_240_ap_return_12 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_sigmoid_fu_240_ap_return_13 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_sigmoid_fu_240_ap_return_14 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_sigmoid_fu_240_ap_return_15 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call85 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call85 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call85 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call85 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp65 : BOOLEAN;
    signal call_ret1_relu_fu_262_ap_ready : STD_LOGIC;
    signal call_ret1_relu_fu_262_ap_return_0 : STD_LOGIC_VECTOR (6 downto 0);
    signal call_ret1_relu_fu_262_ap_return_1 : STD_LOGIC_VECTOR (6 downto 0);
    signal call_ret1_relu_fu_262_ap_return_2 : STD_LOGIC_VECTOR (6 downto 0);
    signal call_ret1_relu_fu_262_ap_return_3 : STD_LOGIC_VECTOR (6 downto 0);
    signal call_ret1_relu_fu_262_ap_return_4 : STD_LOGIC_VECTOR (6 downto 0);
    signal call_ret1_relu_fu_262_ap_return_5 : STD_LOGIC_VECTOR (6 downto 0);
    signal call_ret1_relu_fu_262_ap_return_6 : STD_LOGIC_VECTOR (6 downto 0);
    signal call_ret1_relu_fu_262_ap_return_7 : STD_LOGIC_VECTOR (6 downto 0);
    signal call_ret1_relu_fu_262_ap_return_8 : STD_LOGIC_VECTOR (6 downto 0);
    signal call_ret1_relu_fu_262_ap_return_9 : STD_LOGIC_VECTOR (6 downto 0);
    signal call_ret1_relu_fu_262_ap_return_10 : STD_LOGIC_VECTOR (6 downto 0);
    signal call_ret1_relu_fu_262_ap_return_11 : STD_LOGIC_VECTOR (6 downto 0);
    signal call_ret1_relu_fu_262_ap_return_12 : STD_LOGIC_VECTOR (6 downto 0);
    signal call_ret1_relu_fu_262_ap_return_13 : STD_LOGIC_VECTOR (6 downto 0);
    signal call_ret1_relu_fu_262_ap_return_14 : STD_LOGIC_VECTOR (6 downto 0);
    signal call_ret1_relu_fu_262_ap_return_15 : STD_LOGIC_VECTOR (6 downto 0);
    signal call_ret1_relu_fu_262_ap_return_16 : STD_LOGIC_VECTOR (6 downto 0);
    signal call_ret1_relu_fu_262_ap_return_17 : STD_LOGIC_VECTOR (6 downto 0);
    signal call_ret1_relu_fu_262_ap_return_18 : STD_LOGIC_VECTOR (6 downto 0);
    signal call_ret1_relu_fu_262_ap_return_19 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sigmoid_fu_240_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to2 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component dense_latency_0_0_0_1 IS
    port (
        ap_ready : OUT STD_LOGIC;
        data_0_V_read : IN STD_LOGIC_VECTOR (6 downto 0);
        data_1_V_read : IN STD_LOGIC_VECTOR (6 downto 0);
        data_2_V_read : IN STD_LOGIC_VECTOR (6 downto 0);
        data_3_V_read : IN STD_LOGIC_VECTOR (6 downto 0);
        data_4_V_read : IN STD_LOGIC_VECTOR (6 downto 0);
        data_5_V_read : IN STD_LOGIC_VECTOR (6 downto 0);
        data_6_V_read : IN STD_LOGIC_VECTOR (6 downto 0);
        data_7_V_read : IN STD_LOGIC_VECTOR (6 downto 0);
        data_8_V_read : IN STD_LOGIC_VECTOR (6 downto 0);
        data_9_V_read : IN STD_LOGIC_VECTOR (6 downto 0);
        data_10_V_read : IN STD_LOGIC_VECTOR (6 downto 0);
        data_11_V_read : IN STD_LOGIC_VECTOR (6 downto 0);
        data_12_V_read : IN STD_LOGIC_VECTOR (6 downto 0);
        data_13_V_read : IN STD_LOGIC_VECTOR (6 downto 0);
        data_14_V_read : IN STD_LOGIC_VECTOR (6 downto 0);
        data_15_V_read : IN STD_LOGIC_VECTOR (6 downto 0);
        data_16_V_read : IN STD_LOGIC_VECTOR (6 downto 0);
        data_17_V_read : IN STD_LOGIC_VECTOR (6 downto 0);
        data_18_V_read : IN STD_LOGIC_VECTOR (6 downto 0);
        data_19_V_read : IN STD_LOGIC_VECTOR (6 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dense_latency_0_0_0_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        data_V_read : IN STD_LOGIC_VECTOR (95 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component sigmoid IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        data_0_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_1_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_2_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_3_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_4_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_5_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_6_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_7_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_8_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_9_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_10_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_11_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_12_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_13_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_14_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_15_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component relu IS
    port (
        ap_ready : OUT STD_LOGIC;
        data_0_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_1_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_2_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_3_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_4_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_5_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_6_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_7_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_8_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_9_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_10_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_11_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_12_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_13_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_14_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_15_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_16_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_17_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_18_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        data_19_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;



begin
    call_ret2_dense_latency_0_0_0_1_fu_210 : component dense_latency_0_0_0_1
    port map (
        ap_ready => call_ret2_dense_latency_0_0_0_1_fu_210_ap_ready,
        data_0_V_read => layer4_out_0_V_reg_610,
        data_1_V_read => layer4_out_1_V_reg_615,
        data_2_V_read => layer4_out_2_V_reg_620,
        data_3_V_read => layer4_out_3_V_reg_625,
        data_4_V_read => layer4_out_4_V_reg_630,
        data_5_V_read => layer4_out_5_V_reg_635,
        data_6_V_read => layer4_out_6_V_reg_640,
        data_7_V_read => layer4_out_7_V_reg_645,
        data_8_V_read => layer4_out_8_V_reg_650,
        data_9_V_read => layer4_out_9_V_reg_655,
        data_10_V_read => layer4_out_10_V_reg_660,
        data_11_V_read => layer4_out_11_V_reg_665,
        data_12_V_read => layer4_out_12_V_reg_670,
        data_13_V_read => layer4_out_13_V_reg_675,
        data_14_V_read => layer4_out_14_V_reg_680,
        data_15_V_read => layer4_out_15_V_reg_685,
        data_16_V_read => layer4_out_16_V_reg_690,
        data_17_V_read => layer4_out_17_V_reg_695,
        data_18_V_read => layer4_out_18_V_reg_700,
        data_19_V_read => layer4_out_19_V_reg_705,
        ap_return_0 => call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_0,
        ap_return_1 => call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_1,
        ap_return_2 => call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_2,
        ap_return_3 => call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_3,
        ap_return_4 => call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_4,
        ap_return_5 => call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_5,
        ap_return_6 => call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_6,
        ap_return_7 => call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_7,
        ap_return_8 => call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_8,
        ap_return_9 => call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_9,
        ap_return_10 => call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_10,
        ap_return_11 => call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_11,
        ap_return_12 => call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_12,
        ap_return_13 => call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_13,
        ap_return_14 => call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_14,
        ap_return_15 => call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_15);

    call_ret_dense_latency_0_0_0_s_fu_234 : component dense_latency_0_0_0_s
    port map (
        ap_ready => call_ret_dense_latency_0_0_0_s_fu_234_ap_ready,
        data_V_read => input_V_in_sig,
        ap_return_0 => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_0,
        ap_return_1 => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_1,
        ap_return_2 => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_2,
        ap_return_3 => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_3,
        ap_return_4 => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_4,
        ap_return_5 => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_5,
        ap_return_6 => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_6,
        ap_return_7 => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_7,
        ap_return_8 => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_8,
        ap_return_9 => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_9,
        ap_return_10 => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_10,
        ap_return_11 => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_11,
        ap_return_12 => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_12,
        ap_return_13 => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_13,
        ap_return_14 => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_14,
        ap_return_15 => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_15,
        ap_return_16 => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_16,
        ap_return_17 => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_17,
        ap_return_18 => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_18,
        ap_return_19 => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_19);

    grp_sigmoid_fu_240 : component sigmoid
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sigmoid_fu_240_ap_start,
        ap_done => grp_sigmoid_fu_240_ap_done,
        ap_idle => grp_sigmoid_fu_240_ap_idle,
        ap_ready => grp_sigmoid_fu_240_ap_ready,
        ap_ce => grp_sigmoid_fu_240_ap_ce,
        data_0_V_read => layer5_out_0_V_reg_710,
        data_1_V_read => layer5_out_1_V_reg_715,
        data_2_V_read => layer5_out_2_V_reg_720,
        data_3_V_read => layer5_out_3_V_reg_725,
        data_4_V_read => layer5_out_4_V_reg_730,
        data_5_V_read => layer5_out_5_V_reg_735,
        data_6_V_read => layer5_out_6_V_reg_740,
        data_7_V_read => layer5_out_7_V_reg_745,
        data_8_V_read => layer5_out_8_V_reg_750,
        data_9_V_read => layer5_out_9_V_reg_755,
        data_10_V_read => layer5_out_10_V_reg_760,
        data_11_V_read => layer5_out_11_V_reg_765,
        data_12_V_read => layer5_out_12_V_reg_770,
        data_13_V_read => layer5_out_13_V_reg_775,
        data_14_V_read => layer5_out_14_V_reg_780,
        data_15_V_read => layer5_out_15_V_reg_785,
        ap_return_0 => grp_sigmoid_fu_240_ap_return_0,
        ap_return_1 => grp_sigmoid_fu_240_ap_return_1,
        ap_return_2 => grp_sigmoid_fu_240_ap_return_2,
        ap_return_3 => grp_sigmoid_fu_240_ap_return_3,
        ap_return_4 => grp_sigmoid_fu_240_ap_return_4,
        ap_return_5 => grp_sigmoid_fu_240_ap_return_5,
        ap_return_6 => grp_sigmoid_fu_240_ap_return_6,
        ap_return_7 => grp_sigmoid_fu_240_ap_return_7,
        ap_return_8 => grp_sigmoid_fu_240_ap_return_8,
        ap_return_9 => grp_sigmoid_fu_240_ap_return_9,
        ap_return_10 => grp_sigmoid_fu_240_ap_return_10,
        ap_return_11 => grp_sigmoid_fu_240_ap_return_11,
        ap_return_12 => grp_sigmoid_fu_240_ap_return_12,
        ap_return_13 => grp_sigmoid_fu_240_ap_return_13,
        ap_return_14 => grp_sigmoid_fu_240_ap_return_14,
        ap_return_15 => grp_sigmoid_fu_240_ap_return_15);

    call_ret1_relu_fu_262 : component relu
    port map (
        ap_ready => call_ret1_relu_fu_262_ap_ready,
        data_0_V_read => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_0,
        data_1_V_read => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_1,
        data_2_V_read => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_2,
        data_3_V_read => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_3,
        data_4_V_read => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_4,
        data_5_V_read => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_5,
        data_6_V_read => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_6,
        data_7_V_read => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_7,
        data_8_V_read => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_8,
        data_9_V_read => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_9,
        data_10_V_read => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_10,
        data_11_V_read => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_11,
        data_12_V_read => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_12,
        data_13_V_read => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_13,
        data_14_V_read => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_14,
        data_15_V_read => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_15,
        data_16_V_read => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_16,
        data_17_V_read => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_17,
        data_18_V_read => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_18,
        data_19_V_read => call_ret_dense_latency_0_0_0_s_fu_234_ap_return_19,
        ap_return_0 => call_ret1_relu_fu_262_ap_return_0,
        ap_return_1 => call_ret1_relu_fu_262_ap_return_1,
        ap_return_2 => call_ret1_relu_fu_262_ap_return_2,
        ap_return_3 => call_ret1_relu_fu_262_ap_return_3,
        ap_return_4 => call_ret1_relu_fu_262_ap_return_4,
        ap_return_5 => call_ret1_relu_fu_262_ap_return_5,
        ap_return_6 => call_ret1_relu_fu_262_ap_return_6,
        ap_return_7 => call_ret1_relu_fu_262_ap_return_7,
        ap_return_8 => call_ret1_relu_fu_262_ap_return_8,
        ap_return_9 => call_ret1_relu_fu_262_ap_return_9,
        ap_return_10 => call_ret1_relu_fu_262_ap_return_10,
        ap_return_11 => call_ret1_relu_fu_262_ap_return_11,
        ap_return_12 => call_ret1_relu_fu_262_ap_return_12,
        ap_return_13 => call_ret1_relu_fu_262_ap_return_13,
        ap_return_14 => call_ret1_relu_fu_262_ap_return_14,
        ap_return_15 => call_ret1_relu_fu_262_ap_return_15,
        ap_return_16 => call_ret1_relu_fu_262_ap_return_16,
        ap_return_17 => call_ret1_relu_fu_262_ap_return_17,
        ap_return_18 => call_ret1_relu_fu_262_ap_return_18,
        ap_return_19 => call_ret1_relu_fu_262_ap_return_19);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    grp_sigmoid_fu_240_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sigmoid_fu_240_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_sigmoid_fu_240_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sigmoid_fu_240_ap_ready = ap_const_logic_1)) then 
                    grp_sigmoid_fu_240_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    input_V_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                input_V_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    input_V_ap_vld_preg <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (input_V_ap_vld = ap_const_logic_1))) then 
                    input_V_ap_vld_preg <= input_V_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    input_V_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                input_V_preg <= ap_const_lv96_0;
            else
                if ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (input_V_ap_vld = ap_const_logic_1))) then 
                    input_V_preg <= input_V;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                layer4_out_0_V_reg_610 <= call_ret1_relu_fu_262_ap_return_0;
                layer4_out_10_V_reg_660 <= call_ret1_relu_fu_262_ap_return_10;
                layer4_out_11_V_reg_665 <= call_ret1_relu_fu_262_ap_return_11;
                layer4_out_12_V_reg_670 <= call_ret1_relu_fu_262_ap_return_12;
                layer4_out_13_V_reg_675 <= call_ret1_relu_fu_262_ap_return_13;
                layer4_out_14_V_reg_680 <= call_ret1_relu_fu_262_ap_return_14;
                layer4_out_15_V_reg_685 <= call_ret1_relu_fu_262_ap_return_15;
                layer4_out_16_V_reg_690 <= call_ret1_relu_fu_262_ap_return_16;
                layer4_out_17_V_reg_695 <= call_ret1_relu_fu_262_ap_return_17;
                layer4_out_18_V_reg_700 <= call_ret1_relu_fu_262_ap_return_18;
                layer4_out_19_V_reg_705 <= call_ret1_relu_fu_262_ap_return_19;
                layer4_out_1_V_reg_615 <= call_ret1_relu_fu_262_ap_return_1;
                layer4_out_2_V_reg_620 <= call_ret1_relu_fu_262_ap_return_2;
                layer4_out_3_V_reg_625 <= call_ret1_relu_fu_262_ap_return_3;
                layer4_out_4_V_reg_630 <= call_ret1_relu_fu_262_ap_return_4;
                layer4_out_5_V_reg_635 <= call_ret1_relu_fu_262_ap_return_5;
                layer4_out_6_V_reg_640 <= call_ret1_relu_fu_262_ap_return_6;
                layer4_out_7_V_reg_645 <= call_ret1_relu_fu_262_ap_return_7;
                layer4_out_8_V_reg_650 <= call_ret1_relu_fu_262_ap_return_8;
                layer4_out_9_V_reg_655 <= call_ret1_relu_fu_262_ap_return_9;
                layer5_out_0_V_reg_710 <= call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_0;
                layer5_out_10_V_reg_760 <= call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_10;
                layer5_out_11_V_reg_765 <= call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_11;
                layer5_out_12_V_reg_770 <= call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_12;
                layer5_out_13_V_reg_775 <= call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_13;
                layer5_out_14_V_reg_780 <= call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_14;
                layer5_out_15_V_reg_785 <= call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_15;
                layer5_out_1_V_reg_715 <= call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_1;
                layer5_out_2_V_reg_720 <= call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_2;
                layer5_out_3_V_reg_725 <= call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_3;
                layer5_out_4_V_reg_730 <= call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_4;
                layer5_out_5_V_reg_735 <= call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_5;
                layer5_out_6_V_reg_740 <= call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_6;
                layer5_out_7_V_reg_745 <= call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_7;
                layer5_out_8_V_reg_750 <= call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_8;
                layer5_out_9_V_reg_755 <= call_ret2_dense_latency_0_0_0_1_fu_210_ap_return_9;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, input_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (input_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, input_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (input_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp65_assign_proc : process(ap_start, input_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp65 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (input_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, input_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (input_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, input_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (input_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call85_assign_proc : process(ap_start, input_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call85 <= ((ap_start = ap_const_logic_0) or (input_V_ap_vld_in_sig = ap_const_logic_0));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to2)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to2 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    const_size_in_1 <= ap_const_lv16_10;

    const_size_in_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            const_size_in_1_ap_vld <= ap_const_logic_1;
        else 
            const_size_in_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    const_size_out_1 <= ap_const_lv16_10;

    const_size_out_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            const_size_out_1_ap_vld <= ap_const_logic_1;
        else 
            const_size_out_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    grp_sigmoid_fu_240_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp65)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp65) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sigmoid_fu_240_ap_ce <= ap_const_logic_1;
        else 
            grp_sigmoid_fu_240_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sigmoid_fu_240_ap_start <= grp_sigmoid_fu_240_ap_start_reg;

    input_V_ap_vld_in_sig_assign_proc : process(input_V_ap_vld, input_V_ap_vld_preg)
    begin
        if ((input_V_ap_vld = ap_const_logic_1)) then 
            input_V_ap_vld_in_sig <= input_V_ap_vld;
        else 
            input_V_ap_vld_in_sig <= input_V_ap_vld_preg;
        end if; 
    end process;


    input_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, input_V_ap_vld, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_V_blk_n <= input_V_ap_vld;
        else 
            input_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    input_V_in_sig_assign_proc : process(input_V_ap_vld, input_V, input_V_preg)
    begin
        if ((input_V_ap_vld = ap_const_logic_1)) then 
            input_V_in_sig <= input_V;
        else 
            input_V_in_sig <= input_V_preg;
        end if; 
    end process;

    layer7_out_0_V <= grp_sigmoid_fu_240_ap_return_0;

    layer7_out_0_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            layer7_out_0_V_ap_vld <= ap_const_logic_1;
        else 
            layer7_out_0_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer7_out_10_V <= grp_sigmoid_fu_240_ap_return_10;

    layer7_out_10_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            layer7_out_10_V_ap_vld <= ap_const_logic_1;
        else 
            layer7_out_10_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer7_out_11_V <= grp_sigmoid_fu_240_ap_return_11;

    layer7_out_11_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            layer7_out_11_V_ap_vld <= ap_const_logic_1;
        else 
            layer7_out_11_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer7_out_12_V <= grp_sigmoid_fu_240_ap_return_12;

    layer7_out_12_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            layer7_out_12_V_ap_vld <= ap_const_logic_1;
        else 
            layer7_out_12_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer7_out_13_V <= grp_sigmoid_fu_240_ap_return_13;

    layer7_out_13_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            layer7_out_13_V_ap_vld <= ap_const_logic_1;
        else 
            layer7_out_13_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer7_out_14_V <= grp_sigmoid_fu_240_ap_return_14;

    layer7_out_14_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            layer7_out_14_V_ap_vld <= ap_const_logic_1;
        else 
            layer7_out_14_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer7_out_15_V <= grp_sigmoid_fu_240_ap_return_15;

    layer7_out_15_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            layer7_out_15_V_ap_vld <= ap_const_logic_1;
        else 
            layer7_out_15_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer7_out_1_V <= grp_sigmoid_fu_240_ap_return_1;

    layer7_out_1_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            layer7_out_1_V_ap_vld <= ap_const_logic_1;
        else 
            layer7_out_1_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer7_out_2_V <= grp_sigmoid_fu_240_ap_return_2;

    layer7_out_2_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            layer7_out_2_V_ap_vld <= ap_const_logic_1;
        else 
            layer7_out_2_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer7_out_3_V <= grp_sigmoid_fu_240_ap_return_3;

    layer7_out_3_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            layer7_out_3_V_ap_vld <= ap_const_logic_1;
        else 
            layer7_out_3_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer7_out_4_V <= grp_sigmoid_fu_240_ap_return_4;

    layer7_out_4_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            layer7_out_4_V_ap_vld <= ap_const_logic_1;
        else 
            layer7_out_4_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer7_out_5_V <= grp_sigmoid_fu_240_ap_return_5;

    layer7_out_5_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            layer7_out_5_V_ap_vld <= ap_const_logic_1;
        else 
            layer7_out_5_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer7_out_6_V <= grp_sigmoid_fu_240_ap_return_6;

    layer7_out_6_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            layer7_out_6_V_ap_vld <= ap_const_logic_1;
        else 
            layer7_out_6_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer7_out_7_V <= grp_sigmoid_fu_240_ap_return_7;

    layer7_out_7_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            layer7_out_7_V_ap_vld <= ap_const_logic_1;
        else 
            layer7_out_7_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer7_out_8_V <= grp_sigmoid_fu_240_ap_return_8;

    layer7_out_8_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            layer7_out_8_V_ap_vld <= ap_const_logic_1;
        else 
            layer7_out_8_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer7_out_9_V <= grp_sigmoid_fu_240_ap_return_9;

    layer7_out_9_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            layer7_out_9_V_ap_vld <= ap_const_logic_1;
        else 
            layer7_out_9_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
