
led_panel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a68  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000200  08004b78  08004b78  00005b78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d78  08004d78  00006064  2**0
                  CONTENTS
  4 .ARM          00000000  08004d78  08004d78  00006064  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004d78  08004d78  00006064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d78  08004d78  00005d78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004d7c  08004d7c  00005d7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08004d80  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001a7c  20000068  08004de4  00006068  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20001ae4  08004de4  00006ae4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006064  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b0ef  00000000  00000000  0000608d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020ac  00000000  00000000  0001117c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d18  00000000  00000000  00013228  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a21  00000000  00000000  00013f40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002a91  00000000  00000000  00014961  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e04c  00000000  00000000  000173f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008cd90  00000000  00000000  0002543e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b21ce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003cfc  00000000  00000000  000b2214  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  000b5f10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000068 	.word	0x20000068
 800012c:	00000000 	.word	0x00000000
 8000130:	08004b60 	.word	0x08004b60

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000006c 	.word	0x2000006c
 800014c:	08004b60 	.word	0x08004b60

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_d2iz>:
 80009fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a00:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a04:	d215      	bcs.n	8000a32 <__aeabi_d2iz+0x36>
 8000a06:	d511      	bpl.n	8000a2c <__aeabi_d2iz+0x30>
 8000a08:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a0c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a10:	d912      	bls.n	8000a38 <__aeabi_d2iz+0x3c>
 8000a12:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a16:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a1a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a1e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a22:	fa23 f002 	lsr.w	r0, r3, r2
 8000a26:	bf18      	it	ne
 8000a28:	4240      	negne	r0, r0
 8000a2a:	4770      	bx	lr
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a36:	d105      	bne.n	8000a44 <__aeabi_d2iz+0x48>
 8000a38:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a3c:	bf08      	it	eq
 8000a3e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop

08000a4c <on_event>:
#include "event.h"


static uint8_t is_button_held = 0;

void on_event() {
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	af00      	add	r7, sp, #0
	if ((HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin) == GPIO_PIN_RESET)) {
 8000a50:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a54:	480e      	ldr	r0, [pc, #56]	@ (8000a90 <on_event+0x44>)
 8000a56:	f001 fb09 	bl	800206c <HAL_GPIO_ReadPin>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d10c      	bne.n	8000a7a <on_event+0x2e>
		if (!is_button_held) {
 8000a60:	4b0c      	ldr	r3, [pc, #48]	@ (8000a94 <on_event+0x48>)
 8000a62:	781b      	ldrb	r3, [r3, #0]
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d105      	bne.n	8000a74 <on_event+0x28>
			is_button_held = 1;
 8000a68:	4b0a      	ldr	r3, [pc, #40]	@ (8000a94 <on_event+0x48>)
 8000a6a:	2201      	movs	r2, #1
 8000a6c:	701a      	strb	r2, [r3, #0]
			on_button_pressed();
 8000a6e:	f000 fe33 	bl	80016d8 <on_button_pressed>
		if (is_button_held) {
			is_button_held = 0;
			on_button_released();
		}
	}
}
 8000a72:	e00b      	b.n	8000a8c <on_event+0x40>
			on_button_held();
 8000a74:	f000 fe36 	bl	80016e4 <on_button_held>
}
 8000a78:	e008      	b.n	8000a8c <on_event+0x40>
		if (is_button_held) {
 8000a7a:	4b06      	ldr	r3, [pc, #24]	@ (8000a94 <on_event+0x48>)
 8000a7c:	781b      	ldrb	r3, [r3, #0]
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d004      	beq.n	8000a8c <on_event+0x40>
			is_button_held = 0;
 8000a82:	4b04      	ldr	r3, [pc, #16]	@ (8000a94 <on_event+0x48>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	701a      	strb	r2, [r3, #0]
			on_button_released();
 8000a88:	f000 fe32 	bl	80016f0 <on_button_released>
}
 8000a8c:	bf00      	nop
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	40011000 	.word	0x40011000
 8000a94:	20000084 	.word	0x20000084

08000a98 <get_tick_delta_time>:
/* USER CODE BEGIN 0 */

double DeltaTime = 0;

uint32_t last_tick_time = 0;
uint32_t get_tick_delta_time() {
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b082      	sub	sp, #8
 8000a9c:	af00      	add	r7, sp, #0
    uint32_t current_time = HAL_GetTick();
 8000a9e:	f001 f849 	bl	8001b34 <HAL_GetTick>
 8000aa2:	6078      	str	r0, [r7, #4]
    uint32_t tick_delta_time = current_time - last_tick_time;
 8000aa4:	4b06      	ldr	r3, [pc, #24]	@ (8000ac0 <get_tick_delta_time+0x28>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	687a      	ldr	r2, [r7, #4]
 8000aaa:	1ad3      	subs	r3, r2, r3
 8000aac:	603b      	str	r3, [r7, #0]
    last_tick_time = current_time;
 8000aae:	4a04      	ldr	r2, [pc, #16]	@ (8000ac0 <get_tick_delta_time+0x28>)
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	6013      	str	r3, [r2, #0]
    return tick_delta_time;
 8000ab4:	683b      	ldr	r3, [r7, #0]
}
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	3708      	adds	r7, #8
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	20000178 	.word	0x20000178

08000ac4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b084      	sub	sp, #16
 8000ac8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000aca:	f000 ffdb 	bl	8001a84 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ace:	f000 f86f 	bl	8000bb0 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ad2:	f000 f9d1 	bl	8000e78 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000ad6:	f000 f8ad 	bl	8000c34 <MX_SPI1_Init>
  MX_TIM2_Init();
 8000ada:	f000 f8e1 	bl	8000ca0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000ade:	f000 f955 	bl	8000d8c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

	HAL_TIM_Base_Start_IT(&htim2);
 8000ae2:	482a      	ldr	r0, [pc, #168]	@ (8000b8c <main+0xc8>)
 8000ae4:	f001 ffa4 	bl	8002a30 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 8000ae8:	4829      	ldr	r0, [pc, #164]	@ (8000b90 <main+0xcc>)
 8000aea:	f001 ffa1 	bl	8002a30 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000aee:	2100      	movs	r1, #0
 8000af0:	4827      	ldr	r0, [pc, #156]	@ (8000b90 <main+0xcc>)
 8000af2:	f002 f847 	bl	8002b84 <HAL_TIM_PWM_Start>
	OE_H;
 8000af6:	2201      	movs	r2, #1
 8000af8:	2140      	movs	r1, #64	@ 0x40
 8000afa:	4826      	ldr	r0, [pc, #152]	@ (8000b94 <main+0xd0>)
 8000afc:	f001 facd 	bl	800209a <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	clear_back_buffer();
 8000b00:	f000 fa9a 	bl	8001038 <clear_back_buffer>
	on_ready();
 8000b04:	f000 fd6e 	bl	80015e4 <on_ready>

#define UPDATE_INTERVAL_MS 40

	uint32_t debug_var = 0;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	60bb      	str	r3, [r7, #8]

	uint32_t accumulator = 0;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	60fb      	str	r3, [r7, #12]
	while (1) {
		uint32_t delta = get_tick_delta_time();
 8000b10:	f7ff ffc2 	bl	8000a98 <get_tick_delta_time>
 8000b14:	6078      	str	r0, [r7, #4]

		accumulator += delta;
 8000b16:	68fa      	ldr	r2, [r7, #12]
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	4413      	add	r3, r2
 8000b1c:	60fb      	str	r3, [r7, #12]
		if (accumulator >= UPDATE_INTERVAL_MS) {
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	2b27      	cmp	r3, #39	@ 0x27
 8000b22:	d91a      	bls.n	8000b5a <main+0x96>
			if (is_back_buffer_new){
 8000b24:	4b1c      	ldr	r3, [pc, #112]	@ (8000b98 <main+0xd4>)
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d12c      	bne.n	8000b86 <main+0xc2>
				continue;
			}
			DeltaTime = accumulator / 1000.0;
 8000b2c:	68f8      	ldr	r0, [r7, #12]
 8000b2e:	f7ff fc51 	bl	80003d4 <__aeabi_ui2d>
 8000b32:	f04f 0200 	mov.w	r2, #0
 8000b36:	4b19      	ldr	r3, [pc, #100]	@ (8000b9c <main+0xd8>)
 8000b38:	f7ff fdf0 	bl	800071c <__aeabi_ddiv>
 8000b3c:	4602      	mov	r2, r0
 8000b3e:	460b      	mov	r3, r1
 8000b40:	4917      	ldr	r1, [pc, #92]	@ (8000ba0 <main+0xdc>)
 8000b42:	e9c1 2300 	strd	r2, r3, [r1]
			on_event();
 8000b46:	f7ff ff81 	bl	8000a4c <on_event>
			on_update();
 8000b4a:	f000 fd5b 	bl	8001604 <on_update>
#if DEBUG_NUMBERS
			draw_number(accumulator, 0, HEIGHT-7, false);
			draw_number(debug_var, WIDTH-1-calculate_number_width(debug_var, false), HEIGHT-7, false);
#endif

			accumulator -= UPDATE_INTERVAL_MS;
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	3b28      	subs	r3, #40	@ 0x28
 8000b52:	60fb      	str	r3, [r7, #12]
			//accumulator = 0;
			is_back_buffer_new = true;
 8000b54:	4b10      	ldr	r3, [pc, #64]	@ (8000b98 <main+0xd4>)
 8000b56:	2201      	movs	r2, #1
 8000b58:	701a      	strb	r2, [r3, #0]
//				HAL_Delay(1);
//			}
//		}


		if (buzzer_request) {
 8000b5a:	4b12      	ldr	r3, [pc, #72]	@ (8000ba4 <main+0xe0>)
 8000b5c:	781b      	ldrb	r3, [r3, #0]
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d0d6      	beq.n	8000b10 <main+0x4c>
			if (HAL_GetTick() - buzzer_toggle_request_time > 20) {
 8000b62:	f000 ffe7 	bl	8001b34 <HAL_GetTick>
 8000b66:	4602      	mov	r2, r0
 8000b68:	4b0f      	ldr	r3, [pc, #60]	@ (8000ba8 <main+0xe4>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	1ad3      	subs	r3, r2, r3
 8000b6e:	2b14      	cmp	r3, #20
 8000b70:	d9ce      	bls.n	8000b10 <main+0x4c>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8000b72:	2200      	movs	r2, #0
 8000b74:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b78:	480c      	ldr	r0, [pc, #48]	@ (8000bac <main+0xe8>)
 8000b7a:	f001 fa8e 	bl	800209a <HAL_GPIO_WritePin>
				buzzer_request = false;
 8000b7e:	4b09      	ldr	r3, [pc, #36]	@ (8000ba4 <main+0xe0>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	701a      	strb	r2, [r3, #0]
 8000b84:	e7c4      	b.n	8000b10 <main+0x4c>
				continue;
 8000b86:	bf00      	nop
	while (1) {
 8000b88:	e7c2      	b.n	8000b10 <main+0x4c>
 8000b8a:	bf00      	nop
 8000b8c:	200000e0 	.word	0x200000e0
 8000b90:	20000128 	.word	0x20000128
 8000b94:	40011000 	.word	0x40011000
 8000b98:	20001184 	.word	0x20001184
 8000b9c:	408f4000 	.word	0x408f4000
 8000ba0:	20000170 	.word	0x20000170
 8000ba4:	2000017c 	.word	0x2000017c
 8000ba8:	20000180 	.word	0x20000180
 8000bac:	40010800 	.word	0x40010800

08000bb0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b090      	sub	sp, #64	@ 0x40
 8000bb4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bb6:	f107 0318 	add.w	r3, r7, #24
 8000bba:	2228      	movs	r2, #40	@ 0x28
 8000bbc:	2100      	movs	r1, #0
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f002 ff24 	bl	8003a0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bc4:	1d3b      	adds	r3, r7, #4
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	601a      	str	r2, [r3, #0]
 8000bca:	605a      	str	r2, [r3, #4]
 8000bcc:	609a      	str	r2, [r3, #8]
 8000bce:	60da      	str	r2, [r3, #12]
 8000bd0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000bd2:	2302      	movs	r3, #2
 8000bd4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000bda:	2310      	movs	r3, #16
 8000bdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bde:	2302      	movs	r3, #2
 8000be0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000be2:	2300      	movs	r3, #0
 8000be4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000be6:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8000bea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bec:	f107 0318 	add.w	r3, r7, #24
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f001 fa6b 	bl	80020cc <HAL_RCC_OscConfig>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d001      	beq.n	8000c00 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000bfc:	f000 fa00 	bl	8001000 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c00:	230f      	movs	r3, #15
 8000c02:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c04:	2302      	movs	r3, #2
 8000c06:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c0c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c10:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c12:	2300      	movs	r3, #0
 8000c14:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c16:	1d3b      	adds	r3, r7, #4
 8000c18:	2102      	movs	r1, #2
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f001 fcd8 	bl	80025d0 <HAL_RCC_ClockConfig>
 8000c20:	4603      	mov	r3, r0
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d001      	beq.n	8000c2a <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000c26:	f000 f9eb 	bl	8001000 <Error_Handler>
  }
}
 8000c2a:	bf00      	nop
 8000c2c:	3740      	adds	r7, #64	@ 0x40
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
	...

08000c34 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000c38:	4b17      	ldr	r3, [pc, #92]	@ (8000c98 <MX_SPI1_Init+0x64>)
 8000c3a:	4a18      	ldr	r2, [pc, #96]	@ (8000c9c <MX_SPI1_Init+0x68>)
 8000c3c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000c3e:	4b16      	ldr	r3, [pc, #88]	@ (8000c98 <MX_SPI1_Init+0x64>)
 8000c40:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000c44:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000c46:	4b14      	ldr	r3, [pc, #80]	@ (8000c98 <MX_SPI1_Init+0x64>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c4c:	4b12      	ldr	r3, [pc, #72]	@ (8000c98 <MX_SPI1_Init+0x64>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c52:	4b11      	ldr	r3, [pc, #68]	@ (8000c98 <MX_SPI1_Init+0x64>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c58:	4b0f      	ldr	r3, [pc, #60]	@ (8000c98 <MX_SPI1_Init+0x64>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000c5e:	4b0e      	ldr	r3, [pc, #56]	@ (8000c98 <MX_SPI1_Init+0x64>)
 8000c60:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c64:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000c66:	4b0c      	ldr	r3, [pc, #48]	@ (8000c98 <MX_SPI1_Init+0x64>)
 8000c68:	2210      	movs	r2, #16
 8000c6a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c6c:	4b0a      	ldr	r3, [pc, #40]	@ (8000c98 <MX_SPI1_Init+0x64>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c72:	4b09      	ldr	r3, [pc, #36]	@ (8000c98 <MX_SPI1_Init+0x64>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c78:	4b07      	ldr	r3, [pc, #28]	@ (8000c98 <MX_SPI1_Init+0x64>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000c7e:	4b06      	ldr	r3, [pc, #24]	@ (8000c98 <MX_SPI1_Init+0x64>)
 8000c80:	220a      	movs	r2, #10
 8000c82:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000c84:	4804      	ldr	r0, [pc, #16]	@ (8000c98 <MX_SPI1_Init+0x64>)
 8000c86:	f001 fdff 	bl	8002888 <HAL_SPI_Init>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d001      	beq.n	8000c94 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000c90:	f000 f9b6 	bl	8001000 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000c94:	bf00      	nop
 8000c96:	bd80      	pop	{r7, pc}
 8000c98:	20000088 	.word	0x20000088
 8000c9c:	40013000 	.word	0x40013000

08000ca0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b08e      	sub	sp, #56	@ 0x38
 8000ca4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ca6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000caa:	2200      	movs	r2, #0
 8000cac:	601a      	str	r2, [r3, #0]
 8000cae:	605a      	str	r2, [r3, #4]
 8000cb0:	609a      	str	r2, [r3, #8]
 8000cb2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cb4:	f107 0320 	add.w	r3, r7, #32
 8000cb8:	2200      	movs	r2, #0
 8000cba:	601a      	str	r2, [r3, #0]
 8000cbc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000cbe:	1d3b      	adds	r3, r7, #4
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	601a      	str	r2, [r3, #0]
 8000cc4:	605a      	str	r2, [r3, #4]
 8000cc6:	609a      	str	r2, [r3, #8]
 8000cc8:	60da      	str	r2, [r3, #12]
 8000cca:	611a      	str	r2, [r3, #16]
 8000ccc:	615a      	str	r2, [r3, #20]
 8000cce:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000cd0:	4b2d      	ldr	r3, [pc, #180]	@ (8000d88 <MX_TIM2_Init+0xe8>)
 8000cd2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000cd6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 6399;
 8000cd8:	4b2b      	ldr	r3, [pc, #172]	@ (8000d88 <MX_TIM2_Init+0xe8>)
 8000cda:	f641 02ff 	movw	r2, #6399	@ 0x18ff
 8000cde:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ce0:	4b29      	ldr	r3, [pc, #164]	@ (8000d88 <MX_TIM2_Init+0xe8>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 5;
 8000ce6:	4b28      	ldr	r3, [pc, #160]	@ (8000d88 <MX_TIM2_Init+0xe8>)
 8000ce8:	2205      	movs	r2, #5
 8000cea:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cec:	4b26      	ldr	r3, [pc, #152]	@ (8000d88 <MX_TIM2_Init+0xe8>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cf2:	4b25      	ldr	r3, [pc, #148]	@ (8000d88 <MX_TIM2_Init+0xe8>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000cf8:	4823      	ldr	r0, [pc, #140]	@ (8000d88 <MX_TIM2_Init+0xe8>)
 8000cfa:	f001 fe49 	bl	8002990 <HAL_TIM_Base_Init>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d001      	beq.n	8000d08 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000d04:	f000 f97c 	bl	8001000 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d08:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d0c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d0e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d12:	4619      	mov	r1, r3
 8000d14:	481c      	ldr	r0, [pc, #112]	@ (8000d88 <MX_TIM2_Init+0xe8>)
 8000d16:	f002 f9a1 	bl	800305c <HAL_TIM_ConfigClockSource>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d001      	beq.n	8000d24 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000d20:	f000 f96e 	bl	8001000 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000d24:	4818      	ldr	r0, [pc, #96]	@ (8000d88 <MX_TIM2_Init+0xe8>)
 8000d26:	f001 fed5 	bl	8002ad4 <HAL_TIM_PWM_Init>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d001      	beq.n	8000d34 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000d30:	f000 f966 	bl	8001000 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d34:	2300      	movs	r3, #0
 8000d36:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d3c:	f107 0320 	add.w	r3, r7, #32
 8000d40:	4619      	mov	r1, r3
 8000d42:	4811      	ldr	r0, [pc, #68]	@ (8000d88 <MX_TIM2_Init+0xe8>)
 8000d44:	f002 fd22 	bl	800378c <HAL_TIMEx_MasterConfigSynchronization>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d001      	beq.n	8000d52 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000d4e:	f000 f957 	bl	8001000 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d52:	2360      	movs	r3, #96	@ 0x60
 8000d54:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000d56:	2300      	movs	r3, #0
 8000d58:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d62:	1d3b      	adds	r3, r7, #4
 8000d64:	2200      	movs	r2, #0
 8000d66:	4619      	mov	r1, r3
 8000d68:	4807      	ldr	r0, [pc, #28]	@ (8000d88 <MX_TIM2_Init+0xe8>)
 8000d6a:	f002 f8b5 	bl	8002ed8 <HAL_TIM_PWM_ConfigChannel>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d001      	beq.n	8000d78 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000d74:	f000 f944 	bl	8001000 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000d78:	4803      	ldr	r0, [pc, #12]	@ (8000d88 <MX_TIM2_Init+0xe8>)
 8000d7a:	f000 fd67 	bl	800184c <HAL_TIM_MspPostInit>

}
 8000d7e:	bf00      	nop
 8000d80:	3738      	adds	r7, #56	@ 0x38
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	200000e0 	.word	0x200000e0

08000d8c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b08e      	sub	sp, #56	@ 0x38
 8000d90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d92:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d96:	2200      	movs	r2, #0
 8000d98:	601a      	str	r2, [r3, #0]
 8000d9a:	605a      	str	r2, [r3, #4]
 8000d9c:	609a      	str	r2, [r3, #8]
 8000d9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000da0:	f107 0320 	add.w	r3, r7, #32
 8000da4:	2200      	movs	r2, #0
 8000da6:	601a      	str	r2, [r3, #0]
 8000da8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000daa:	1d3b      	adds	r3, r7, #4
 8000dac:	2200      	movs	r2, #0
 8000dae:	601a      	str	r2, [r3, #0]
 8000db0:	605a      	str	r2, [r3, #4]
 8000db2:	609a      	str	r2, [r3, #8]
 8000db4:	60da      	str	r2, [r3, #12]
 8000db6:	611a      	str	r2, [r3, #16]
 8000db8:	615a      	str	r2, [r3, #20]
 8000dba:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000dbc:	4b2c      	ldr	r3, [pc, #176]	@ (8000e70 <MX_TIM3_Init+0xe4>)
 8000dbe:	4a2d      	ldr	r2, [pc, #180]	@ (8000e74 <MX_TIM3_Init+0xe8>)
 8000dc0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63;
 8000dc2:	4b2b      	ldr	r3, [pc, #172]	@ (8000e70 <MX_TIM3_Init+0xe4>)
 8000dc4:	223f      	movs	r2, #63	@ 0x3f
 8000dc6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dc8:	4b29      	ldr	r3, [pc, #164]	@ (8000e70 <MX_TIM3_Init+0xe4>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8000dce:	4b28      	ldr	r3, [pc, #160]	@ (8000e70 <MX_TIM3_Init+0xe4>)
 8000dd0:	2263      	movs	r2, #99	@ 0x63
 8000dd2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dd4:	4b26      	ldr	r3, [pc, #152]	@ (8000e70 <MX_TIM3_Init+0xe4>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dda:	4b25      	ldr	r3, [pc, #148]	@ (8000e70 <MX_TIM3_Init+0xe4>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000de0:	4823      	ldr	r0, [pc, #140]	@ (8000e70 <MX_TIM3_Init+0xe4>)
 8000de2:	f001 fdd5 	bl	8002990 <HAL_TIM_Base_Init>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d001      	beq.n	8000df0 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8000dec:	f000 f908 	bl	8001000 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000df0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000df4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000df6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	481c      	ldr	r0, [pc, #112]	@ (8000e70 <MX_TIM3_Init+0xe4>)
 8000dfe:	f002 f92d 	bl	800305c <HAL_TIM_ConfigClockSource>
 8000e02:	4603      	mov	r3, r0
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d001      	beq.n	8000e0c <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8000e08:	f000 f8fa 	bl	8001000 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000e0c:	4818      	ldr	r0, [pc, #96]	@ (8000e70 <MX_TIM3_Init+0xe4>)
 8000e0e:	f001 fe61 	bl	8002ad4 <HAL_TIM_PWM_Init>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d001      	beq.n	8000e1c <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8000e18:	f000 f8f2 	bl	8001000 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e20:	2300      	movs	r3, #0
 8000e22:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000e24:	f107 0320 	add.w	r3, r7, #32
 8000e28:	4619      	mov	r1, r3
 8000e2a:	4811      	ldr	r0, [pc, #68]	@ (8000e70 <MX_TIM3_Init+0xe4>)
 8000e2c:	f002 fcae 	bl	800378c <HAL_TIMEx_MasterConfigSynchronization>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 8000e36:	f000 f8e3 	bl	8001000 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e3a:	2360      	movs	r3, #96	@ 0x60
 8000e3c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 10;
 8000e3e:	230a      	movs	r3, #10
 8000e40:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000e42:	2302      	movs	r3, #2
 8000e44:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e46:	2300      	movs	r3, #0
 8000e48:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e4a:	1d3b      	adds	r3, r7, #4
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	4619      	mov	r1, r3
 8000e50:	4807      	ldr	r0, [pc, #28]	@ (8000e70 <MX_TIM3_Init+0xe4>)
 8000e52:	f002 f841 	bl	8002ed8 <HAL_TIM_PWM_ConfigChannel>
 8000e56:	4603      	mov	r3, r0
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d001      	beq.n	8000e60 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8000e5c:	f000 f8d0 	bl	8001000 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000e60:	4803      	ldr	r0, [pc, #12]	@ (8000e70 <MX_TIM3_Init+0xe4>)
 8000e62:	f000 fcf3 	bl	800184c <HAL_TIM_MspPostInit>

}
 8000e66:	bf00      	nop
 8000e68:	3738      	adds	r7, #56	@ 0x38
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	20000128 	.word	0x20000128
 8000e74:	40000400 	.word	0x40000400

08000e78 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b088      	sub	sp, #32
 8000e7c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e7e:	f107 0310 	add.w	r3, r7, #16
 8000e82:	2200      	movs	r2, #0
 8000e84:	601a      	str	r2, [r3, #0]
 8000e86:	605a      	str	r2, [r3, #4]
 8000e88:	609a      	str	r2, [r3, #8]
 8000e8a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e8c:	4b56      	ldr	r3, [pc, #344]	@ (8000fe8 <MX_GPIO_Init+0x170>)
 8000e8e:	699b      	ldr	r3, [r3, #24]
 8000e90:	4a55      	ldr	r2, [pc, #340]	@ (8000fe8 <MX_GPIO_Init+0x170>)
 8000e92:	f043 0310 	orr.w	r3, r3, #16
 8000e96:	6193      	str	r3, [r2, #24]
 8000e98:	4b53      	ldr	r3, [pc, #332]	@ (8000fe8 <MX_GPIO_Init+0x170>)
 8000e9a:	699b      	ldr	r3, [r3, #24]
 8000e9c:	f003 0310 	and.w	r3, r3, #16
 8000ea0:	60fb      	str	r3, [r7, #12]
 8000ea2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ea4:	4b50      	ldr	r3, [pc, #320]	@ (8000fe8 <MX_GPIO_Init+0x170>)
 8000ea6:	699b      	ldr	r3, [r3, #24]
 8000ea8:	4a4f      	ldr	r2, [pc, #316]	@ (8000fe8 <MX_GPIO_Init+0x170>)
 8000eaa:	f043 0304 	orr.w	r3, r3, #4
 8000eae:	6193      	str	r3, [r2, #24]
 8000eb0:	4b4d      	ldr	r3, [pc, #308]	@ (8000fe8 <MX_GPIO_Init+0x170>)
 8000eb2:	699b      	ldr	r3, [r3, #24]
 8000eb4:	f003 0304 	and.w	r3, r3, #4
 8000eb8:	60bb      	str	r3, [r7, #8]
 8000eba:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ebc:	4b4a      	ldr	r3, [pc, #296]	@ (8000fe8 <MX_GPIO_Init+0x170>)
 8000ebe:	699b      	ldr	r3, [r3, #24]
 8000ec0:	4a49      	ldr	r2, [pc, #292]	@ (8000fe8 <MX_GPIO_Init+0x170>)
 8000ec2:	f043 0308 	orr.w	r3, r3, #8
 8000ec6:	6193      	str	r3, [r2, #24]
 8000ec8:	4b47      	ldr	r3, [pc, #284]	@ (8000fe8 <MX_GPIO_Init+0x170>)
 8000eca:	699b      	ldr	r3, [r3, #24]
 8000ecc:	f003 0308 	and.w	r3, r3, #8
 8000ed0:	607b      	str	r3, [r7, #4]
 8000ed2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ed4:	4b44      	ldr	r3, [pc, #272]	@ (8000fe8 <MX_GPIO_Init+0x170>)
 8000ed6:	699b      	ldr	r3, [r3, #24]
 8000ed8:	4a43      	ldr	r2, [pc, #268]	@ (8000fe8 <MX_GPIO_Init+0x170>)
 8000eda:	f043 0320 	orr.w	r3, r3, #32
 8000ede:	6193      	str	r3, [r2, #24]
 8000ee0:	4b41      	ldr	r3, [pc, #260]	@ (8000fe8 <MX_GPIO_Init+0x170>)
 8000ee2:	699b      	ldr	r3, [r3, #24]
 8000ee4:	f003 0320 	and.w	r3, r3, #32
 8000ee8:	603b      	str	r3, [r7, #0]
 8000eea:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_3
 8000eec:	2200      	movs	r2, #0
 8000eee:	f24e 0138 	movw	r1, #57400	@ 0xe038
 8000ef2:	483e      	ldr	r0, [pc, #248]	@ (8000fec <MX_GPIO_Init+0x174>)
 8000ef4:	f001 f8d1 	bl	800209a <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11
 8000ef8:	2200      	movs	r2, #0
 8000efa:	f44f 51dc 	mov.w	r1, #7040	@ 0x1b80
 8000efe:	483c      	ldr	r0, [pc, #240]	@ (8000ff0 <MX_GPIO_Init+0x178>)
 8000f00:	f001 f8cb 	bl	800209a <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_15, GPIO_PIN_RESET);
 8000f04:	2200      	movs	r2, #0
 8000f06:	f44f 4101 	mov.w	r1, #33024	@ 0x8100
 8000f0a:	483a      	ldr	r0, [pc, #232]	@ (8000ff4 <MX_GPIO_Init+0x17c>)
 8000f0c:	f001 f8c5 	bl	800209a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8000f10:	2200      	movs	r2, #0
 8000f12:	2104      	movs	r1, #4
 8000f14:	4838      	ldr	r0, [pc, #224]	@ (8000ff8 <MX_GPIO_Init+0x180>)
 8000f16:	f001 f8c0 	bl	800209a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000f1a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f20:	4b36      	ldr	r3, [pc, #216]	@ (8000ffc <MX_GPIO_Init+0x184>)
 8000f22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f24:	2300      	movs	r3, #0
 8000f26:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f28:	f107 0310 	add.w	r3, r7, #16
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	4830      	ldr	r0, [pc, #192]	@ (8000ff0 <MX_GPIO_Init+0x178>)
 8000f30:	f000 ff18 	bl	8001d64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB14 PB15 PB3
                           PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_3
 8000f34:	f24e 0338 	movw	r3, #57400	@ 0xe038
 8000f38:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f42:	2302      	movs	r3, #2
 8000f44:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f46:	f107 0310 	add.w	r3, r7, #16
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	4827      	ldr	r0, [pc, #156]	@ (8000fec <MX_GPIO_Init+0x174>)
 8000f4e:	f000 ff09 	bl	8001d64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC7 PC8 PC9 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11
 8000f52:	f44f 53dc 	mov.w	r3, #7040	@ 0x1b80
 8000f56:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f60:	2302      	movs	r3, #2
 8000f62:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f64:	f107 0310 	add.w	r3, r7, #16
 8000f68:	4619      	mov	r1, r3
 8000f6a:	4821      	ldr	r0, [pc, #132]	@ (8000ff0 <MX_GPIO_Init+0x178>)
 8000f6c:	f000 fefa 	bl	8001d64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_15;
 8000f70:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 8000f74:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f76:	2301      	movs	r3, #1
 8000f78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f7e:	2302      	movs	r3, #2
 8000f80:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f82:	f107 0310 	add.w	r3, r7, #16
 8000f86:	4619      	mov	r1, r3
 8000f88:	481a      	ldr	r0, [pc, #104]	@ (8000ff4 <MX_GPIO_Init+0x17c>)
 8000f8a:	f000 feeb 	bl	8001d64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000f8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f92:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f94:	2300      	movs	r3, #0
 8000f96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f9c:	f107 0310 	add.w	r3, r7, #16
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	4813      	ldr	r0, [pc, #76]	@ (8000ff0 <MX_GPIO_Init+0x178>)
 8000fa4:	f000 fede 	bl	8001d64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000fa8:	2304      	movs	r3, #4
 8000faa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fac:	2301      	movs	r3, #1
 8000fae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb4:	2302      	movs	r3, #2
 8000fb6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fb8:	f107 0310 	add.w	r3, r7, #16
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	480e      	ldr	r0, [pc, #56]	@ (8000ff8 <MX_GPIO_Init+0x180>)
 8000fc0:	f000 fed0 	bl	8001d64 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */

  GPIO_InitStruct.Pin = BUTTON_Pin;
 8000fc4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000fc8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000fd2:	f107 0310 	add.w	r3, r7, #16
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	4805      	ldr	r0, [pc, #20]	@ (8000ff0 <MX_GPIO_Init+0x178>)
 8000fda:	f000 fec3 	bl	8001d64 <HAL_GPIO_Init>


/* USER CODE END MX_GPIO_Init_2 */
}
 8000fde:	bf00      	nop
 8000fe0:	3720      	adds	r7, #32
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	40021000 	.word	0x40021000
 8000fec:	40010c00 	.word	0x40010c00
 8000ff0:	40011000 	.word	0x40011000
 8000ff4:	40010800 	.word	0x40010800
 8000ff8:	40011400 	.word	0x40011400
 8000ffc:	10110000 	.word	0x10110000

08001000 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001000:	b480      	push	{r7}
 8001002:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001004:	b672      	cpsid	i
}
 8001006:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001008:	bf00      	nop
 800100a:	e7fd      	b.n	8001008 <Error_Handler+0x8>

0800100c <swap_buffers>:
uint8_t (*front_buffer)[WIDTH][HEIGHT] = &buffer1;
uint8_t (*back_buffer)[WIDTH][HEIGHT] = &buffer2;
bool is_back_buffer_new = false;
bool should_render = false;

void swap_buffers() {
 800100c:	b480      	push	{r7}
 800100e:	b083      	sub	sp, #12
 8001010:	af00      	add	r7, sp, #0
    uint8_t (*temp)[WIDTH][HEIGHT] = front_buffer;
 8001012:	4b07      	ldr	r3, [pc, #28]	@ (8001030 <swap_buffers+0x24>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	607b      	str	r3, [r7, #4]
    front_buffer = back_buffer;
 8001018:	4b06      	ldr	r3, [pc, #24]	@ (8001034 <swap_buffers+0x28>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a04      	ldr	r2, [pc, #16]	@ (8001030 <swap_buffers+0x24>)
 800101e:	6013      	str	r3, [r2, #0]
    back_buffer = temp;
 8001020:	4a04      	ldr	r2, [pc, #16]	@ (8001034 <swap_buffers+0x28>)
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	6013      	str	r3, [r2, #0]
}
 8001026:	bf00      	nop
 8001028:	370c      	adds	r7, #12
 800102a:	46bd      	mov	sp, r7
 800102c:	bc80      	pop	{r7}
 800102e:	4770      	bx	lr
 8001030:	20000000 	.word	0x20000000
 8001034:	20000004 	.word	0x20000004

08001038 <clear_back_buffer>:


void clear_back_buffer(void) {
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
	memset((*back_buffer), 0, sizeof(buffer1));
 800103c:	4b04      	ldr	r3, [pc, #16]	@ (8001050 <clear_back_buffer+0x18>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001044:	2100      	movs	r1, #0
 8001046:	4618      	mov	r0, r3
 8001048:	f002 fce0 	bl	8003a0c <memset>
}
 800104c:	bf00      	nop
 800104e:	bd80      	pop	{r7, pc}
 8001050:	20000004 	.word	0x20000004

08001054 <set_pixel>:

void set_pixel(int x, int y, uint8_t r, uint8_t g, uint8_t b) {
 8001054:	b480      	push	{r7}
 8001056:	b085      	sub	sp, #20
 8001058:	af00      	add	r7, sp, #0
 800105a:	60f8      	str	r0, [r7, #12]
 800105c:	60b9      	str	r1, [r7, #8]
 800105e:	4611      	mov	r1, r2
 8001060:	461a      	mov	r2, r3
 8001062:	460b      	mov	r3, r1
 8001064:	71fb      	strb	r3, [r7, #7]
 8001066:	4613      	mov	r3, r2
 8001068:	71bb      	strb	r3, [r7, #6]
	if (x < 0 || x >= WIDTH || y < 0 || y >= HEIGHT) {
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	2b00      	cmp	r3, #0
 800106e:	db34      	blt.n	80010da <set_pixel+0x86>
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	2b3f      	cmp	r3, #63	@ 0x3f
 8001074:	dc31      	bgt.n	80010da <set_pixel+0x86>
 8001076:	68bb      	ldr	r3, [r7, #8]
 8001078:	2b00      	cmp	r3, #0
 800107a:	db2e      	blt.n	80010da <set_pixel+0x86>
 800107c:	68bb      	ldr	r3, [r7, #8]
 800107e:	2b1f      	cmp	r3, #31
 8001080:	dc2b      	bgt.n	80010da <set_pixel+0x86>
		return;
	}

	r = r ? 1 : 0;
 8001082:	79fb      	ldrb	r3, [r7, #7]
 8001084:	2b00      	cmp	r3, #0
 8001086:	bf14      	ite	ne
 8001088:	2301      	movne	r3, #1
 800108a:	2300      	moveq	r3, #0
 800108c:	b2db      	uxtb	r3, r3
 800108e:	71fb      	strb	r3, [r7, #7]
    g = g ? 1 : 0;
 8001090:	79bb      	ldrb	r3, [r7, #6]
 8001092:	2b00      	cmp	r3, #0
 8001094:	bf14      	ite	ne
 8001096:	2301      	movne	r3, #1
 8001098:	2300      	moveq	r3, #0
 800109a:	b2db      	uxtb	r3, r3
 800109c:	71bb      	strb	r3, [r7, #6]
    b = b ? 1 : 0;
 800109e:	7e3b      	ldrb	r3, [r7, #24]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	bf14      	ite	ne
 80010a4:	2301      	movne	r3, #1
 80010a6:	2300      	moveq	r3, #0
 80010a8:	b2db      	uxtb	r3, r3
 80010aa:	763b      	strb	r3, [r7, #24]
    (*back_buffer)[x][y] = (r << 2) | (g << 1) | b;
 80010ac:	79fb      	ldrb	r3, [r7, #7]
 80010ae:	009b      	lsls	r3, r3, #2
 80010b0:	b25a      	sxtb	r2, r3
 80010b2:	79bb      	ldrb	r3, [r7, #6]
 80010b4:	005b      	lsls	r3, r3, #1
 80010b6:	b25b      	sxtb	r3, r3
 80010b8:	4313      	orrs	r3, r2
 80010ba:	b25a      	sxtb	r2, r3
 80010bc:	f997 3018 	ldrsb.w	r3, [r7, #24]
 80010c0:	4313      	orrs	r3, r2
 80010c2:	b259      	sxtb	r1, r3
 80010c4:	4b07      	ldr	r3, [pc, #28]	@ (80010e4 <set_pixel+0x90>)
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	b2c9      	uxtb	r1, r1
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	015b      	lsls	r3, r3, #5
 80010ce:	441a      	add	r2, r3
 80010d0:	68bb      	ldr	r3, [r7, #8]
 80010d2:	4413      	add	r3, r2
 80010d4:	460a      	mov	r2, r1
 80010d6:	701a      	strb	r2, [r3, #0]
 80010d8:	e000      	b.n	80010dc <set_pixel+0x88>
		return;
 80010da:	bf00      	nop
}
 80010dc:	3714      	adds	r7, #20
 80010de:	46bd      	mov	sp, r7
 80010e0:	bc80      	pop	{r7}
 80010e2:	4770      	bx	lr
 80010e4:	20000004 	.word	0x20000004

080010e8 <set_pixel_w>:
void set_pixel_w(int x, int y, uint8_t w) {
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b086      	sub	sp, #24
 80010ec:	af02      	add	r7, sp, #8
 80010ee:	60f8      	str	r0, [r7, #12]
 80010f0:	60b9      	str	r1, [r7, #8]
 80010f2:	4613      	mov	r3, r2
 80010f4:	71fb      	strb	r3, [r7, #7]
	set_pixel(x, y, w, w, w);
 80010f6:	79f9      	ldrb	r1, [r7, #7]
 80010f8:	79fa      	ldrb	r2, [r7, #7]
 80010fa:	79fb      	ldrb	r3, [r7, #7]
 80010fc:	9300      	str	r3, [sp, #0]
 80010fe:	460b      	mov	r3, r1
 8001100:	68b9      	ldr	r1, [r7, #8]
 8001102:	68f8      	ldr	r0, [r7, #12]
 8001104:	f7ff ffa6 	bl	8001054 <set_pixel>
}
 8001108:	bf00      	nop
 800110a:	3710      	adds	r7, #16
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}

08001110 <get_rgb>:


void get_rgb(uint8_t pixel, uint8_t *r, uint8_t *g, uint8_t *b) {
 8001110:	b480      	push	{r7}
 8001112:	b085      	sub	sp, #20
 8001114:	af00      	add	r7, sp, #0
 8001116:	60b9      	str	r1, [r7, #8]
 8001118:	607a      	str	r2, [r7, #4]
 800111a:	603b      	str	r3, [r7, #0]
 800111c:	4603      	mov	r3, r0
 800111e:	73fb      	strb	r3, [r7, #15]
	*r = (pixel >> 2) & 0x01;
 8001120:	7bfb      	ldrb	r3, [r7, #15]
 8001122:	089b      	lsrs	r3, r3, #2
 8001124:	b2db      	uxtb	r3, r3
 8001126:	f003 0301 	and.w	r3, r3, #1
 800112a:	b2da      	uxtb	r2, r3
 800112c:	68bb      	ldr	r3, [r7, #8]
 800112e:	701a      	strb	r2, [r3, #0]
	*g = (pixel >> 1) & 0x01;
 8001130:	7bfb      	ldrb	r3, [r7, #15]
 8001132:	085b      	lsrs	r3, r3, #1
 8001134:	b2db      	uxtb	r3, r3
 8001136:	f003 0301 	and.w	r3, r3, #1
 800113a:	b2da      	uxtb	r2, r3
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	701a      	strb	r2, [r3, #0]
	*b = (pixel     ) & 0x01;
 8001140:	7bfb      	ldrb	r3, [r7, #15]
 8001142:	f003 0301 	and.w	r3, r3, #1
 8001146:	b2da      	uxtb	r2, r3
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	701a      	strb	r2, [r3, #0]
}
 800114c:	bf00      	nop
 800114e:	3714      	adds	r7, #20
 8001150:	46bd      	mov	sp, r7
 8001152:	bc80      	pop	{r7}
 8001154:	4770      	bx	lr
	...

08001158 <render_row>:

uint8_t current_row = 0;
void render_row() {
 8001158:	b580      	push	{r7, lr}
 800115a:	b084      	sub	sp, #16
 800115c:	af00      	add	r7, sp, #0
	uint8_t r, g, b;
	for (uint8_t segment = 0; segment < 16; ++segment) {
 800115e:	2300      	movs	r3, #0
 8001160:	73fb      	strb	r3, [r7, #15]
 8001162:	e092      	b.n	800128a <render_row+0x132>
		for (int8_t block = 1; block >= 0; --block) {
 8001164:	2301      	movs	r3, #1
 8001166:	73bb      	strb	r3, [r7, #14]
 8001168:	e087      	b.n	800127a <render_row+0x122>
			for (uint8_t window = 0; window < 4; ++window) {
 800116a:	2300      	movs	r3, #0
 800116c:	737b      	strb	r3, [r7, #13]
 800116e:	e07c      	b.n	800126a <render_row+0x112>
#if TEARING_FIX
				uint8_t x = segment*4 + window -1*block;
#else
				uint8_t x = segment*4 + window;
 8001170:	7bfb      	ldrb	r3, [r7, #15]
 8001172:	009b      	lsls	r3, r3, #2
 8001174:	b2da      	uxtb	r2, r3
 8001176:	7b7b      	ldrb	r3, [r7, #13]
 8001178:	4413      	add	r3, r2
 800117a:	733b      	strb	r3, [r7, #12]
#endif
				uint8_t y = current_row + block*8;
 800117c:	7bbb      	ldrb	r3, [r7, #14]
 800117e:	00db      	lsls	r3, r3, #3
 8001180:	b2da      	uxtb	r2, r3
 8001182:	4b6f      	ldr	r3, [pc, #444]	@ (8001340 <render_row+0x1e8>)
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	4413      	add	r3, r2
 8001188:	72fb      	strb	r3, [r7, #11]
				uint8_t data_area_1 = (*front_buffer)[x][y];
 800118a:	4b6e      	ldr	r3, [pc, #440]	@ (8001344 <render_row+0x1ec>)
 800118c:	6819      	ldr	r1, [r3, #0]
 800118e:	7b3a      	ldrb	r2, [r7, #12]
 8001190:	7afb      	ldrb	r3, [r7, #11]
 8001192:	0152      	lsls	r2, r2, #5
 8001194:	440a      	add	r2, r1
 8001196:	4413      	add	r3, r2
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	72bb      	strb	r3, [r7, #10]
				uint8_t data_area_2 = (*front_buffer)[x][y + 16];
 800119c:	4b69      	ldr	r3, [pc, #420]	@ (8001344 <render_row+0x1ec>)
 800119e:	6819      	ldr	r1, [r3, #0]
 80011a0:	7b3a      	ldrb	r2, [r7, #12]
 80011a2:	7afb      	ldrb	r3, [r7, #11]
 80011a4:	3310      	adds	r3, #16
 80011a6:	0152      	lsls	r2, r2, #5
 80011a8:	440a      	add	r2, r1
 80011aa:	4413      	add	r3, r2
 80011ac:	781b      	ldrb	r3, [r3, #0]
 80011ae:	727b      	strb	r3, [r7, #9]
					data_area_2 = 0;
				}
#endif


				get_rgb(data_area_1, &r, &g, &b);
 80011b0:	1dbb      	adds	r3, r7, #6
 80011b2:	1dfa      	adds	r2, r7, #7
 80011b4:	f107 0108 	add.w	r1, r7, #8
 80011b8:	7ab8      	ldrb	r0, [r7, #10]
 80011ba:	f7ff ffa9 	bl	8001110 <get_rgb>
				R1(r);
 80011be:	7a3b      	ldrb	r3, [r7, #8]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d003      	beq.n	80011cc <render_row+0x74>
 80011c4:	4b60      	ldr	r3, [pc, #384]	@ (8001348 <render_row+0x1f0>)
 80011c6:	2220      	movs	r2, #32
 80011c8:	611a      	str	r2, [r3, #16]
 80011ca:	e002      	b.n	80011d2 <render_row+0x7a>
 80011cc:	4b5e      	ldr	r3, [pc, #376]	@ (8001348 <render_row+0x1f0>)
 80011ce:	2220      	movs	r2, #32
 80011d0:	615a      	str	r2, [r3, #20]
				G1(g);
 80011d2:	79fb      	ldrb	r3, [r7, #7]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d003      	beq.n	80011e0 <render_row+0x88>
 80011d8:	4b5b      	ldr	r3, [pc, #364]	@ (8001348 <render_row+0x1f0>)
 80011da:	2208      	movs	r2, #8
 80011dc:	611a      	str	r2, [r3, #16]
 80011de:	e002      	b.n	80011e6 <render_row+0x8e>
 80011e0:	4b59      	ldr	r3, [pc, #356]	@ (8001348 <render_row+0x1f0>)
 80011e2:	2208      	movs	r2, #8
 80011e4:	615a      	str	r2, [r3, #20]
				B1(b);
 80011e6:	79bb      	ldrb	r3, [r7, #6]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d004      	beq.n	80011f6 <render_row+0x9e>
 80011ec:	4b57      	ldr	r3, [pc, #348]	@ (800134c <render_row+0x1f4>)
 80011ee:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80011f2:	611a      	str	r2, [r3, #16]
 80011f4:	e003      	b.n	80011fe <render_row+0xa6>
 80011f6:	4b55      	ldr	r3, [pc, #340]	@ (800134c <render_row+0x1f4>)
 80011f8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80011fc:	615a      	str	r2, [r3, #20]

				get_rgb(data_area_2, &r, &g, &b);
 80011fe:	1dbb      	adds	r3, r7, #6
 8001200:	1dfa      	adds	r2, r7, #7
 8001202:	f107 0108 	add.w	r1, r7, #8
 8001206:	7a78      	ldrb	r0, [r7, #9]
 8001208:	f7ff ff82 	bl	8001110 <get_rgb>
				R2(r);
 800120c:	7a3b      	ldrb	r3, [r7, #8]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d003      	beq.n	800121a <render_row+0xc2>
 8001212:	4b4d      	ldr	r3, [pc, #308]	@ (8001348 <render_row+0x1f0>)
 8001214:	2210      	movs	r2, #16
 8001216:	611a      	str	r2, [r3, #16]
 8001218:	e002      	b.n	8001220 <render_row+0xc8>
 800121a:	4b4b      	ldr	r3, [pc, #300]	@ (8001348 <render_row+0x1f0>)
 800121c:	2210      	movs	r2, #16
 800121e:	615a      	str	r2, [r3, #20]
				G2(g);
 8001220:	79fb      	ldrb	r3, [r7, #7]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d003      	beq.n	800122e <render_row+0xd6>
 8001226:	4b4a      	ldr	r3, [pc, #296]	@ (8001350 <render_row+0x1f8>)
 8001228:	2204      	movs	r2, #4
 800122a:	611a      	str	r2, [r3, #16]
 800122c:	e002      	b.n	8001234 <render_row+0xdc>
 800122e:	4b48      	ldr	r3, [pc, #288]	@ (8001350 <render_row+0x1f8>)
 8001230:	2204      	movs	r2, #4
 8001232:	615a      	str	r2, [r3, #20]
				B2(b);
 8001234:	79bb      	ldrb	r3, [r7, #6]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d004      	beq.n	8001244 <render_row+0xec>
 800123a:	4b44      	ldr	r3, [pc, #272]	@ (800134c <render_row+0x1f4>)
 800123c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001240:	611a      	str	r2, [r3, #16]
 8001242:	e003      	b.n	800124c <render_row+0xf4>
 8001244:	4b41      	ldr	r3, [pc, #260]	@ (800134c <render_row+0x1f4>)
 8001246:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800124a:	615a      	str	r2, [r3, #20]

				CLK_H;
 800124c:	2201      	movs	r2, #1
 800124e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001252:	483d      	ldr	r0, [pc, #244]	@ (8001348 <render_row+0x1f0>)
 8001254:	f000 ff21 	bl	800209a <HAL_GPIO_WritePin>
				CLK_L;
 8001258:	2200      	movs	r2, #0
 800125a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800125e:	483a      	ldr	r0, [pc, #232]	@ (8001348 <render_row+0x1f0>)
 8001260:	f000 ff1b 	bl	800209a <HAL_GPIO_WritePin>
			for (uint8_t window = 0; window < 4; ++window) {
 8001264:	7b7b      	ldrb	r3, [r7, #13]
 8001266:	3301      	adds	r3, #1
 8001268:	737b      	strb	r3, [r7, #13]
 800126a:	7b7b      	ldrb	r3, [r7, #13]
 800126c:	2b03      	cmp	r3, #3
 800126e:	f67f af7f 	bls.w	8001170 <render_row+0x18>
		for (int8_t block = 1; block >= 0; --block) {
 8001272:	7bbb      	ldrb	r3, [r7, #14]
 8001274:	3b01      	subs	r3, #1
 8001276:	b2db      	uxtb	r3, r3
 8001278:	73bb      	strb	r3, [r7, #14]
 800127a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800127e:	2b00      	cmp	r3, #0
 8001280:	f6bf af73 	bge.w	800116a <render_row+0x12>
	for (uint8_t segment = 0; segment < 16; ++segment) {
 8001284:	7bfb      	ldrb	r3, [r7, #15]
 8001286:	3301      	adds	r3, #1
 8001288:	73fb      	strb	r3, [r7, #15]
 800128a:	7bfb      	ldrb	r3, [r7, #15]
 800128c:	2b0f      	cmp	r3, #15
 800128e:	f67f af69 	bls.w	8001164 <render_row+0xc>
			}
		}
	}

	OE_TIMER_DISABLE;
 8001292:	4b2e      	ldr	r3, [pc, #184]	@ (800134c <render_row+0x1f4>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4a2d      	ldr	r2, [pc, #180]	@ (800134c <render_row+0x1f4>)
 8001298:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 800129c:	6013      	str	r3, [r2, #0]
	LAT_H;
 800129e:	2201      	movs	r2, #1
 80012a0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012a4:	4828      	ldr	r0, [pc, #160]	@ (8001348 <render_row+0x1f0>)
 80012a6:	f000 fef8 	bl	800209a <HAL_GPIO_WritePin>
	LAT_L;
 80012aa:	2200      	movs	r2, #0
 80012ac:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012b0:	4825      	ldr	r0, [pc, #148]	@ (8001348 <render_row+0x1f0>)
 80012b2:	f000 fef2 	bl	800209a <HAL_GPIO_WritePin>
	ROW(current_row);
 80012b6:	4b22      	ldr	r3, [pc, #136]	@ (8001340 <render_row+0x1e8>)
 80012b8:	781b      	ldrb	r3, [r3, #0]
 80012ba:	f003 0301 	and.w	r3, r3, #1
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d004      	beq.n	80012cc <render_row+0x174>
 80012c2:	4b24      	ldr	r3, [pc, #144]	@ (8001354 <render_row+0x1fc>)
 80012c4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80012c8:	611a      	str	r2, [r3, #16]
 80012ca:	e003      	b.n	80012d4 <render_row+0x17c>
 80012cc:	4b21      	ldr	r3, [pc, #132]	@ (8001354 <render_row+0x1fc>)
 80012ce:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80012d2:	615a      	str	r2, [r3, #20]
 80012d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001340 <render_row+0x1e8>)
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	f003 0302 	and.w	r3, r3, #2
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d004      	beq.n	80012ea <render_row+0x192>
 80012e0:	4b1a      	ldr	r3, [pc, #104]	@ (800134c <render_row+0x1f4>)
 80012e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012e6:	611a      	str	r2, [r3, #16]
 80012e8:	e003      	b.n	80012f2 <render_row+0x19a>
 80012ea:	4b18      	ldr	r3, [pc, #96]	@ (800134c <render_row+0x1f4>)
 80012ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012f0:	615a      	str	r2, [r3, #20]
 80012f2:	4b13      	ldr	r3, [pc, #76]	@ (8001340 <render_row+0x1e8>)
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	f003 0304 	and.w	r3, r3, #4
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d004      	beq.n	8001308 <render_row+0x1b0>
 80012fe:	4b13      	ldr	r3, [pc, #76]	@ (800134c <render_row+0x1f4>)
 8001300:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001304:	611a      	str	r2, [r3, #16]
 8001306:	e003      	b.n	8001310 <render_row+0x1b8>
 8001308:	4b10      	ldr	r3, [pc, #64]	@ (800134c <render_row+0x1f4>)
 800130a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800130e:	615a      	str	r2, [r3, #20]
 8001310:	4b0b      	ldr	r3, [pc, #44]	@ (8001340 <render_row+0x1e8>)
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	f003 0308 	and.w	r3, r3, #8
 8001318:	2b00      	cmp	r3, #0
 800131a:	d003      	beq.n	8001324 <render_row+0x1cc>
 800131c:	4b0b      	ldr	r3, [pc, #44]	@ (800134c <render_row+0x1f4>)
 800131e:	2280      	movs	r2, #128	@ 0x80
 8001320:	611a      	str	r2, [r3, #16]
 8001322:	e002      	b.n	800132a <render_row+0x1d2>
 8001324:	4b09      	ldr	r3, [pc, #36]	@ (800134c <render_row+0x1f4>)
 8001326:	2280      	movs	r2, #128	@ 0x80
 8001328:	615a      	str	r2, [r3, #20]
	OE_TIMER_ENABLE;
 800132a:	4b08      	ldr	r3, [pc, #32]	@ (800134c <render_row+0x1f4>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	4a07      	ldr	r2, [pc, #28]	@ (800134c <render_row+0x1f4>)
 8001330:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001334:	6013      	str	r3, [r2, #0]
}
 8001336:	bf00      	nop
 8001338:	3710      	adds	r7, #16
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	20001185 	.word	0x20001185
 8001344:	20000000 	.word	0x20000000
 8001348:	40010c00 	.word	0x40010c00
 800134c:	40011000 	.word	0x40011000
 8001350:	40011400 	.word	0x40011400
 8001354:	40010800 	.word	0x40010800

08001358 <render_buffer>:
// it does not account for the time it takes to render all rows
// so it should be minimum time of 8 row rendering otherwise this is useless
#define RENDER_INTERVAL_MS 10
uint32_t last_render_time = 0;

void render_buffer() {
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
	if (current_row == 0) {
 800135e:	4b16      	ldr	r3, [pc, #88]	@ (80013b8 <render_buffer+0x60>)
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	2b00      	cmp	r3, #0
 8001364:	d10b      	bne.n	800137e <render_buffer+0x26>
		uint32_t tick = HAL_GetTick();
 8001366:	f000 fbe5 	bl	8001b34 <HAL_GetTick>
 800136a:	6078      	str	r0, [r7, #4]
		if (tick - last_render_time < RENDER_INTERVAL_MS) {
 800136c:	4b13      	ldr	r3, [pc, #76]	@ (80013bc <render_buffer+0x64>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	687a      	ldr	r2, [r7, #4]
 8001372:	1ad3      	subs	r3, r2, r3
 8001374:	2b09      	cmp	r3, #9
 8001376:	d91b      	bls.n	80013b0 <render_buffer+0x58>
			return;
		} else {
			last_render_time = tick;
 8001378:	4a10      	ldr	r2, [pc, #64]	@ (80013bc <render_buffer+0x64>)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	6013      	str	r3, [r2, #0]
		}
	}


	render_row();
 800137e:	f7ff feeb 	bl	8001158 <render_row>

	if (++current_row == 8) {
 8001382:	4b0d      	ldr	r3, [pc, #52]	@ (80013b8 <render_buffer+0x60>)
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	3301      	adds	r3, #1
 8001388:	b2da      	uxtb	r2, r3
 800138a:	4b0b      	ldr	r3, [pc, #44]	@ (80013b8 <render_buffer+0x60>)
 800138c:	701a      	strb	r2, [r3, #0]
 800138e:	4b0a      	ldr	r3, [pc, #40]	@ (80013b8 <render_buffer+0x60>)
 8001390:	781b      	ldrb	r3, [r3, #0]
 8001392:	2b08      	cmp	r3, #8
 8001394:	d10d      	bne.n	80013b2 <render_buffer+0x5a>
		current_row = 0;
 8001396:	4b08      	ldr	r3, [pc, #32]	@ (80013b8 <render_buffer+0x60>)
 8001398:	2200      	movs	r2, #0
 800139a:	701a      	strb	r2, [r3, #0]
		if (is_back_buffer_new) {
 800139c:	4b08      	ldr	r3, [pc, #32]	@ (80013c0 <render_buffer+0x68>)
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d006      	beq.n	80013b2 <render_buffer+0x5a>
			swap_buffers();
 80013a4:	f7ff fe32 	bl	800100c <swap_buffers>
			is_back_buffer_new = false;
 80013a8:	4b05      	ldr	r3, [pc, #20]	@ (80013c0 <render_buffer+0x68>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	701a      	strb	r2, [r3, #0]
 80013ae:	e000      	b.n	80013b2 <render_buffer+0x5a>
			return;
 80013b0:	bf00      	nop
		}
	}
}
 80013b2:	3708      	adds	r7, #8
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	20001185 	.word	0x20001185
 80013bc:	20001188 	.word	0x20001188
 80013c0:	20001184 	.word	0x20001184

080013c4 <advance_rule>:

uint8_t rbuffer[WIDTH][HEIGHT] = {0};
uint8_t rcurrent_row = 0;


void advance_rule() {
 80013c4:	b590      	push	{r4, r7, lr}
 80013c6:	b095      	sub	sp, #84	@ 0x54
 80013c8:	af00      	add	r7, sp, #0
	uint8_t new_row[WIDTH] = {0};
 80013ca:	2300      	movs	r3, #0
 80013cc:	607b      	str	r3, [r7, #4]
 80013ce:	f107 0308 	add.w	r3, r7, #8
 80013d2:	223c      	movs	r2, #60	@ 0x3c
 80013d4:	2100      	movs	r1, #0
 80013d6:	4618      	mov	r0, r3
 80013d8:	f002 fb18 	bl	8003a0c <memset>

	for (uint8_t i = 0; i < WIDTH; ++i) {
 80013dc:	2300      	movs	r3, #0
 80013de:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 80013e2:	e059      	b.n	8001498 <advance_rule+0xd4>
		uint8_t a = (i > 0)       ? rbuffer[i-1][rcurrent_row] : 0;
 80013e4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d00b      	beq.n	8001404 <advance_rule+0x40>
 80013ec:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80013f0:	3b01      	subs	r3, #1
 80013f2:	4a66      	ldr	r2, [pc, #408]	@ (800158c <advance_rule+0x1c8>)
 80013f4:	7812      	ldrb	r2, [r2, #0]
 80013f6:	4611      	mov	r1, r2
 80013f8:	4a65      	ldr	r2, [pc, #404]	@ (8001590 <advance_rule+0x1cc>)
 80013fa:	015b      	lsls	r3, r3, #5
 80013fc:	4413      	add	r3, r2
 80013fe:	440b      	add	r3, r1
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	e000      	b.n	8001406 <advance_rule+0x42>
 8001404:	2300      	movs	r3, #0
 8001406:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
		uint8_t b =                 rbuffer[i  ][rcurrent_row]    ;
 800140a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800140e:	4a5f      	ldr	r2, [pc, #380]	@ (800158c <advance_rule+0x1c8>)
 8001410:	7812      	ldrb	r2, [r2, #0]
 8001412:	4611      	mov	r1, r2
 8001414:	4a5e      	ldr	r2, [pc, #376]	@ (8001590 <advance_rule+0x1cc>)
 8001416:	015b      	lsls	r3, r3, #5
 8001418:	4413      	add	r3, r2
 800141a:	440b      	add	r3, r1
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
		uint8_t c = (i+1 < WIDTH) ? rbuffer[i+1][rcurrent_row] : 0;
 8001422:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001426:	2b3e      	cmp	r3, #62	@ 0x3e
 8001428:	d80b      	bhi.n	8001442 <advance_rule+0x7e>
 800142a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800142e:	3301      	adds	r3, #1
 8001430:	4a56      	ldr	r2, [pc, #344]	@ (800158c <advance_rule+0x1c8>)
 8001432:	7812      	ldrb	r2, [r2, #0]
 8001434:	4611      	mov	r1, r2
 8001436:	4a56      	ldr	r2, [pc, #344]	@ (8001590 <advance_rule+0x1cc>)
 8001438:	015b      	lsls	r3, r3, #5
 800143a:	4413      	add	r3, r2
 800143c:	440b      	add	r3, r1
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	e000      	b.n	8001444 <advance_rule+0x80>
 8001442:	2300      	movs	r3, #0
 8001444:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48

		uint8_t pattern = (a << 2) | (b << 1) | c;
 8001448:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800144c:	009b      	lsls	r3, r3, #2
 800144e:	b25a      	sxtb	r2, r3
 8001450:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8001454:	005b      	lsls	r3, r3, #1
 8001456:	b25b      	sxtb	r3, r3
 8001458:	4313      	orrs	r3, r2
 800145a:	b25a      	sxtb	r2, r3
 800145c:	f997 3048 	ldrsb.w	r3, [r7, #72]	@ 0x48
 8001460:	4313      	orrs	r3, r2
 8001462:	b25b      	sxtb	r3, r3
 8001464:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		uint8_t rule = 110;
 8001468:	236e      	movs	r3, #110	@ 0x6e
 800146a:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
		new_row[i] = (rule >> pattern) & 1;
 800146e:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8001472:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001476:	fa42 f303 	asr.w	r3, r2, r3
 800147a:	b2da      	uxtb	r2, r3
 800147c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001480:	f002 0201 	and.w	r2, r2, #1
 8001484:	b2d2      	uxtb	r2, r2
 8001486:	3350      	adds	r3, #80	@ 0x50
 8001488:	443b      	add	r3, r7
 800148a:	f803 2c4c 	strb.w	r2, [r3, #-76]
	for (uint8_t i = 0; i < WIDTH; ++i) {
 800148e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001492:	3301      	adds	r3, #1
 8001494:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8001498:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800149c:	2b3f      	cmp	r3, #63	@ 0x3f
 800149e:	d9a1      	bls.n	80013e4 <advance_rule+0x20>
	}

	// push new_row
	if (rcurrent_row < HEIGHT-1) {
 80014a0:	4b3a      	ldr	r3, [pc, #232]	@ (800158c <advance_rule+0x1c8>)
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	2b1e      	cmp	r3, #30
 80014a6:	d824      	bhi.n	80014f2 <advance_rule+0x12e>
		rcurrent_row++;
 80014a8:	4b38      	ldr	r3, [pc, #224]	@ (800158c <advance_rule+0x1c8>)
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	3301      	adds	r3, #1
 80014ae:	b2da      	uxtb	r2, r3
 80014b0:	4b36      	ldr	r3, [pc, #216]	@ (800158c <advance_rule+0x1c8>)
 80014b2:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 0; i < WIDTH; ++i) {
 80014b4:	2300      	movs	r3, #0
 80014b6:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 80014ba:	e015      	b.n	80014e8 <advance_rule+0x124>
			rbuffer[i][rcurrent_row] = new_row[i];
 80014bc:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 80014c0:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80014c4:	4931      	ldr	r1, [pc, #196]	@ (800158c <advance_rule+0x1c8>)
 80014c6:	7809      	ldrb	r1, [r1, #0]
 80014c8:	4608      	mov	r0, r1
 80014ca:	3250      	adds	r2, #80	@ 0x50
 80014cc:	443a      	add	r2, r7
 80014ce:	f812 1c4c 	ldrb.w	r1, [r2, #-76]
 80014d2:	4a2f      	ldr	r2, [pc, #188]	@ (8001590 <advance_rule+0x1cc>)
 80014d4:	015b      	lsls	r3, r3, #5
 80014d6:	4413      	add	r3, r2
 80014d8:	4403      	add	r3, r0
 80014da:	460a      	mov	r2, r1
 80014dc:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 0; i < WIDTH; ++i) {
 80014de:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80014e2:	3301      	adds	r3, #1
 80014e4:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 80014e8:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80014ec:	2b3f      	cmp	r3, #63	@ 0x3f
 80014ee:	d9e5      	bls.n	80014bc <advance_rule+0xf8>
		for (uint8_t i = 0; i < WIDTH; ++i) {
			rbuffer[i][HEIGHT-1] = new_row[i];
		}
	}

}
 80014f0:	e048      	b.n	8001584 <advance_rule+0x1c0>
		for (uint8_t x = 0; x < WIDTH; ++x) {
 80014f2:	2300      	movs	r3, #0
 80014f4:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 80014f8:	e025      	b.n	8001546 <advance_rule+0x182>
			for (uint8_t y = 0; y < (HEIGHT-1); ++y) {
 80014fa:	2300      	movs	r3, #0
 80014fc:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
 8001500:	e018      	b.n	8001534 <advance_rule+0x170>
				rbuffer[x][y] = rbuffer[x][y+1];
 8001502:	f897 004d 	ldrb.w	r0, [r7, #77]	@ 0x4d
 8001506:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 800150a:	1c59      	adds	r1, r3, #1
 800150c:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8001510:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8001514:	4c1e      	ldr	r4, [pc, #120]	@ (8001590 <advance_rule+0x1cc>)
 8001516:	0140      	lsls	r0, r0, #5
 8001518:	4420      	add	r0, r4
 800151a:	4401      	add	r1, r0
 800151c:	7808      	ldrb	r0, [r1, #0]
 800151e:	491c      	ldr	r1, [pc, #112]	@ (8001590 <advance_rule+0x1cc>)
 8001520:	0152      	lsls	r2, r2, #5
 8001522:	440a      	add	r2, r1
 8001524:	4413      	add	r3, r2
 8001526:	4602      	mov	r2, r0
 8001528:	701a      	strb	r2, [r3, #0]
			for (uint8_t y = 0; y < (HEIGHT-1); ++y) {
 800152a:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 800152e:	3301      	adds	r3, #1
 8001530:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
 8001534:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8001538:	2b1e      	cmp	r3, #30
 800153a:	d9e2      	bls.n	8001502 <advance_rule+0x13e>
		for (uint8_t x = 0; x < WIDTH; ++x) {
 800153c:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8001540:	3301      	adds	r3, #1
 8001542:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 8001546:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800154a:	2b3f      	cmp	r3, #63	@ 0x3f
 800154c:	d9d5      	bls.n	80014fa <advance_rule+0x136>
		for (uint8_t i = 0; i < WIDTH; ++i) {
 800154e:	2300      	movs	r3, #0
 8001550:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 8001554:	e012      	b.n	800157c <advance_rule+0x1b8>
			rbuffer[i][HEIGHT-1] = new_row[i];
 8001556:	f897 204b 	ldrb.w	r2, [r7, #75]	@ 0x4b
 800155a:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800155e:	3250      	adds	r2, #80	@ 0x50
 8001560:	443a      	add	r2, r7
 8001562:	f812 1c4c 	ldrb.w	r1, [r2, #-76]
 8001566:	4a0a      	ldr	r2, [pc, #40]	@ (8001590 <advance_rule+0x1cc>)
 8001568:	015b      	lsls	r3, r3, #5
 800156a:	4413      	add	r3, r2
 800156c:	331f      	adds	r3, #31
 800156e:	460a      	mov	r2, r1
 8001570:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 0; i < WIDTH; ++i) {
 8001572:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001576:	3301      	adds	r3, #1
 8001578:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 800157c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001580:	2b3f      	cmp	r3, #63	@ 0x3f
 8001582:	d9e8      	bls.n	8001556 <advance_rule+0x192>
}
 8001584:	bf00      	nop
 8001586:	3754      	adds	r7, #84	@ 0x54
 8001588:	46bd      	mov	sp, r7
 800158a:	bd90      	pop	{r4, r7, pc}
 800158c:	2000198c 	.word	0x2000198c
 8001590:	2000118c 	.word	0x2000118c

08001594 <copy_to_back_buffer>:
void copy_to_back_buffer() {
 8001594:	b590      	push	{r4, r7, lr}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
	//static_assert(sizeof((*back_buffer)) == sizeof(rbuffer));
	//memcpy((*back_buffer), rbuffer, sizeof(rbuffer));

	for (uint8_t x = 0; x < WIDTH; ++x) {
 800159a:	2300      	movs	r3, #0
 800159c:	71fb      	strb	r3, [r7, #7]
 800159e:	e017      	b.n	80015d0 <copy_to_back_buffer+0x3c>
		for (uint8_t y = 0; y < HEIGHT; ++y) {
 80015a0:	2300      	movs	r3, #0
 80015a2:	71bb      	strb	r3, [r7, #6]
 80015a4:	e00e      	b.n	80015c4 <copy_to_back_buffer+0x30>
			set_pixel_w(x, y, rbuffer[x][y]);
 80015a6:	79f8      	ldrb	r0, [r7, #7]
 80015a8:	79b9      	ldrb	r1, [r7, #6]
 80015aa:	79fa      	ldrb	r2, [r7, #7]
 80015ac:	79bb      	ldrb	r3, [r7, #6]
 80015ae:	4c0c      	ldr	r4, [pc, #48]	@ (80015e0 <copy_to_back_buffer+0x4c>)
 80015b0:	0152      	lsls	r2, r2, #5
 80015b2:	4422      	add	r2, r4
 80015b4:	4413      	add	r3, r2
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	461a      	mov	r2, r3
 80015ba:	f7ff fd95 	bl	80010e8 <set_pixel_w>
		for (uint8_t y = 0; y < HEIGHT; ++y) {
 80015be:	79bb      	ldrb	r3, [r7, #6]
 80015c0:	3301      	adds	r3, #1
 80015c2:	71bb      	strb	r3, [r7, #6]
 80015c4:	79bb      	ldrb	r3, [r7, #6]
 80015c6:	2b1f      	cmp	r3, #31
 80015c8:	d9ed      	bls.n	80015a6 <copy_to_back_buffer+0x12>
	for (uint8_t x = 0; x < WIDTH; ++x) {
 80015ca:	79fb      	ldrb	r3, [r7, #7]
 80015cc:	3301      	adds	r3, #1
 80015ce:	71fb      	strb	r3, [r7, #7]
 80015d0:	79fb      	ldrb	r3, [r7, #7]
 80015d2:	2b3f      	cmp	r3, #63	@ 0x3f
 80015d4:	d9e4      	bls.n	80015a0 <copy_to_back_buffer+0xc>
		}
	}
}
 80015d6:	bf00      	nop
 80015d8:	bf00      	nop
 80015da:	370c      	adds	r7, #12
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd90      	pop	{r4, r7, pc}
 80015e0:	2000118c 	.word	0x2000118c

080015e4 <on_ready>:



void on_ready() {
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
	memset(rbuffer, 0, sizeof(rbuffer));
 80015e8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80015ec:	2100      	movs	r1, #0
 80015ee:	4804      	ldr	r0, [pc, #16]	@ (8001600 <on_ready+0x1c>)
 80015f0:	f002 fa0c 	bl	8003a0c <memset>
	rbuffer[WIDTH-1][0] = 1;
 80015f4:	4b02      	ldr	r3, [pc, #8]	@ (8001600 <on_ready+0x1c>)
 80015f6:	2201      	movs	r2, #1
 80015f8:	f883 27e0 	strb.w	r2, [r3, #2016]	@ 0x7e0
	//rbuffer[31][0] = 1;
}
 80015fc:	bf00      	nop
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	2000118c 	.word	0x2000118c

08001604 <on_update>:

void on_update() {
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
	clear_back_buffer();
 8001608:	f7ff fd16 	bl	8001038 <clear_back_buffer>

	advance_rule();
 800160c:	f7ff feda 	bl	80013c4 <advance_rule>

	copy_to_back_buffer();
 8001610:	f7ff ffc0 	bl	8001594 <copy_to_back_buffer>
//		for (int i = 0; i < WIDTH; ++i) {
//			rbuffer[i][HEIGHT-1] = 0;
//		}
//		rbuffer[WIDTH-1][HEIGHT-1] = 1;
//	}
}
 8001614:	bf00      	nop
 8001616:	bd80      	pop	{r7, pc}

08001618 <create_performance_impact>:



void create_performance_impact() {
 8001618:	b5f0      	push	{r4, r5, r6, r7, lr}
 800161a:	b085      	sub	sp, #20
 800161c:	af00      	add	r7, sp, #0
#define ARRAY_SIZE 100
#define NUM_ITERATIONS 10
	double *data = (double *)malloc(ARRAY_SIZE * sizeof(double));
 800161e:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8001622:	f002 f935 	bl	8003890 <malloc>
 8001626:	4603      	mov	r3, r0
 8001628:	603b      	str	r3, [r7, #0]
	if (data == NULL) {
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d102      	bne.n	8001636 <create_performance_impact+0x1e>
		exit(EXIT_FAILURE);
 8001630:	2001      	movs	r0, #1
 8001632:	f002 f91b 	bl	800386c <exit>
	}

	for (int i = 0; i < ARRAY_SIZE; ++i) {
 8001636:	2300      	movs	r3, #0
 8001638:	60fb      	str	r3, [r7, #12]
 800163a:	e00b      	b.n	8001654 <create_performance_impact+0x3c>
		data[i] = 1.0;
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	00db      	lsls	r3, r3, #3
 8001640:	683a      	ldr	r2, [r7, #0]
 8001642:	18d1      	adds	r1, r2, r3
 8001644:	f04f 0200 	mov.w	r2, #0
 8001648:	4b22      	ldr	r3, [pc, #136]	@ (80016d4 <create_performance_impact+0xbc>)
 800164a:	e9c1 2300 	strd	r2, r3, [r1]
	for (int i = 0; i < ARRAY_SIZE; ++i) {
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	3301      	adds	r3, #1
 8001652:	60fb      	str	r3, [r7, #12]
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	2b63      	cmp	r3, #99	@ 0x63
 8001658:	ddf0      	ble.n	800163c <create_performance_impact+0x24>
	}
	for (int i = 0; i < NUM_ITERATIONS; ++i) {
 800165a:	2300      	movs	r3, #0
 800165c:	60bb      	str	r3, [r7, #8]
 800165e:	e02f      	b.n	80016c0 <create_performance_impact+0xa8>
		for (int j = 0; j < ARRAY_SIZE; ++j) {
 8001660:	2300      	movs	r3, #0
 8001662:	607b      	str	r3, [r7, #4]
 8001664:	e026      	b.n	80016b4 <create_performance_impact+0x9c>
			data[j] = sin(data[j]) * cos(data[j]);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	00db      	lsls	r3, r3, #3
 800166a:	683a      	ldr	r2, [r7, #0]
 800166c:	4413      	add	r3, r2
 800166e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001672:	4610      	mov	r0, r2
 8001674:	4619      	mov	r1, r3
 8001676:	f002 fa9b 	bl	8003bb0 <sin>
 800167a:	4604      	mov	r4, r0
 800167c:	460d      	mov	r5, r1
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	00db      	lsls	r3, r3, #3
 8001682:	683a      	ldr	r2, [r7, #0]
 8001684:	4413      	add	r3, r2
 8001686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800168a:	4610      	mov	r0, r2
 800168c:	4619      	mov	r1, r3
 800168e:	f002 fa49 	bl	8003b24 <cos>
 8001692:	4602      	mov	r2, r0
 8001694:	460b      	mov	r3, r1
 8001696:	6879      	ldr	r1, [r7, #4]
 8001698:	00c9      	lsls	r1, r1, #3
 800169a:	6838      	ldr	r0, [r7, #0]
 800169c:	1846      	adds	r6, r0, r1
 800169e:	4620      	mov	r0, r4
 80016a0:	4629      	mov	r1, r5
 80016a2:	f7fe ff11 	bl	80004c8 <__aeabi_dmul>
 80016a6:	4602      	mov	r2, r0
 80016a8:	460b      	mov	r3, r1
 80016aa:	e9c6 2300 	strd	r2, r3, [r6]
		for (int j = 0; j < ARRAY_SIZE; ++j) {
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	3301      	adds	r3, #1
 80016b2:	607b      	str	r3, [r7, #4]
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2b63      	cmp	r3, #99	@ 0x63
 80016b8:	ddd5      	ble.n	8001666 <create_performance_impact+0x4e>
	for (int i = 0; i < NUM_ITERATIONS; ++i) {
 80016ba:	68bb      	ldr	r3, [r7, #8]
 80016bc:	3301      	adds	r3, #1
 80016be:	60bb      	str	r3, [r7, #8]
 80016c0:	68bb      	ldr	r3, [r7, #8]
 80016c2:	2b09      	cmp	r3, #9
 80016c4:	ddcc      	ble.n	8001660 <create_performance_impact+0x48>
		}
	}
	free(data);
 80016c6:	6838      	ldr	r0, [r7, #0]
 80016c8:	f002 f8ea 	bl	80038a0 <free>
}
 80016cc:	bf00      	nop
 80016ce:	3714      	adds	r7, #20
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016d4:	3ff00000 	.word	0x3ff00000

080016d8 <on_button_pressed>:

void on_button_pressed() {
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
	create_performance_impact();
 80016dc:	f7ff ff9c 	bl	8001618 <create_performance_impact>
}
 80016e0:	bf00      	nop
 80016e2:	bd80      	pop	{r7, pc}

080016e4 <on_button_held>:
void on_button_held() {
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
}
 80016e8:	bf00      	nop
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bc80      	pop	{r7}
 80016ee:	4770      	bx	lr

080016f0 <on_button_released>:
void on_button_released() {
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
}
 80016f4:	bf00      	nop
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bc80      	pop	{r7}
 80016fa:	4770      	bx	lr

080016fc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b085      	sub	sp, #20
 8001700:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001702:	4b15      	ldr	r3, [pc, #84]	@ (8001758 <HAL_MspInit+0x5c>)
 8001704:	699b      	ldr	r3, [r3, #24]
 8001706:	4a14      	ldr	r2, [pc, #80]	@ (8001758 <HAL_MspInit+0x5c>)
 8001708:	f043 0301 	orr.w	r3, r3, #1
 800170c:	6193      	str	r3, [r2, #24]
 800170e:	4b12      	ldr	r3, [pc, #72]	@ (8001758 <HAL_MspInit+0x5c>)
 8001710:	699b      	ldr	r3, [r3, #24]
 8001712:	f003 0301 	and.w	r3, r3, #1
 8001716:	60bb      	str	r3, [r7, #8]
 8001718:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800171a:	4b0f      	ldr	r3, [pc, #60]	@ (8001758 <HAL_MspInit+0x5c>)
 800171c:	69db      	ldr	r3, [r3, #28]
 800171e:	4a0e      	ldr	r2, [pc, #56]	@ (8001758 <HAL_MspInit+0x5c>)
 8001720:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001724:	61d3      	str	r3, [r2, #28]
 8001726:	4b0c      	ldr	r3, [pc, #48]	@ (8001758 <HAL_MspInit+0x5c>)
 8001728:	69db      	ldr	r3, [r3, #28]
 800172a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800172e:	607b      	str	r3, [r7, #4]
 8001730:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001732:	4b0a      	ldr	r3, [pc, #40]	@ (800175c <HAL_MspInit+0x60>)
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	60fb      	str	r3, [r7, #12]
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800173e:	60fb      	str	r3, [r7, #12]
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001746:	60fb      	str	r3, [r7, #12]
 8001748:	4a04      	ldr	r2, [pc, #16]	@ (800175c <HAL_MspInit+0x60>)
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800174e:	bf00      	nop
 8001750:	3714      	adds	r7, #20
 8001752:	46bd      	mov	sp, r7
 8001754:	bc80      	pop	{r7}
 8001756:	4770      	bx	lr
 8001758:	40021000 	.word	0x40021000
 800175c:	40010000 	.word	0x40010000

08001760 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b088      	sub	sp, #32
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001768:	f107 0310 	add.w	r3, r7, #16
 800176c:	2200      	movs	r2, #0
 800176e:	601a      	str	r2, [r3, #0]
 8001770:	605a      	str	r2, [r3, #4]
 8001772:	609a      	str	r2, [r3, #8]
 8001774:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4a15      	ldr	r2, [pc, #84]	@ (80017d0 <HAL_SPI_MspInit+0x70>)
 800177c:	4293      	cmp	r3, r2
 800177e:	d123      	bne.n	80017c8 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001780:	4b14      	ldr	r3, [pc, #80]	@ (80017d4 <HAL_SPI_MspInit+0x74>)
 8001782:	699b      	ldr	r3, [r3, #24]
 8001784:	4a13      	ldr	r2, [pc, #76]	@ (80017d4 <HAL_SPI_MspInit+0x74>)
 8001786:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800178a:	6193      	str	r3, [r2, #24]
 800178c:	4b11      	ldr	r3, [pc, #68]	@ (80017d4 <HAL_SPI_MspInit+0x74>)
 800178e:	699b      	ldr	r3, [r3, #24]
 8001790:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001794:	60fb      	str	r3, [r7, #12]
 8001796:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001798:	4b0e      	ldr	r3, [pc, #56]	@ (80017d4 <HAL_SPI_MspInit+0x74>)
 800179a:	699b      	ldr	r3, [r3, #24]
 800179c:	4a0d      	ldr	r2, [pc, #52]	@ (80017d4 <HAL_SPI_MspInit+0x74>)
 800179e:	f043 0304 	orr.w	r3, r3, #4
 80017a2:	6193      	str	r3, [r2, #24]
 80017a4:	4b0b      	ldr	r3, [pc, #44]	@ (80017d4 <HAL_SPI_MspInit+0x74>)
 80017a6:	699b      	ldr	r3, [r3, #24]
 80017a8:	f003 0304 	and.w	r3, r3, #4
 80017ac:	60bb      	str	r3, [r7, #8]
 80017ae:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80017b0:	23a0      	movs	r3, #160	@ 0xa0
 80017b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017b4:	2302      	movs	r3, #2
 80017b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017b8:	2303      	movs	r3, #3
 80017ba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017bc:	f107 0310 	add.w	r3, r7, #16
 80017c0:	4619      	mov	r1, r3
 80017c2:	4805      	ldr	r0, [pc, #20]	@ (80017d8 <HAL_SPI_MspInit+0x78>)
 80017c4:	f000 face 	bl	8001d64 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 80017c8:	bf00      	nop
 80017ca:	3720      	adds	r7, #32
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	40013000 	.word	0x40013000
 80017d4:	40021000 	.word	0x40021000
 80017d8:	40010800 	.word	0x40010800

080017dc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b084      	sub	sp, #16
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80017ec:	d114      	bne.n	8001818 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80017ee:	4b15      	ldr	r3, [pc, #84]	@ (8001844 <HAL_TIM_Base_MspInit+0x68>)
 80017f0:	69db      	ldr	r3, [r3, #28]
 80017f2:	4a14      	ldr	r2, [pc, #80]	@ (8001844 <HAL_TIM_Base_MspInit+0x68>)
 80017f4:	f043 0301 	orr.w	r3, r3, #1
 80017f8:	61d3      	str	r3, [r2, #28]
 80017fa:	4b12      	ldr	r3, [pc, #72]	@ (8001844 <HAL_TIM_Base_MspInit+0x68>)
 80017fc:	69db      	ldr	r3, [r3, #28]
 80017fe:	f003 0301 	and.w	r3, r3, #1
 8001802:	60fb      	str	r3, [r7, #12]
 8001804:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001806:	2200      	movs	r2, #0
 8001808:	2100      	movs	r1, #0
 800180a:	201c      	movs	r0, #28
 800180c:	f000 fa73 	bl	8001cf6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001810:	201c      	movs	r0, #28
 8001812:	f000 fa8c 	bl	8001d2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001816:	e010      	b.n	800183a <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM3)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a0a      	ldr	r2, [pc, #40]	@ (8001848 <HAL_TIM_Base_MspInit+0x6c>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d10b      	bne.n	800183a <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001822:	4b08      	ldr	r3, [pc, #32]	@ (8001844 <HAL_TIM_Base_MspInit+0x68>)
 8001824:	69db      	ldr	r3, [r3, #28]
 8001826:	4a07      	ldr	r2, [pc, #28]	@ (8001844 <HAL_TIM_Base_MspInit+0x68>)
 8001828:	f043 0302 	orr.w	r3, r3, #2
 800182c:	61d3      	str	r3, [r2, #28]
 800182e:	4b05      	ldr	r3, [pc, #20]	@ (8001844 <HAL_TIM_Base_MspInit+0x68>)
 8001830:	69db      	ldr	r3, [r3, #28]
 8001832:	f003 0302 	and.w	r3, r3, #2
 8001836:	60bb      	str	r3, [r7, #8]
 8001838:	68bb      	ldr	r3, [r7, #8]
}
 800183a:	bf00      	nop
 800183c:	3710      	adds	r7, #16
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	40021000 	.word	0x40021000
 8001848:	40000400 	.word	0x40000400

0800184c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b08a      	sub	sp, #40	@ 0x28
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001854:	f107 0314 	add.w	r3, r7, #20
 8001858:	2200      	movs	r2, #0
 800185a:	601a      	str	r2, [r3, #0]
 800185c:	605a      	str	r2, [r3, #4]
 800185e:	609a      	str	r2, [r3, #8]
 8001860:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800186a:	d118      	bne.n	800189e <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800186c:	4b25      	ldr	r3, [pc, #148]	@ (8001904 <HAL_TIM_MspPostInit+0xb8>)
 800186e:	699b      	ldr	r3, [r3, #24]
 8001870:	4a24      	ldr	r2, [pc, #144]	@ (8001904 <HAL_TIM_MspPostInit+0xb8>)
 8001872:	f043 0304 	orr.w	r3, r3, #4
 8001876:	6193      	str	r3, [r2, #24]
 8001878:	4b22      	ldr	r3, [pc, #136]	@ (8001904 <HAL_TIM_MspPostInit+0xb8>)
 800187a:	699b      	ldr	r3, [r3, #24]
 800187c:	f003 0304 	and.w	r3, r3, #4
 8001880:	613b      	str	r3, [r7, #16]
 8001882:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001884:	2301      	movs	r3, #1
 8001886:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001888:	2302      	movs	r3, #2
 800188a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800188c:	2302      	movs	r3, #2
 800188e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001890:	f107 0314 	add.w	r3, r7, #20
 8001894:	4619      	mov	r1, r3
 8001896:	481c      	ldr	r0, [pc, #112]	@ (8001908 <HAL_TIM_MspPostInit+0xbc>)
 8001898:	f000 fa64 	bl	8001d64 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800189c:	e02e      	b.n	80018fc <HAL_TIM_MspPostInit+0xb0>
  else if(htim->Instance==TIM3)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4a1a      	ldr	r2, [pc, #104]	@ (800190c <HAL_TIM_MspPostInit+0xc0>)
 80018a4:	4293      	cmp	r3, r2
 80018a6:	d129      	bne.n	80018fc <HAL_TIM_MspPostInit+0xb0>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018a8:	4b16      	ldr	r3, [pc, #88]	@ (8001904 <HAL_TIM_MspPostInit+0xb8>)
 80018aa:	699b      	ldr	r3, [r3, #24]
 80018ac:	4a15      	ldr	r2, [pc, #84]	@ (8001904 <HAL_TIM_MspPostInit+0xb8>)
 80018ae:	f043 0310 	orr.w	r3, r3, #16
 80018b2:	6193      	str	r3, [r2, #24]
 80018b4:	4b13      	ldr	r3, [pc, #76]	@ (8001904 <HAL_TIM_MspPostInit+0xb8>)
 80018b6:	699b      	ldr	r3, [r3, #24]
 80018b8:	f003 0310 	and.w	r3, r3, #16
 80018bc:	60fb      	str	r3, [r7, #12]
 80018be:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80018c0:	2340      	movs	r3, #64	@ 0x40
 80018c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018c4:	2302      	movs	r3, #2
 80018c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018c8:	2302      	movs	r3, #2
 80018ca:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018cc:	f107 0314 	add.w	r3, r7, #20
 80018d0:	4619      	mov	r1, r3
 80018d2:	480f      	ldr	r0, [pc, #60]	@ (8001910 <HAL_TIM_MspPostInit+0xc4>)
 80018d4:	f000 fa46 	bl	8001d64 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM3_ENABLE();
 80018d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001914 <HAL_TIM_MspPostInit+0xc8>)
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80018de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018e0:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80018e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80018e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018e8:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80018ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80018ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018f0:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 80018f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80018f6:	4a07      	ldr	r2, [pc, #28]	@ (8001914 <HAL_TIM_MspPostInit+0xc8>)
 80018f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018fa:	6053      	str	r3, [r2, #4]
}
 80018fc:	bf00      	nop
 80018fe:	3728      	adds	r7, #40	@ 0x28
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}
 8001904:	40021000 	.word	0x40021000
 8001908:	40010800 	.word	0x40010800
 800190c:	40000400 	.word	0x40000400
 8001910:	40011000 	.word	0x40011000
 8001914:	40010000 	.word	0x40010000

08001918 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800191c:	bf00      	nop
 800191e:	e7fd      	b.n	800191c <NMI_Handler+0x4>

08001920 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001924:	bf00      	nop
 8001926:	e7fd      	b.n	8001924 <HardFault_Handler+0x4>

08001928 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800192c:	bf00      	nop
 800192e:	e7fd      	b.n	800192c <MemManage_Handler+0x4>

08001930 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001934:	bf00      	nop
 8001936:	e7fd      	b.n	8001934 <BusFault_Handler+0x4>

08001938 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800193c:	bf00      	nop
 800193e:	e7fd      	b.n	800193c <UsageFault_Handler+0x4>

08001940 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001940:	b480      	push	{r7}
 8001942:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001944:	bf00      	nop
 8001946:	46bd      	mov	sp, r7
 8001948:	bc80      	pop	{r7}
 800194a:	4770      	bx	lr

0800194c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001950:	bf00      	nop
 8001952:	46bd      	mov	sp, r7
 8001954:	bc80      	pop	{r7}
 8001956:	4770      	bx	lr

08001958 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800195c:	bf00      	nop
 800195e:	46bd      	mov	sp, r7
 8001960:	bc80      	pop	{r7}
 8001962:	4770      	bx	lr

08001964 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001968:	f000 f8d2 	bl	8001b10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800196c:	bf00      	nop
 800196e:	bd80      	pop	{r7, pc}

08001970 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	// todo: disable tim2 at the start of this function, re enable at the end
	// todo make something like OE_TIMER_DISABLE macro
	render_buffer();
 8001974:	f7ff fcf0 	bl	8001358 <render_buffer>
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001978:	4802      	ldr	r0, [pc, #8]	@ (8001984 <TIM2_IRQHandler+0x14>)
 800197a:	f001 f9a5 	bl	8002cc8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800197e:	bf00      	nop
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	200000e0 	.word	0x200000e0

08001988 <_kill>:
{
  return 1;
}

int _kill(int pid, int sig)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b082      	sub	sp, #8
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
 8001990:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001992:	f002 f853 	bl	8003a3c <__errno>
 8001996:	4603      	mov	r3, r0
 8001998:	2216      	movs	r2, #22
 800199a:	601a      	str	r2, [r3, #0]
  return -1;
 800199c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	3708      	adds	r7, #8
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}

080019a8 <_exit>:

void _exit (int status)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b082      	sub	sp, #8
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80019b0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80019b4:	6878      	ldr	r0, [r7, #4]
 80019b6:	f7ff ffe7 	bl	8001988 <_kill>
  while (1) {}    /* Make sure we hang here */
 80019ba:	bf00      	nop
 80019bc:	e7fd      	b.n	80019ba <_exit+0x12>
	...

080019c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b086      	sub	sp, #24
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019c8:	4a14      	ldr	r2, [pc, #80]	@ (8001a1c <_sbrk+0x5c>)
 80019ca:	4b15      	ldr	r3, [pc, #84]	@ (8001a20 <_sbrk+0x60>)
 80019cc:	1ad3      	subs	r3, r2, r3
 80019ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019d4:	4b13      	ldr	r3, [pc, #76]	@ (8001a24 <_sbrk+0x64>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d102      	bne.n	80019e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019dc:	4b11      	ldr	r3, [pc, #68]	@ (8001a24 <_sbrk+0x64>)
 80019de:	4a12      	ldr	r2, [pc, #72]	@ (8001a28 <_sbrk+0x68>)
 80019e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019e2:	4b10      	ldr	r3, [pc, #64]	@ (8001a24 <_sbrk+0x64>)
 80019e4:	681a      	ldr	r2, [r3, #0]
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	4413      	add	r3, r2
 80019ea:	693a      	ldr	r2, [r7, #16]
 80019ec:	429a      	cmp	r2, r3
 80019ee:	d207      	bcs.n	8001a00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019f0:	f002 f824 	bl	8003a3c <__errno>
 80019f4:	4603      	mov	r3, r0
 80019f6:	220c      	movs	r2, #12
 80019f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80019fe:	e009      	b.n	8001a14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a00:	4b08      	ldr	r3, [pc, #32]	@ (8001a24 <_sbrk+0x64>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a06:	4b07      	ldr	r3, [pc, #28]	@ (8001a24 <_sbrk+0x64>)
 8001a08:	681a      	ldr	r2, [r3, #0]
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	4413      	add	r3, r2
 8001a0e:	4a05      	ldr	r2, [pc, #20]	@ (8001a24 <_sbrk+0x64>)
 8001a10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a12:	68fb      	ldr	r3, [r7, #12]
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	3718      	adds	r7, #24
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}
 8001a1c:	20005000 	.word	0x20005000
 8001a20:	00000400 	.word	0x00000400
 8001a24:	20001990 	.word	0x20001990
 8001a28:	20001ae8 	.word	0x20001ae8

08001a2c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a30:	bf00      	nop
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bc80      	pop	{r7}
 8001a36:	4770      	bx	lr

08001a38 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a38:	f7ff fff8 	bl	8001a2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a3c:	480b      	ldr	r0, [pc, #44]	@ (8001a6c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001a3e:	490c      	ldr	r1, [pc, #48]	@ (8001a70 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001a40:	4a0c      	ldr	r2, [pc, #48]	@ (8001a74 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001a42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a44:	e002      	b.n	8001a4c <LoopCopyDataInit>

08001a46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a4a:	3304      	adds	r3, #4

08001a4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a50:	d3f9      	bcc.n	8001a46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a52:	4a09      	ldr	r2, [pc, #36]	@ (8001a78 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001a54:	4c09      	ldr	r4, [pc, #36]	@ (8001a7c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a58:	e001      	b.n	8001a5e <LoopFillZerobss>

08001a5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a5c:	3204      	adds	r2, #4

08001a5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a60:	d3fb      	bcc.n	8001a5a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a62:	f001 fff1 	bl	8003a48 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001a66:	f7ff f82d 	bl	8000ac4 <main>
  bx lr
 8001a6a:	4770      	bx	lr
  ldr r0, =_sdata
 8001a6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a70:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001a74:	08004d80 	.word	0x08004d80
  ldr r2, =_sbss
 8001a78:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001a7c:	20001ae4 	.word	0x20001ae4

08001a80 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001a80:	e7fe      	b.n	8001a80 <ADC1_2_IRQHandler>
	...

08001a84 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a88:	4b08      	ldr	r3, [pc, #32]	@ (8001aac <HAL_Init+0x28>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a07      	ldr	r2, [pc, #28]	@ (8001aac <HAL_Init+0x28>)
 8001a8e:	f043 0310 	orr.w	r3, r3, #16
 8001a92:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a94:	2003      	movs	r0, #3
 8001a96:	f000 f923 	bl	8001ce0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a9a:	200f      	movs	r0, #15
 8001a9c:	f000 f808 	bl	8001ab0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001aa0:	f7ff fe2c 	bl	80016fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001aa4:	2300      	movs	r3, #0
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	40022000 	.word	0x40022000

08001ab0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ab8:	4b12      	ldr	r3, [pc, #72]	@ (8001b04 <HAL_InitTick+0x54>)
 8001aba:	681a      	ldr	r2, [r3, #0]
 8001abc:	4b12      	ldr	r3, [pc, #72]	@ (8001b08 <HAL_InitTick+0x58>)
 8001abe:	781b      	ldrb	r3, [r3, #0]
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ac6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001aca:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f000 f93b 	bl	8001d4a <HAL_SYSTICK_Config>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d001      	beq.n	8001ade <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ada:	2301      	movs	r3, #1
 8001adc:	e00e      	b.n	8001afc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	2b0f      	cmp	r3, #15
 8001ae2:	d80a      	bhi.n	8001afa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	6879      	ldr	r1, [r7, #4]
 8001ae8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001aec:	f000 f903 	bl	8001cf6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001af0:	4a06      	ldr	r2, [pc, #24]	@ (8001b0c <HAL_InitTick+0x5c>)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001af6:	2300      	movs	r3, #0
 8001af8:	e000      	b.n	8001afc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001afa:	2301      	movs	r3, #1
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	3708      	adds	r7, #8
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	20000008 	.word	0x20000008
 8001b08:	20000010 	.word	0x20000010
 8001b0c:	2000000c 	.word	0x2000000c

08001b10 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b14:	4b05      	ldr	r3, [pc, #20]	@ (8001b2c <HAL_IncTick+0x1c>)
 8001b16:	781b      	ldrb	r3, [r3, #0]
 8001b18:	461a      	mov	r2, r3
 8001b1a:	4b05      	ldr	r3, [pc, #20]	@ (8001b30 <HAL_IncTick+0x20>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	4413      	add	r3, r2
 8001b20:	4a03      	ldr	r2, [pc, #12]	@ (8001b30 <HAL_IncTick+0x20>)
 8001b22:	6013      	str	r3, [r2, #0]
}
 8001b24:	bf00      	nop
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bc80      	pop	{r7}
 8001b2a:	4770      	bx	lr
 8001b2c:	20000010 	.word	0x20000010
 8001b30:	20001994 	.word	0x20001994

08001b34 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0
  return uwTick;
 8001b38:	4b02      	ldr	r3, [pc, #8]	@ (8001b44 <HAL_GetTick+0x10>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bc80      	pop	{r7}
 8001b42:	4770      	bx	lr
 8001b44:	20001994 	.word	0x20001994

08001b48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b085      	sub	sp, #20
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	f003 0307 	and.w	r3, r3, #7
 8001b56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b58:	4b0c      	ldr	r3, [pc, #48]	@ (8001b8c <__NVIC_SetPriorityGrouping+0x44>)
 8001b5a:	68db      	ldr	r3, [r3, #12]
 8001b5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b5e:	68ba      	ldr	r2, [r7, #8]
 8001b60:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b64:	4013      	ands	r3, r2
 8001b66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b70:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b7a:	4a04      	ldr	r2, [pc, #16]	@ (8001b8c <__NVIC_SetPriorityGrouping+0x44>)
 8001b7c:	68bb      	ldr	r3, [r7, #8]
 8001b7e:	60d3      	str	r3, [r2, #12]
}
 8001b80:	bf00      	nop
 8001b82:	3714      	adds	r7, #20
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bc80      	pop	{r7}
 8001b88:	4770      	bx	lr
 8001b8a:	bf00      	nop
 8001b8c:	e000ed00 	.word	0xe000ed00

08001b90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b90:	b480      	push	{r7}
 8001b92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b94:	4b04      	ldr	r3, [pc, #16]	@ (8001ba8 <__NVIC_GetPriorityGrouping+0x18>)
 8001b96:	68db      	ldr	r3, [r3, #12]
 8001b98:	0a1b      	lsrs	r3, r3, #8
 8001b9a:	f003 0307 	and.w	r3, r3, #7
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bc80      	pop	{r7}
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop
 8001ba8:	e000ed00 	.word	0xe000ed00

08001bac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b083      	sub	sp, #12
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	db0b      	blt.n	8001bd6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bbe:	79fb      	ldrb	r3, [r7, #7]
 8001bc0:	f003 021f 	and.w	r2, r3, #31
 8001bc4:	4906      	ldr	r1, [pc, #24]	@ (8001be0 <__NVIC_EnableIRQ+0x34>)
 8001bc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bca:	095b      	lsrs	r3, r3, #5
 8001bcc:	2001      	movs	r0, #1
 8001bce:	fa00 f202 	lsl.w	r2, r0, r2
 8001bd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001bd6:	bf00      	nop
 8001bd8:	370c      	adds	r7, #12
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bc80      	pop	{r7}
 8001bde:	4770      	bx	lr
 8001be0:	e000e100 	.word	0xe000e100

08001be4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	4603      	mov	r3, r0
 8001bec:	6039      	str	r1, [r7, #0]
 8001bee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	db0a      	blt.n	8001c0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	b2da      	uxtb	r2, r3
 8001bfc:	490c      	ldr	r1, [pc, #48]	@ (8001c30 <__NVIC_SetPriority+0x4c>)
 8001bfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c02:	0112      	lsls	r2, r2, #4
 8001c04:	b2d2      	uxtb	r2, r2
 8001c06:	440b      	add	r3, r1
 8001c08:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c0c:	e00a      	b.n	8001c24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	b2da      	uxtb	r2, r3
 8001c12:	4908      	ldr	r1, [pc, #32]	@ (8001c34 <__NVIC_SetPriority+0x50>)
 8001c14:	79fb      	ldrb	r3, [r7, #7]
 8001c16:	f003 030f 	and.w	r3, r3, #15
 8001c1a:	3b04      	subs	r3, #4
 8001c1c:	0112      	lsls	r2, r2, #4
 8001c1e:	b2d2      	uxtb	r2, r2
 8001c20:	440b      	add	r3, r1
 8001c22:	761a      	strb	r2, [r3, #24]
}
 8001c24:	bf00      	nop
 8001c26:	370c      	adds	r7, #12
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bc80      	pop	{r7}
 8001c2c:	4770      	bx	lr
 8001c2e:	bf00      	nop
 8001c30:	e000e100 	.word	0xe000e100
 8001c34:	e000ed00 	.word	0xe000ed00

08001c38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b089      	sub	sp, #36	@ 0x24
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	60f8      	str	r0, [r7, #12]
 8001c40:	60b9      	str	r1, [r7, #8]
 8001c42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	f003 0307 	and.w	r3, r3, #7
 8001c4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c4c:	69fb      	ldr	r3, [r7, #28]
 8001c4e:	f1c3 0307 	rsb	r3, r3, #7
 8001c52:	2b04      	cmp	r3, #4
 8001c54:	bf28      	it	cs
 8001c56:	2304      	movcs	r3, #4
 8001c58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c5a:	69fb      	ldr	r3, [r7, #28]
 8001c5c:	3304      	adds	r3, #4
 8001c5e:	2b06      	cmp	r3, #6
 8001c60:	d902      	bls.n	8001c68 <NVIC_EncodePriority+0x30>
 8001c62:	69fb      	ldr	r3, [r7, #28]
 8001c64:	3b03      	subs	r3, #3
 8001c66:	e000      	b.n	8001c6a <NVIC_EncodePriority+0x32>
 8001c68:	2300      	movs	r3, #0
 8001c6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c6c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001c70:	69bb      	ldr	r3, [r7, #24]
 8001c72:	fa02 f303 	lsl.w	r3, r2, r3
 8001c76:	43da      	mvns	r2, r3
 8001c78:	68bb      	ldr	r3, [r7, #8]
 8001c7a:	401a      	ands	r2, r3
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c80:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	fa01 f303 	lsl.w	r3, r1, r3
 8001c8a:	43d9      	mvns	r1, r3
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c90:	4313      	orrs	r3, r2
         );
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	3724      	adds	r7, #36	@ 0x24
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bc80      	pop	{r7}
 8001c9a:	4770      	bx	lr

08001c9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	3b01      	subs	r3, #1
 8001ca8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001cac:	d301      	bcc.n	8001cb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cae:	2301      	movs	r3, #1
 8001cb0:	e00f      	b.n	8001cd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cb2:	4a0a      	ldr	r2, [pc, #40]	@ (8001cdc <SysTick_Config+0x40>)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	3b01      	subs	r3, #1
 8001cb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cba:	210f      	movs	r1, #15
 8001cbc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001cc0:	f7ff ff90 	bl	8001be4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001cc4:	4b05      	ldr	r3, [pc, #20]	@ (8001cdc <SysTick_Config+0x40>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cca:	4b04      	ldr	r3, [pc, #16]	@ (8001cdc <SysTick_Config+0x40>)
 8001ccc:	2207      	movs	r2, #7
 8001cce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cd0:	2300      	movs	r3, #0
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	3708      	adds	r7, #8
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	e000e010 	.word	0xe000e010

08001ce0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ce8:	6878      	ldr	r0, [r7, #4]
 8001cea:	f7ff ff2d 	bl	8001b48 <__NVIC_SetPriorityGrouping>
}
 8001cee:	bf00      	nop
 8001cf0:	3708      	adds	r7, #8
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}

08001cf6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cf6:	b580      	push	{r7, lr}
 8001cf8:	b086      	sub	sp, #24
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	60b9      	str	r1, [r7, #8]
 8001d00:	607a      	str	r2, [r7, #4]
 8001d02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d04:	2300      	movs	r3, #0
 8001d06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d08:	f7ff ff42 	bl	8001b90 <__NVIC_GetPriorityGrouping>
 8001d0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d0e:	687a      	ldr	r2, [r7, #4]
 8001d10:	68b9      	ldr	r1, [r7, #8]
 8001d12:	6978      	ldr	r0, [r7, #20]
 8001d14:	f7ff ff90 	bl	8001c38 <NVIC_EncodePriority>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d1e:	4611      	mov	r1, r2
 8001d20:	4618      	mov	r0, r3
 8001d22:	f7ff ff5f 	bl	8001be4 <__NVIC_SetPriority>
}
 8001d26:	bf00      	nop
 8001d28:	3718      	adds	r7, #24
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}

08001d2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d2e:	b580      	push	{r7, lr}
 8001d30:	b082      	sub	sp, #8
 8001d32:	af00      	add	r7, sp, #0
 8001d34:	4603      	mov	r3, r0
 8001d36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f7ff ff35 	bl	8001bac <__NVIC_EnableIRQ>
}
 8001d42:	bf00      	nop
 8001d44:	3708      	adds	r7, #8
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}

08001d4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d4a:	b580      	push	{r7, lr}
 8001d4c:	b082      	sub	sp, #8
 8001d4e:	af00      	add	r7, sp, #0
 8001d50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d52:	6878      	ldr	r0, [r7, #4]
 8001d54:	f7ff ffa2 	bl	8001c9c <SysTick_Config>
 8001d58:	4603      	mov	r3, r0
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	3708      	adds	r7, #8
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
	...

08001d64 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b08b      	sub	sp, #44	@ 0x2c
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001d72:	2300      	movs	r3, #0
 8001d74:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d76:	e169      	b.n	800204c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001d78:	2201      	movs	r2, #1
 8001d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d80:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	69fa      	ldr	r2, [r7, #28]
 8001d88:	4013      	ands	r3, r2
 8001d8a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001d8c:	69ba      	ldr	r2, [r7, #24]
 8001d8e:	69fb      	ldr	r3, [r7, #28]
 8001d90:	429a      	cmp	r2, r3
 8001d92:	f040 8158 	bne.w	8002046 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	4a9a      	ldr	r2, [pc, #616]	@ (8002004 <HAL_GPIO_Init+0x2a0>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d05e      	beq.n	8001e5e <HAL_GPIO_Init+0xfa>
 8001da0:	4a98      	ldr	r2, [pc, #608]	@ (8002004 <HAL_GPIO_Init+0x2a0>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d875      	bhi.n	8001e92 <HAL_GPIO_Init+0x12e>
 8001da6:	4a98      	ldr	r2, [pc, #608]	@ (8002008 <HAL_GPIO_Init+0x2a4>)
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d058      	beq.n	8001e5e <HAL_GPIO_Init+0xfa>
 8001dac:	4a96      	ldr	r2, [pc, #600]	@ (8002008 <HAL_GPIO_Init+0x2a4>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d86f      	bhi.n	8001e92 <HAL_GPIO_Init+0x12e>
 8001db2:	4a96      	ldr	r2, [pc, #600]	@ (800200c <HAL_GPIO_Init+0x2a8>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d052      	beq.n	8001e5e <HAL_GPIO_Init+0xfa>
 8001db8:	4a94      	ldr	r2, [pc, #592]	@ (800200c <HAL_GPIO_Init+0x2a8>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d869      	bhi.n	8001e92 <HAL_GPIO_Init+0x12e>
 8001dbe:	4a94      	ldr	r2, [pc, #592]	@ (8002010 <HAL_GPIO_Init+0x2ac>)
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d04c      	beq.n	8001e5e <HAL_GPIO_Init+0xfa>
 8001dc4:	4a92      	ldr	r2, [pc, #584]	@ (8002010 <HAL_GPIO_Init+0x2ac>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d863      	bhi.n	8001e92 <HAL_GPIO_Init+0x12e>
 8001dca:	4a92      	ldr	r2, [pc, #584]	@ (8002014 <HAL_GPIO_Init+0x2b0>)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d046      	beq.n	8001e5e <HAL_GPIO_Init+0xfa>
 8001dd0:	4a90      	ldr	r2, [pc, #576]	@ (8002014 <HAL_GPIO_Init+0x2b0>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d85d      	bhi.n	8001e92 <HAL_GPIO_Init+0x12e>
 8001dd6:	2b12      	cmp	r3, #18
 8001dd8:	d82a      	bhi.n	8001e30 <HAL_GPIO_Init+0xcc>
 8001dda:	2b12      	cmp	r3, #18
 8001ddc:	d859      	bhi.n	8001e92 <HAL_GPIO_Init+0x12e>
 8001dde:	a201      	add	r2, pc, #4	@ (adr r2, 8001de4 <HAL_GPIO_Init+0x80>)
 8001de0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001de4:	08001e5f 	.word	0x08001e5f
 8001de8:	08001e39 	.word	0x08001e39
 8001dec:	08001e4b 	.word	0x08001e4b
 8001df0:	08001e8d 	.word	0x08001e8d
 8001df4:	08001e93 	.word	0x08001e93
 8001df8:	08001e93 	.word	0x08001e93
 8001dfc:	08001e93 	.word	0x08001e93
 8001e00:	08001e93 	.word	0x08001e93
 8001e04:	08001e93 	.word	0x08001e93
 8001e08:	08001e93 	.word	0x08001e93
 8001e0c:	08001e93 	.word	0x08001e93
 8001e10:	08001e93 	.word	0x08001e93
 8001e14:	08001e93 	.word	0x08001e93
 8001e18:	08001e93 	.word	0x08001e93
 8001e1c:	08001e93 	.word	0x08001e93
 8001e20:	08001e93 	.word	0x08001e93
 8001e24:	08001e93 	.word	0x08001e93
 8001e28:	08001e41 	.word	0x08001e41
 8001e2c:	08001e55 	.word	0x08001e55
 8001e30:	4a79      	ldr	r2, [pc, #484]	@ (8002018 <HAL_GPIO_Init+0x2b4>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d013      	beq.n	8001e5e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001e36:	e02c      	b.n	8001e92 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	68db      	ldr	r3, [r3, #12]
 8001e3c:	623b      	str	r3, [r7, #32]
          break;
 8001e3e:	e029      	b.n	8001e94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	68db      	ldr	r3, [r3, #12]
 8001e44:	3304      	adds	r3, #4
 8001e46:	623b      	str	r3, [r7, #32]
          break;
 8001e48:	e024      	b.n	8001e94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	68db      	ldr	r3, [r3, #12]
 8001e4e:	3308      	adds	r3, #8
 8001e50:	623b      	str	r3, [r7, #32]
          break;
 8001e52:	e01f      	b.n	8001e94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	68db      	ldr	r3, [r3, #12]
 8001e58:	330c      	adds	r3, #12
 8001e5a:	623b      	str	r3, [r7, #32]
          break;
 8001e5c:	e01a      	b.n	8001e94 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d102      	bne.n	8001e6c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001e66:	2304      	movs	r3, #4
 8001e68:	623b      	str	r3, [r7, #32]
          break;
 8001e6a:	e013      	b.n	8001e94 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	689b      	ldr	r3, [r3, #8]
 8001e70:	2b01      	cmp	r3, #1
 8001e72:	d105      	bne.n	8001e80 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e74:	2308      	movs	r3, #8
 8001e76:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	69fa      	ldr	r2, [r7, #28]
 8001e7c:	611a      	str	r2, [r3, #16]
          break;
 8001e7e:	e009      	b.n	8001e94 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e80:	2308      	movs	r3, #8
 8001e82:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	69fa      	ldr	r2, [r7, #28]
 8001e88:	615a      	str	r2, [r3, #20]
          break;
 8001e8a:	e003      	b.n	8001e94 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	623b      	str	r3, [r7, #32]
          break;
 8001e90:	e000      	b.n	8001e94 <HAL_GPIO_Init+0x130>
          break;
 8001e92:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e94:	69bb      	ldr	r3, [r7, #24]
 8001e96:	2bff      	cmp	r3, #255	@ 0xff
 8001e98:	d801      	bhi.n	8001e9e <HAL_GPIO_Init+0x13a>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	e001      	b.n	8001ea2 <HAL_GPIO_Init+0x13e>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	3304      	adds	r3, #4
 8001ea2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001ea4:	69bb      	ldr	r3, [r7, #24]
 8001ea6:	2bff      	cmp	r3, #255	@ 0xff
 8001ea8:	d802      	bhi.n	8001eb0 <HAL_GPIO_Init+0x14c>
 8001eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eac:	009b      	lsls	r3, r3, #2
 8001eae:	e002      	b.n	8001eb6 <HAL_GPIO_Init+0x152>
 8001eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eb2:	3b08      	subs	r3, #8
 8001eb4:	009b      	lsls	r3, r3, #2
 8001eb6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	681a      	ldr	r2, [r3, #0]
 8001ebc:	210f      	movs	r1, #15
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ec4:	43db      	mvns	r3, r3
 8001ec6:	401a      	ands	r2, r3
 8001ec8:	6a39      	ldr	r1, [r7, #32]
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	fa01 f303 	lsl.w	r3, r1, r3
 8001ed0:	431a      	orrs	r2, r3
 8001ed2:	697b      	ldr	r3, [r7, #20]
 8001ed4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	f000 80b1 	beq.w	8002046 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ee4:	4b4d      	ldr	r3, [pc, #308]	@ (800201c <HAL_GPIO_Init+0x2b8>)
 8001ee6:	699b      	ldr	r3, [r3, #24]
 8001ee8:	4a4c      	ldr	r2, [pc, #304]	@ (800201c <HAL_GPIO_Init+0x2b8>)
 8001eea:	f043 0301 	orr.w	r3, r3, #1
 8001eee:	6193      	str	r3, [r2, #24]
 8001ef0:	4b4a      	ldr	r3, [pc, #296]	@ (800201c <HAL_GPIO_Init+0x2b8>)
 8001ef2:	699b      	ldr	r3, [r3, #24]
 8001ef4:	f003 0301 	and.w	r3, r3, #1
 8001ef8:	60bb      	str	r3, [r7, #8]
 8001efa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001efc:	4a48      	ldr	r2, [pc, #288]	@ (8002020 <HAL_GPIO_Init+0x2bc>)
 8001efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f00:	089b      	lsrs	r3, r3, #2
 8001f02:	3302      	adds	r3, #2
 8001f04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f08:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f0c:	f003 0303 	and.w	r3, r3, #3
 8001f10:	009b      	lsls	r3, r3, #2
 8001f12:	220f      	movs	r2, #15
 8001f14:	fa02 f303 	lsl.w	r3, r2, r3
 8001f18:	43db      	mvns	r3, r3
 8001f1a:	68fa      	ldr	r2, [r7, #12]
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	4a40      	ldr	r2, [pc, #256]	@ (8002024 <HAL_GPIO_Init+0x2c0>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d013      	beq.n	8001f50 <HAL_GPIO_Init+0x1ec>
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	4a3f      	ldr	r2, [pc, #252]	@ (8002028 <HAL_GPIO_Init+0x2c4>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d00d      	beq.n	8001f4c <HAL_GPIO_Init+0x1e8>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	4a3e      	ldr	r2, [pc, #248]	@ (800202c <HAL_GPIO_Init+0x2c8>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d007      	beq.n	8001f48 <HAL_GPIO_Init+0x1e4>
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	4a3d      	ldr	r2, [pc, #244]	@ (8002030 <HAL_GPIO_Init+0x2cc>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d101      	bne.n	8001f44 <HAL_GPIO_Init+0x1e0>
 8001f40:	2303      	movs	r3, #3
 8001f42:	e006      	b.n	8001f52 <HAL_GPIO_Init+0x1ee>
 8001f44:	2304      	movs	r3, #4
 8001f46:	e004      	b.n	8001f52 <HAL_GPIO_Init+0x1ee>
 8001f48:	2302      	movs	r3, #2
 8001f4a:	e002      	b.n	8001f52 <HAL_GPIO_Init+0x1ee>
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	e000      	b.n	8001f52 <HAL_GPIO_Init+0x1ee>
 8001f50:	2300      	movs	r3, #0
 8001f52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f54:	f002 0203 	and.w	r2, r2, #3
 8001f58:	0092      	lsls	r2, r2, #2
 8001f5a:	4093      	lsls	r3, r2
 8001f5c:	68fa      	ldr	r2, [r7, #12]
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001f62:	492f      	ldr	r1, [pc, #188]	@ (8002020 <HAL_GPIO_Init+0x2bc>)
 8001f64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f66:	089b      	lsrs	r3, r3, #2
 8001f68:	3302      	adds	r3, #2
 8001f6a:	68fa      	ldr	r2, [r7, #12]
 8001f6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d006      	beq.n	8001f8a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001f7c:	4b2d      	ldr	r3, [pc, #180]	@ (8002034 <HAL_GPIO_Init+0x2d0>)
 8001f7e:	689a      	ldr	r2, [r3, #8]
 8001f80:	492c      	ldr	r1, [pc, #176]	@ (8002034 <HAL_GPIO_Init+0x2d0>)
 8001f82:	69bb      	ldr	r3, [r7, #24]
 8001f84:	4313      	orrs	r3, r2
 8001f86:	608b      	str	r3, [r1, #8]
 8001f88:	e006      	b.n	8001f98 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001f8a:	4b2a      	ldr	r3, [pc, #168]	@ (8002034 <HAL_GPIO_Init+0x2d0>)
 8001f8c:	689a      	ldr	r2, [r3, #8]
 8001f8e:	69bb      	ldr	r3, [r7, #24]
 8001f90:	43db      	mvns	r3, r3
 8001f92:	4928      	ldr	r1, [pc, #160]	@ (8002034 <HAL_GPIO_Init+0x2d0>)
 8001f94:	4013      	ands	r3, r2
 8001f96:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d006      	beq.n	8001fb2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001fa4:	4b23      	ldr	r3, [pc, #140]	@ (8002034 <HAL_GPIO_Init+0x2d0>)
 8001fa6:	68da      	ldr	r2, [r3, #12]
 8001fa8:	4922      	ldr	r1, [pc, #136]	@ (8002034 <HAL_GPIO_Init+0x2d0>)
 8001faa:	69bb      	ldr	r3, [r7, #24]
 8001fac:	4313      	orrs	r3, r2
 8001fae:	60cb      	str	r3, [r1, #12]
 8001fb0:	e006      	b.n	8001fc0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001fb2:	4b20      	ldr	r3, [pc, #128]	@ (8002034 <HAL_GPIO_Init+0x2d0>)
 8001fb4:	68da      	ldr	r2, [r3, #12]
 8001fb6:	69bb      	ldr	r3, [r7, #24]
 8001fb8:	43db      	mvns	r3, r3
 8001fba:	491e      	ldr	r1, [pc, #120]	@ (8002034 <HAL_GPIO_Init+0x2d0>)
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d006      	beq.n	8001fda <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001fcc:	4b19      	ldr	r3, [pc, #100]	@ (8002034 <HAL_GPIO_Init+0x2d0>)
 8001fce:	685a      	ldr	r2, [r3, #4]
 8001fd0:	4918      	ldr	r1, [pc, #96]	@ (8002034 <HAL_GPIO_Init+0x2d0>)
 8001fd2:	69bb      	ldr	r3, [r7, #24]
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	604b      	str	r3, [r1, #4]
 8001fd8:	e006      	b.n	8001fe8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001fda:	4b16      	ldr	r3, [pc, #88]	@ (8002034 <HAL_GPIO_Init+0x2d0>)
 8001fdc:	685a      	ldr	r2, [r3, #4]
 8001fde:	69bb      	ldr	r3, [r7, #24]
 8001fe0:	43db      	mvns	r3, r3
 8001fe2:	4914      	ldr	r1, [pc, #80]	@ (8002034 <HAL_GPIO_Init+0x2d0>)
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d021      	beq.n	8002038 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001ff4:	4b0f      	ldr	r3, [pc, #60]	@ (8002034 <HAL_GPIO_Init+0x2d0>)
 8001ff6:	681a      	ldr	r2, [r3, #0]
 8001ff8:	490e      	ldr	r1, [pc, #56]	@ (8002034 <HAL_GPIO_Init+0x2d0>)
 8001ffa:	69bb      	ldr	r3, [r7, #24]
 8001ffc:	4313      	orrs	r3, r2
 8001ffe:	600b      	str	r3, [r1, #0]
 8002000:	e021      	b.n	8002046 <HAL_GPIO_Init+0x2e2>
 8002002:	bf00      	nop
 8002004:	10320000 	.word	0x10320000
 8002008:	10310000 	.word	0x10310000
 800200c:	10220000 	.word	0x10220000
 8002010:	10210000 	.word	0x10210000
 8002014:	10120000 	.word	0x10120000
 8002018:	10110000 	.word	0x10110000
 800201c:	40021000 	.word	0x40021000
 8002020:	40010000 	.word	0x40010000
 8002024:	40010800 	.word	0x40010800
 8002028:	40010c00 	.word	0x40010c00
 800202c:	40011000 	.word	0x40011000
 8002030:	40011400 	.word	0x40011400
 8002034:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002038:	4b0b      	ldr	r3, [pc, #44]	@ (8002068 <HAL_GPIO_Init+0x304>)
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	69bb      	ldr	r3, [r7, #24]
 800203e:	43db      	mvns	r3, r3
 8002040:	4909      	ldr	r1, [pc, #36]	@ (8002068 <HAL_GPIO_Init+0x304>)
 8002042:	4013      	ands	r3, r2
 8002044:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002048:	3301      	adds	r3, #1
 800204a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002052:	fa22 f303 	lsr.w	r3, r2, r3
 8002056:	2b00      	cmp	r3, #0
 8002058:	f47f ae8e 	bne.w	8001d78 <HAL_GPIO_Init+0x14>
  }
}
 800205c:	bf00      	nop
 800205e:	bf00      	nop
 8002060:	372c      	adds	r7, #44	@ 0x2c
 8002062:	46bd      	mov	sp, r7
 8002064:	bc80      	pop	{r7}
 8002066:	4770      	bx	lr
 8002068:	40010400 	.word	0x40010400

0800206c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800206c:	b480      	push	{r7}
 800206e:	b085      	sub	sp, #20
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
 8002074:	460b      	mov	r3, r1
 8002076:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	689a      	ldr	r2, [r3, #8]
 800207c:	887b      	ldrh	r3, [r7, #2]
 800207e:	4013      	ands	r3, r2
 8002080:	2b00      	cmp	r3, #0
 8002082:	d002      	beq.n	800208a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002084:	2301      	movs	r3, #1
 8002086:	73fb      	strb	r3, [r7, #15]
 8002088:	e001      	b.n	800208e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800208a:	2300      	movs	r3, #0
 800208c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800208e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002090:	4618      	mov	r0, r3
 8002092:	3714      	adds	r7, #20
 8002094:	46bd      	mov	sp, r7
 8002096:	bc80      	pop	{r7}
 8002098:	4770      	bx	lr

0800209a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800209a:	b480      	push	{r7}
 800209c:	b083      	sub	sp, #12
 800209e:	af00      	add	r7, sp, #0
 80020a0:	6078      	str	r0, [r7, #4]
 80020a2:	460b      	mov	r3, r1
 80020a4:	807b      	strh	r3, [r7, #2]
 80020a6:	4613      	mov	r3, r2
 80020a8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80020aa:	787b      	ldrb	r3, [r7, #1]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d003      	beq.n	80020b8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80020b0:	887a      	ldrh	r2, [r7, #2]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80020b6:	e003      	b.n	80020c0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80020b8:	887b      	ldrh	r3, [r7, #2]
 80020ba:	041a      	lsls	r2, r3, #16
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	611a      	str	r2, [r3, #16]
}
 80020c0:	bf00      	nop
 80020c2:	370c      	adds	r7, #12
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bc80      	pop	{r7}
 80020c8:	4770      	bx	lr
	...

080020cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b086      	sub	sp, #24
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d101      	bne.n	80020de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020da:	2301      	movs	r3, #1
 80020dc:	e272      	b.n	80025c4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 0301 	and.w	r3, r3, #1
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	f000 8087 	beq.w	80021fa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80020ec:	4b92      	ldr	r3, [pc, #584]	@ (8002338 <HAL_RCC_OscConfig+0x26c>)
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f003 030c 	and.w	r3, r3, #12
 80020f4:	2b04      	cmp	r3, #4
 80020f6:	d00c      	beq.n	8002112 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80020f8:	4b8f      	ldr	r3, [pc, #572]	@ (8002338 <HAL_RCC_OscConfig+0x26c>)
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	f003 030c 	and.w	r3, r3, #12
 8002100:	2b08      	cmp	r3, #8
 8002102:	d112      	bne.n	800212a <HAL_RCC_OscConfig+0x5e>
 8002104:	4b8c      	ldr	r3, [pc, #560]	@ (8002338 <HAL_RCC_OscConfig+0x26c>)
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800210c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002110:	d10b      	bne.n	800212a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002112:	4b89      	ldr	r3, [pc, #548]	@ (8002338 <HAL_RCC_OscConfig+0x26c>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800211a:	2b00      	cmp	r3, #0
 800211c:	d06c      	beq.n	80021f8 <HAL_RCC_OscConfig+0x12c>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d168      	bne.n	80021f8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e24c      	b.n	80025c4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002132:	d106      	bne.n	8002142 <HAL_RCC_OscConfig+0x76>
 8002134:	4b80      	ldr	r3, [pc, #512]	@ (8002338 <HAL_RCC_OscConfig+0x26c>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a7f      	ldr	r2, [pc, #508]	@ (8002338 <HAL_RCC_OscConfig+0x26c>)
 800213a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800213e:	6013      	str	r3, [r2, #0]
 8002140:	e02e      	b.n	80021a0 <HAL_RCC_OscConfig+0xd4>
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d10c      	bne.n	8002164 <HAL_RCC_OscConfig+0x98>
 800214a:	4b7b      	ldr	r3, [pc, #492]	@ (8002338 <HAL_RCC_OscConfig+0x26c>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4a7a      	ldr	r2, [pc, #488]	@ (8002338 <HAL_RCC_OscConfig+0x26c>)
 8002150:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002154:	6013      	str	r3, [r2, #0]
 8002156:	4b78      	ldr	r3, [pc, #480]	@ (8002338 <HAL_RCC_OscConfig+0x26c>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4a77      	ldr	r2, [pc, #476]	@ (8002338 <HAL_RCC_OscConfig+0x26c>)
 800215c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002160:	6013      	str	r3, [r2, #0]
 8002162:	e01d      	b.n	80021a0 <HAL_RCC_OscConfig+0xd4>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800216c:	d10c      	bne.n	8002188 <HAL_RCC_OscConfig+0xbc>
 800216e:	4b72      	ldr	r3, [pc, #456]	@ (8002338 <HAL_RCC_OscConfig+0x26c>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a71      	ldr	r2, [pc, #452]	@ (8002338 <HAL_RCC_OscConfig+0x26c>)
 8002174:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002178:	6013      	str	r3, [r2, #0]
 800217a:	4b6f      	ldr	r3, [pc, #444]	@ (8002338 <HAL_RCC_OscConfig+0x26c>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a6e      	ldr	r2, [pc, #440]	@ (8002338 <HAL_RCC_OscConfig+0x26c>)
 8002180:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002184:	6013      	str	r3, [r2, #0]
 8002186:	e00b      	b.n	80021a0 <HAL_RCC_OscConfig+0xd4>
 8002188:	4b6b      	ldr	r3, [pc, #428]	@ (8002338 <HAL_RCC_OscConfig+0x26c>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a6a      	ldr	r2, [pc, #424]	@ (8002338 <HAL_RCC_OscConfig+0x26c>)
 800218e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002192:	6013      	str	r3, [r2, #0]
 8002194:	4b68      	ldr	r3, [pc, #416]	@ (8002338 <HAL_RCC_OscConfig+0x26c>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a67      	ldr	r2, [pc, #412]	@ (8002338 <HAL_RCC_OscConfig+0x26c>)
 800219a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800219e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d013      	beq.n	80021d0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021a8:	f7ff fcc4 	bl	8001b34 <HAL_GetTick>
 80021ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021ae:	e008      	b.n	80021c2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021b0:	f7ff fcc0 	bl	8001b34 <HAL_GetTick>
 80021b4:	4602      	mov	r2, r0
 80021b6:	693b      	ldr	r3, [r7, #16]
 80021b8:	1ad3      	subs	r3, r2, r3
 80021ba:	2b64      	cmp	r3, #100	@ 0x64
 80021bc:	d901      	bls.n	80021c2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80021be:	2303      	movs	r3, #3
 80021c0:	e200      	b.n	80025c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021c2:	4b5d      	ldr	r3, [pc, #372]	@ (8002338 <HAL_RCC_OscConfig+0x26c>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d0f0      	beq.n	80021b0 <HAL_RCC_OscConfig+0xe4>
 80021ce:	e014      	b.n	80021fa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021d0:	f7ff fcb0 	bl	8001b34 <HAL_GetTick>
 80021d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021d6:	e008      	b.n	80021ea <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021d8:	f7ff fcac 	bl	8001b34 <HAL_GetTick>
 80021dc:	4602      	mov	r2, r0
 80021de:	693b      	ldr	r3, [r7, #16]
 80021e0:	1ad3      	subs	r3, r2, r3
 80021e2:	2b64      	cmp	r3, #100	@ 0x64
 80021e4:	d901      	bls.n	80021ea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80021e6:	2303      	movs	r3, #3
 80021e8:	e1ec      	b.n	80025c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021ea:	4b53      	ldr	r3, [pc, #332]	@ (8002338 <HAL_RCC_OscConfig+0x26c>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d1f0      	bne.n	80021d8 <HAL_RCC_OscConfig+0x10c>
 80021f6:	e000      	b.n	80021fa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f003 0302 	and.w	r3, r3, #2
 8002202:	2b00      	cmp	r3, #0
 8002204:	d063      	beq.n	80022ce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002206:	4b4c      	ldr	r3, [pc, #304]	@ (8002338 <HAL_RCC_OscConfig+0x26c>)
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	f003 030c 	and.w	r3, r3, #12
 800220e:	2b00      	cmp	r3, #0
 8002210:	d00b      	beq.n	800222a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002212:	4b49      	ldr	r3, [pc, #292]	@ (8002338 <HAL_RCC_OscConfig+0x26c>)
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	f003 030c 	and.w	r3, r3, #12
 800221a:	2b08      	cmp	r3, #8
 800221c:	d11c      	bne.n	8002258 <HAL_RCC_OscConfig+0x18c>
 800221e:	4b46      	ldr	r3, [pc, #280]	@ (8002338 <HAL_RCC_OscConfig+0x26c>)
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002226:	2b00      	cmp	r3, #0
 8002228:	d116      	bne.n	8002258 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800222a:	4b43      	ldr	r3, [pc, #268]	@ (8002338 <HAL_RCC_OscConfig+0x26c>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f003 0302 	and.w	r3, r3, #2
 8002232:	2b00      	cmp	r3, #0
 8002234:	d005      	beq.n	8002242 <HAL_RCC_OscConfig+0x176>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	691b      	ldr	r3, [r3, #16]
 800223a:	2b01      	cmp	r3, #1
 800223c:	d001      	beq.n	8002242 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800223e:	2301      	movs	r3, #1
 8002240:	e1c0      	b.n	80025c4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002242:	4b3d      	ldr	r3, [pc, #244]	@ (8002338 <HAL_RCC_OscConfig+0x26c>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	695b      	ldr	r3, [r3, #20]
 800224e:	00db      	lsls	r3, r3, #3
 8002250:	4939      	ldr	r1, [pc, #228]	@ (8002338 <HAL_RCC_OscConfig+0x26c>)
 8002252:	4313      	orrs	r3, r2
 8002254:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002256:	e03a      	b.n	80022ce <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	691b      	ldr	r3, [r3, #16]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d020      	beq.n	80022a2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002260:	4b36      	ldr	r3, [pc, #216]	@ (800233c <HAL_RCC_OscConfig+0x270>)
 8002262:	2201      	movs	r2, #1
 8002264:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002266:	f7ff fc65 	bl	8001b34 <HAL_GetTick>
 800226a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800226c:	e008      	b.n	8002280 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800226e:	f7ff fc61 	bl	8001b34 <HAL_GetTick>
 8002272:	4602      	mov	r2, r0
 8002274:	693b      	ldr	r3, [r7, #16]
 8002276:	1ad3      	subs	r3, r2, r3
 8002278:	2b02      	cmp	r3, #2
 800227a:	d901      	bls.n	8002280 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800227c:	2303      	movs	r3, #3
 800227e:	e1a1      	b.n	80025c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002280:	4b2d      	ldr	r3, [pc, #180]	@ (8002338 <HAL_RCC_OscConfig+0x26c>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f003 0302 	and.w	r3, r3, #2
 8002288:	2b00      	cmp	r3, #0
 800228a:	d0f0      	beq.n	800226e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800228c:	4b2a      	ldr	r3, [pc, #168]	@ (8002338 <HAL_RCC_OscConfig+0x26c>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	695b      	ldr	r3, [r3, #20]
 8002298:	00db      	lsls	r3, r3, #3
 800229a:	4927      	ldr	r1, [pc, #156]	@ (8002338 <HAL_RCC_OscConfig+0x26c>)
 800229c:	4313      	orrs	r3, r2
 800229e:	600b      	str	r3, [r1, #0]
 80022a0:	e015      	b.n	80022ce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022a2:	4b26      	ldr	r3, [pc, #152]	@ (800233c <HAL_RCC_OscConfig+0x270>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022a8:	f7ff fc44 	bl	8001b34 <HAL_GetTick>
 80022ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022ae:	e008      	b.n	80022c2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022b0:	f7ff fc40 	bl	8001b34 <HAL_GetTick>
 80022b4:	4602      	mov	r2, r0
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	1ad3      	subs	r3, r2, r3
 80022ba:	2b02      	cmp	r3, #2
 80022bc:	d901      	bls.n	80022c2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80022be:	2303      	movs	r3, #3
 80022c0:	e180      	b.n	80025c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022c2:	4b1d      	ldr	r3, [pc, #116]	@ (8002338 <HAL_RCC_OscConfig+0x26c>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f003 0302 	and.w	r3, r3, #2
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d1f0      	bne.n	80022b0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 0308 	and.w	r3, r3, #8
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d03a      	beq.n	8002350 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	699b      	ldr	r3, [r3, #24]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d019      	beq.n	8002316 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022e2:	4b17      	ldr	r3, [pc, #92]	@ (8002340 <HAL_RCC_OscConfig+0x274>)
 80022e4:	2201      	movs	r2, #1
 80022e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022e8:	f7ff fc24 	bl	8001b34 <HAL_GetTick>
 80022ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022ee:	e008      	b.n	8002302 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022f0:	f7ff fc20 	bl	8001b34 <HAL_GetTick>
 80022f4:	4602      	mov	r2, r0
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	1ad3      	subs	r3, r2, r3
 80022fa:	2b02      	cmp	r3, #2
 80022fc:	d901      	bls.n	8002302 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80022fe:	2303      	movs	r3, #3
 8002300:	e160      	b.n	80025c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002302:	4b0d      	ldr	r3, [pc, #52]	@ (8002338 <HAL_RCC_OscConfig+0x26c>)
 8002304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002306:	f003 0302 	and.w	r3, r3, #2
 800230a:	2b00      	cmp	r3, #0
 800230c:	d0f0      	beq.n	80022f0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800230e:	2001      	movs	r0, #1
 8002310:	f000 fa9c 	bl	800284c <RCC_Delay>
 8002314:	e01c      	b.n	8002350 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002316:	4b0a      	ldr	r3, [pc, #40]	@ (8002340 <HAL_RCC_OscConfig+0x274>)
 8002318:	2200      	movs	r2, #0
 800231a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800231c:	f7ff fc0a 	bl	8001b34 <HAL_GetTick>
 8002320:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002322:	e00f      	b.n	8002344 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002324:	f7ff fc06 	bl	8001b34 <HAL_GetTick>
 8002328:	4602      	mov	r2, r0
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	1ad3      	subs	r3, r2, r3
 800232e:	2b02      	cmp	r3, #2
 8002330:	d908      	bls.n	8002344 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002332:	2303      	movs	r3, #3
 8002334:	e146      	b.n	80025c4 <HAL_RCC_OscConfig+0x4f8>
 8002336:	bf00      	nop
 8002338:	40021000 	.word	0x40021000
 800233c:	42420000 	.word	0x42420000
 8002340:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002344:	4b92      	ldr	r3, [pc, #584]	@ (8002590 <HAL_RCC_OscConfig+0x4c4>)
 8002346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002348:	f003 0302 	and.w	r3, r3, #2
 800234c:	2b00      	cmp	r3, #0
 800234e:	d1e9      	bne.n	8002324 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f003 0304 	and.w	r3, r3, #4
 8002358:	2b00      	cmp	r3, #0
 800235a:	f000 80a6 	beq.w	80024aa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800235e:	2300      	movs	r3, #0
 8002360:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002362:	4b8b      	ldr	r3, [pc, #556]	@ (8002590 <HAL_RCC_OscConfig+0x4c4>)
 8002364:	69db      	ldr	r3, [r3, #28]
 8002366:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800236a:	2b00      	cmp	r3, #0
 800236c:	d10d      	bne.n	800238a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800236e:	4b88      	ldr	r3, [pc, #544]	@ (8002590 <HAL_RCC_OscConfig+0x4c4>)
 8002370:	69db      	ldr	r3, [r3, #28]
 8002372:	4a87      	ldr	r2, [pc, #540]	@ (8002590 <HAL_RCC_OscConfig+0x4c4>)
 8002374:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002378:	61d3      	str	r3, [r2, #28]
 800237a:	4b85      	ldr	r3, [pc, #532]	@ (8002590 <HAL_RCC_OscConfig+0x4c4>)
 800237c:	69db      	ldr	r3, [r3, #28]
 800237e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002382:	60bb      	str	r3, [r7, #8]
 8002384:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002386:	2301      	movs	r3, #1
 8002388:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800238a:	4b82      	ldr	r3, [pc, #520]	@ (8002594 <HAL_RCC_OscConfig+0x4c8>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002392:	2b00      	cmp	r3, #0
 8002394:	d118      	bne.n	80023c8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002396:	4b7f      	ldr	r3, [pc, #508]	@ (8002594 <HAL_RCC_OscConfig+0x4c8>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4a7e      	ldr	r2, [pc, #504]	@ (8002594 <HAL_RCC_OscConfig+0x4c8>)
 800239c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023a2:	f7ff fbc7 	bl	8001b34 <HAL_GetTick>
 80023a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023a8:	e008      	b.n	80023bc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023aa:	f7ff fbc3 	bl	8001b34 <HAL_GetTick>
 80023ae:	4602      	mov	r2, r0
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	1ad3      	subs	r3, r2, r3
 80023b4:	2b64      	cmp	r3, #100	@ 0x64
 80023b6:	d901      	bls.n	80023bc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80023b8:	2303      	movs	r3, #3
 80023ba:	e103      	b.n	80025c4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023bc:	4b75      	ldr	r3, [pc, #468]	@ (8002594 <HAL_RCC_OscConfig+0x4c8>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d0f0      	beq.n	80023aa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	68db      	ldr	r3, [r3, #12]
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	d106      	bne.n	80023de <HAL_RCC_OscConfig+0x312>
 80023d0:	4b6f      	ldr	r3, [pc, #444]	@ (8002590 <HAL_RCC_OscConfig+0x4c4>)
 80023d2:	6a1b      	ldr	r3, [r3, #32]
 80023d4:	4a6e      	ldr	r2, [pc, #440]	@ (8002590 <HAL_RCC_OscConfig+0x4c4>)
 80023d6:	f043 0301 	orr.w	r3, r3, #1
 80023da:	6213      	str	r3, [r2, #32]
 80023dc:	e02d      	b.n	800243a <HAL_RCC_OscConfig+0x36e>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	68db      	ldr	r3, [r3, #12]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d10c      	bne.n	8002400 <HAL_RCC_OscConfig+0x334>
 80023e6:	4b6a      	ldr	r3, [pc, #424]	@ (8002590 <HAL_RCC_OscConfig+0x4c4>)
 80023e8:	6a1b      	ldr	r3, [r3, #32]
 80023ea:	4a69      	ldr	r2, [pc, #420]	@ (8002590 <HAL_RCC_OscConfig+0x4c4>)
 80023ec:	f023 0301 	bic.w	r3, r3, #1
 80023f0:	6213      	str	r3, [r2, #32]
 80023f2:	4b67      	ldr	r3, [pc, #412]	@ (8002590 <HAL_RCC_OscConfig+0x4c4>)
 80023f4:	6a1b      	ldr	r3, [r3, #32]
 80023f6:	4a66      	ldr	r2, [pc, #408]	@ (8002590 <HAL_RCC_OscConfig+0x4c4>)
 80023f8:	f023 0304 	bic.w	r3, r3, #4
 80023fc:	6213      	str	r3, [r2, #32]
 80023fe:	e01c      	b.n	800243a <HAL_RCC_OscConfig+0x36e>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	68db      	ldr	r3, [r3, #12]
 8002404:	2b05      	cmp	r3, #5
 8002406:	d10c      	bne.n	8002422 <HAL_RCC_OscConfig+0x356>
 8002408:	4b61      	ldr	r3, [pc, #388]	@ (8002590 <HAL_RCC_OscConfig+0x4c4>)
 800240a:	6a1b      	ldr	r3, [r3, #32]
 800240c:	4a60      	ldr	r2, [pc, #384]	@ (8002590 <HAL_RCC_OscConfig+0x4c4>)
 800240e:	f043 0304 	orr.w	r3, r3, #4
 8002412:	6213      	str	r3, [r2, #32]
 8002414:	4b5e      	ldr	r3, [pc, #376]	@ (8002590 <HAL_RCC_OscConfig+0x4c4>)
 8002416:	6a1b      	ldr	r3, [r3, #32]
 8002418:	4a5d      	ldr	r2, [pc, #372]	@ (8002590 <HAL_RCC_OscConfig+0x4c4>)
 800241a:	f043 0301 	orr.w	r3, r3, #1
 800241e:	6213      	str	r3, [r2, #32]
 8002420:	e00b      	b.n	800243a <HAL_RCC_OscConfig+0x36e>
 8002422:	4b5b      	ldr	r3, [pc, #364]	@ (8002590 <HAL_RCC_OscConfig+0x4c4>)
 8002424:	6a1b      	ldr	r3, [r3, #32]
 8002426:	4a5a      	ldr	r2, [pc, #360]	@ (8002590 <HAL_RCC_OscConfig+0x4c4>)
 8002428:	f023 0301 	bic.w	r3, r3, #1
 800242c:	6213      	str	r3, [r2, #32]
 800242e:	4b58      	ldr	r3, [pc, #352]	@ (8002590 <HAL_RCC_OscConfig+0x4c4>)
 8002430:	6a1b      	ldr	r3, [r3, #32]
 8002432:	4a57      	ldr	r2, [pc, #348]	@ (8002590 <HAL_RCC_OscConfig+0x4c4>)
 8002434:	f023 0304 	bic.w	r3, r3, #4
 8002438:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	68db      	ldr	r3, [r3, #12]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d015      	beq.n	800246e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002442:	f7ff fb77 	bl	8001b34 <HAL_GetTick>
 8002446:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002448:	e00a      	b.n	8002460 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800244a:	f7ff fb73 	bl	8001b34 <HAL_GetTick>
 800244e:	4602      	mov	r2, r0
 8002450:	693b      	ldr	r3, [r7, #16]
 8002452:	1ad3      	subs	r3, r2, r3
 8002454:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002458:	4293      	cmp	r3, r2
 800245a:	d901      	bls.n	8002460 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800245c:	2303      	movs	r3, #3
 800245e:	e0b1      	b.n	80025c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002460:	4b4b      	ldr	r3, [pc, #300]	@ (8002590 <HAL_RCC_OscConfig+0x4c4>)
 8002462:	6a1b      	ldr	r3, [r3, #32]
 8002464:	f003 0302 	and.w	r3, r3, #2
 8002468:	2b00      	cmp	r3, #0
 800246a:	d0ee      	beq.n	800244a <HAL_RCC_OscConfig+0x37e>
 800246c:	e014      	b.n	8002498 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800246e:	f7ff fb61 	bl	8001b34 <HAL_GetTick>
 8002472:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002474:	e00a      	b.n	800248c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002476:	f7ff fb5d 	bl	8001b34 <HAL_GetTick>
 800247a:	4602      	mov	r2, r0
 800247c:	693b      	ldr	r3, [r7, #16]
 800247e:	1ad3      	subs	r3, r2, r3
 8002480:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002484:	4293      	cmp	r3, r2
 8002486:	d901      	bls.n	800248c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002488:	2303      	movs	r3, #3
 800248a:	e09b      	b.n	80025c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800248c:	4b40      	ldr	r3, [pc, #256]	@ (8002590 <HAL_RCC_OscConfig+0x4c4>)
 800248e:	6a1b      	ldr	r3, [r3, #32]
 8002490:	f003 0302 	and.w	r3, r3, #2
 8002494:	2b00      	cmp	r3, #0
 8002496:	d1ee      	bne.n	8002476 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002498:	7dfb      	ldrb	r3, [r7, #23]
 800249a:	2b01      	cmp	r3, #1
 800249c:	d105      	bne.n	80024aa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800249e:	4b3c      	ldr	r3, [pc, #240]	@ (8002590 <HAL_RCC_OscConfig+0x4c4>)
 80024a0:	69db      	ldr	r3, [r3, #28]
 80024a2:	4a3b      	ldr	r2, [pc, #236]	@ (8002590 <HAL_RCC_OscConfig+0x4c4>)
 80024a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80024a8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	69db      	ldr	r3, [r3, #28]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	f000 8087 	beq.w	80025c2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024b4:	4b36      	ldr	r3, [pc, #216]	@ (8002590 <HAL_RCC_OscConfig+0x4c4>)
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	f003 030c 	and.w	r3, r3, #12
 80024bc:	2b08      	cmp	r3, #8
 80024be:	d061      	beq.n	8002584 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	69db      	ldr	r3, [r3, #28]
 80024c4:	2b02      	cmp	r3, #2
 80024c6:	d146      	bne.n	8002556 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024c8:	4b33      	ldr	r3, [pc, #204]	@ (8002598 <HAL_RCC_OscConfig+0x4cc>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024ce:	f7ff fb31 	bl	8001b34 <HAL_GetTick>
 80024d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024d4:	e008      	b.n	80024e8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024d6:	f7ff fb2d 	bl	8001b34 <HAL_GetTick>
 80024da:	4602      	mov	r2, r0
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	1ad3      	subs	r3, r2, r3
 80024e0:	2b02      	cmp	r3, #2
 80024e2:	d901      	bls.n	80024e8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80024e4:	2303      	movs	r3, #3
 80024e6:	e06d      	b.n	80025c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024e8:	4b29      	ldr	r3, [pc, #164]	@ (8002590 <HAL_RCC_OscConfig+0x4c4>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d1f0      	bne.n	80024d6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6a1b      	ldr	r3, [r3, #32]
 80024f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80024fc:	d108      	bne.n	8002510 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80024fe:	4b24      	ldr	r3, [pc, #144]	@ (8002590 <HAL_RCC_OscConfig+0x4c4>)
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	689b      	ldr	r3, [r3, #8]
 800250a:	4921      	ldr	r1, [pc, #132]	@ (8002590 <HAL_RCC_OscConfig+0x4c4>)
 800250c:	4313      	orrs	r3, r2
 800250e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002510:	4b1f      	ldr	r3, [pc, #124]	@ (8002590 <HAL_RCC_OscConfig+0x4c4>)
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6a19      	ldr	r1, [r3, #32]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002520:	430b      	orrs	r3, r1
 8002522:	491b      	ldr	r1, [pc, #108]	@ (8002590 <HAL_RCC_OscConfig+0x4c4>)
 8002524:	4313      	orrs	r3, r2
 8002526:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002528:	4b1b      	ldr	r3, [pc, #108]	@ (8002598 <HAL_RCC_OscConfig+0x4cc>)
 800252a:	2201      	movs	r2, #1
 800252c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800252e:	f7ff fb01 	bl	8001b34 <HAL_GetTick>
 8002532:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002534:	e008      	b.n	8002548 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002536:	f7ff fafd 	bl	8001b34 <HAL_GetTick>
 800253a:	4602      	mov	r2, r0
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	1ad3      	subs	r3, r2, r3
 8002540:	2b02      	cmp	r3, #2
 8002542:	d901      	bls.n	8002548 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002544:	2303      	movs	r3, #3
 8002546:	e03d      	b.n	80025c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002548:	4b11      	ldr	r3, [pc, #68]	@ (8002590 <HAL_RCC_OscConfig+0x4c4>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002550:	2b00      	cmp	r3, #0
 8002552:	d0f0      	beq.n	8002536 <HAL_RCC_OscConfig+0x46a>
 8002554:	e035      	b.n	80025c2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002556:	4b10      	ldr	r3, [pc, #64]	@ (8002598 <HAL_RCC_OscConfig+0x4cc>)
 8002558:	2200      	movs	r2, #0
 800255a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800255c:	f7ff faea 	bl	8001b34 <HAL_GetTick>
 8002560:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002562:	e008      	b.n	8002576 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002564:	f7ff fae6 	bl	8001b34 <HAL_GetTick>
 8002568:	4602      	mov	r2, r0
 800256a:	693b      	ldr	r3, [r7, #16]
 800256c:	1ad3      	subs	r3, r2, r3
 800256e:	2b02      	cmp	r3, #2
 8002570:	d901      	bls.n	8002576 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002572:	2303      	movs	r3, #3
 8002574:	e026      	b.n	80025c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002576:	4b06      	ldr	r3, [pc, #24]	@ (8002590 <HAL_RCC_OscConfig+0x4c4>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800257e:	2b00      	cmp	r3, #0
 8002580:	d1f0      	bne.n	8002564 <HAL_RCC_OscConfig+0x498>
 8002582:	e01e      	b.n	80025c2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	69db      	ldr	r3, [r3, #28]
 8002588:	2b01      	cmp	r3, #1
 800258a:	d107      	bne.n	800259c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	e019      	b.n	80025c4 <HAL_RCC_OscConfig+0x4f8>
 8002590:	40021000 	.word	0x40021000
 8002594:	40007000 	.word	0x40007000
 8002598:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800259c:	4b0b      	ldr	r3, [pc, #44]	@ (80025cc <HAL_RCC_OscConfig+0x500>)
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6a1b      	ldr	r3, [r3, #32]
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d106      	bne.n	80025be <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025ba:	429a      	cmp	r2, r3
 80025bc:	d001      	beq.n	80025c2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	e000      	b.n	80025c4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80025c2:	2300      	movs	r3, #0
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	3718      	adds	r7, #24
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	40021000 	.word	0x40021000

080025d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b084      	sub	sp, #16
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
 80025d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d101      	bne.n	80025e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80025e0:	2301      	movs	r3, #1
 80025e2:	e0d0      	b.n	8002786 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80025e4:	4b6a      	ldr	r3, [pc, #424]	@ (8002790 <HAL_RCC_ClockConfig+0x1c0>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f003 0307 	and.w	r3, r3, #7
 80025ec:	683a      	ldr	r2, [r7, #0]
 80025ee:	429a      	cmp	r2, r3
 80025f0:	d910      	bls.n	8002614 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025f2:	4b67      	ldr	r3, [pc, #412]	@ (8002790 <HAL_RCC_ClockConfig+0x1c0>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f023 0207 	bic.w	r2, r3, #7
 80025fa:	4965      	ldr	r1, [pc, #404]	@ (8002790 <HAL_RCC_ClockConfig+0x1c0>)
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	4313      	orrs	r3, r2
 8002600:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002602:	4b63      	ldr	r3, [pc, #396]	@ (8002790 <HAL_RCC_ClockConfig+0x1c0>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f003 0307 	and.w	r3, r3, #7
 800260a:	683a      	ldr	r2, [r7, #0]
 800260c:	429a      	cmp	r2, r3
 800260e:	d001      	beq.n	8002614 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002610:	2301      	movs	r3, #1
 8002612:	e0b8      	b.n	8002786 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f003 0302 	and.w	r3, r3, #2
 800261c:	2b00      	cmp	r3, #0
 800261e:	d020      	beq.n	8002662 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f003 0304 	and.w	r3, r3, #4
 8002628:	2b00      	cmp	r3, #0
 800262a:	d005      	beq.n	8002638 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800262c:	4b59      	ldr	r3, [pc, #356]	@ (8002794 <HAL_RCC_ClockConfig+0x1c4>)
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	4a58      	ldr	r2, [pc, #352]	@ (8002794 <HAL_RCC_ClockConfig+0x1c4>)
 8002632:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002636:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f003 0308 	and.w	r3, r3, #8
 8002640:	2b00      	cmp	r3, #0
 8002642:	d005      	beq.n	8002650 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002644:	4b53      	ldr	r3, [pc, #332]	@ (8002794 <HAL_RCC_ClockConfig+0x1c4>)
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	4a52      	ldr	r2, [pc, #328]	@ (8002794 <HAL_RCC_ClockConfig+0x1c4>)
 800264a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800264e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002650:	4b50      	ldr	r3, [pc, #320]	@ (8002794 <HAL_RCC_ClockConfig+0x1c4>)
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	494d      	ldr	r1, [pc, #308]	@ (8002794 <HAL_RCC_ClockConfig+0x1c4>)
 800265e:	4313      	orrs	r3, r2
 8002660:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f003 0301 	and.w	r3, r3, #1
 800266a:	2b00      	cmp	r3, #0
 800266c:	d040      	beq.n	80026f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	2b01      	cmp	r3, #1
 8002674:	d107      	bne.n	8002686 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002676:	4b47      	ldr	r3, [pc, #284]	@ (8002794 <HAL_RCC_ClockConfig+0x1c4>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800267e:	2b00      	cmp	r3, #0
 8002680:	d115      	bne.n	80026ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002682:	2301      	movs	r3, #1
 8002684:	e07f      	b.n	8002786 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	2b02      	cmp	r3, #2
 800268c:	d107      	bne.n	800269e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800268e:	4b41      	ldr	r3, [pc, #260]	@ (8002794 <HAL_RCC_ClockConfig+0x1c4>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002696:	2b00      	cmp	r3, #0
 8002698:	d109      	bne.n	80026ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e073      	b.n	8002786 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800269e:	4b3d      	ldr	r3, [pc, #244]	@ (8002794 <HAL_RCC_ClockConfig+0x1c4>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 0302 	and.w	r3, r3, #2
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d101      	bne.n	80026ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	e06b      	b.n	8002786 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026ae:	4b39      	ldr	r3, [pc, #228]	@ (8002794 <HAL_RCC_ClockConfig+0x1c4>)
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	f023 0203 	bic.w	r2, r3, #3
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	4936      	ldr	r1, [pc, #216]	@ (8002794 <HAL_RCC_ClockConfig+0x1c4>)
 80026bc:	4313      	orrs	r3, r2
 80026be:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026c0:	f7ff fa38 	bl	8001b34 <HAL_GetTick>
 80026c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026c6:	e00a      	b.n	80026de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026c8:	f7ff fa34 	bl	8001b34 <HAL_GetTick>
 80026cc:	4602      	mov	r2, r0
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d901      	bls.n	80026de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80026da:	2303      	movs	r3, #3
 80026dc:	e053      	b.n	8002786 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026de:	4b2d      	ldr	r3, [pc, #180]	@ (8002794 <HAL_RCC_ClockConfig+0x1c4>)
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	f003 020c 	and.w	r2, r3, #12
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	009b      	lsls	r3, r3, #2
 80026ec:	429a      	cmp	r2, r3
 80026ee:	d1eb      	bne.n	80026c8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80026f0:	4b27      	ldr	r3, [pc, #156]	@ (8002790 <HAL_RCC_ClockConfig+0x1c0>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f003 0307 	and.w	r3, r3, #7
 80026f8:	683a      	ldr	r2, [r7, #0]
 80026fa:	429a      	cmp	r2, r3
 80026fc:	d210      	bcs.n	8002720 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026fe:	4b24      	ldr	r3, [pc, #144]	@ (8002790 <HAL_RCC_ClockConfig+0x1c0>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f023 0207 	bic.w	r2, r3, #7
 8002706:	4922      	ldr	r1, [pc, #136]	@ (8002790 <HAL_RCC_ClockConfig+0x1c0>)
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	4313      	orrs	r3, r2
 800270c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800270e:	4b20      	ldr	r3, [pc, #128]	@ (8002790 <HAL_RCC_ClockConfig+0x1c0>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f003 0307 	and.w	r3, r3, #7
 8002716:	683a      	ldr	r2, [r7, #0]
 8002718:	429a      	cmp	r2, r3
 800271a:	d001      	beq.n	8002720 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800271c:	2301      	movs	r3, #1
 800271e:	e032      	b.n	8002786 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f003 0304 	and.w	r3, r3, #4
 8002728:	2b00      	cmp	r3, #0
 800272a:	d008      	beq.n	800273e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800272c:	4b19      	ldr	r3, [pc, #100]	@ (8002794 <HAL_RCC_ClockConfig+0x1c4>)
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	68db      	ldr	r3, [r3, #12]
 8002738:	4916      	ldr	r1, [pc, #88]	@ (8002794 <HAL_RCC_ClockConfig+0x1c4>)
 800273a:	4313      	orrs	r3, r2
 800273c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f003 0308 	and.w	r3, r3, #8
 8002746:	2b00      	cmp	r3, #0
 8002748:	d009      	beq.n	800275e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800274a:	4b12      	ldr	r3, [pc, #72]	@ (8002794 <HAL_RCC_ClockConfig+0x1c4>)
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	691b      	ldr	r3, [r3, #16]
 8002756:	00db      	lsls	r3, r3, #3
 8002758:	490e      	ldr	r1, [pc, #56]	@ (8002794 <HAL_RCC_ClockConfig+0x1c4>)
 800275a:	4313      	orrs	r3, r2
 800275c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800275e:	f000 f821 	bl	80027a4 <HAL_RCC_GetSysClockFreq>
 8002762:	4602      	mov	r2, r0
 8002764:	4b0b      	ldr	r3, [pc, #44]	@ (8002794 <HAL_RCC_ClockConfig+0x1c4>)
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	091b      	lsrs	r3, r3, #4
 800276a:	f003 030f 	and.w	r3, r3, #15
 800276e:	490a      	ldr	r1, [pc, #40]	@ (8002798 <HAL_RCC_ClockConfig+0x1c8>)
 8002770:	5ccb      	ldrb	r3, [r1, r3]
 8002772:	fa22 f303 	lsr.w	r3, r2, r3
 8002776:	4a09      	ldr	r2, [pc, #36]	@ (800279c <HAL_RCC_ClockConfig+0x1cc>)
 8002778:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800277a:	4b09      	ldr	r3, [pc, #36]	@ (80027a0 <HAL_RCC_ClockConfig+0x1d0>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4618      	mov	r0, r3
 8002780:	f7ff f996 	bl	8001ab0 <HAL_InitTick>

  return HAL_OK;
 8002784:	2300      	movs	r3, #0
}
 8002786:	4618      	mov	r0, r3
 8002788:	3710      	adds	r7, #16
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop
 8002790:	40022000 	.word	0x40022000
 8002794:	40021000 	.word	0x40021000
 8002798:	08004b78 	.word	0x08004b78
 800279c:	20000008 	.word	0x20000008
 80027a0:	2000000c 	.word	0x2000000c

080027a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b087      	sub	sp, #28
 80027a8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80027aa:	2300      	movs	r3, #0
 80027ac:	60fb      	str	r3, [r7, #12]
 80027ae:	2300      	movs	r3, #0
 80027b0:	60bb      	str	r3, [r7, #8]
 80027b2:	2300      	movs	r3, #0
 80027b4:	617b      	str	r3, [r7, #20]
 80027b6:	2300      	movs	r3, #0
 80027b8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80027ba:	2300      	movs	r3, #0
 80027bc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80027be:	4b1e      	ldr	r3, [pc, #120]	@ (8002838 <HAL_RCC_GetSysClockFreq+0x94>)
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	f003 030c 	and.w	r3, r3, #12
 80027ca:	2b04      	cmp	r3, #4
 80027cc:	d002      	beq.n	80027d4 <HAL_RCC_GetSysClockFreq+0x30>
 80027ce:	2b08      	cmp	r3, #8
 80027d0:	d003      	beq.n	80027da <HAL_RCC_GetSysClockFreq+0x36>
 80027d2:	e027      	b.n	8002824 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80027d4:	4b19      	ldr	r3, [pc, #100]	@ (800283c <HAL_RCC_GetSysClockFreq+0x98>)
 80027d6:	613b      	str	r3, [r7, #16]
      break;
 80027d8:	e027      	b.n	800282a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	0c9b      	lsrs	r3, r3, #18
 80027de:	f003 030f 	and.w	r3, r3, #15
 80027e2:	4a17      	ldr	r2, [pc, #92]	@ (8002840 <HAL_RCC_GetSysClockFreq+0x9c>)
 80027e4:	5cd3      	ldrb	r3, [r2, r3]
 80027e6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d010      	beq.n	8002814 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80027f2:	4b11      	ldr	r3, [pc, #68]	@ (8002838 <HAL_RCC_GetSysClockFreq+0x94>)
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	0c5b      	lsrs	r3, r3, #17
 80027f8:	f003 0301 	and.w	r3, r3, #1
 80027fc:	4a11      	ldr	r2, [pc, #68]	@ (8002844 <HAL_RCC_GetSysClockFreq+0xa0>)
 80027fe:	5cd3      	ldrb	r3, [r2, r3]
 8002800:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	4a0d      	ldr	r2, [pc, #52]	@ (800283c <HAL_RCC_GetSysClockFreq+0x98>)
 8002806:	fb03 f202 	mul.w	r2, r3, r2
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002810:	617b      	str	r3, [r7, #20]
 8002812:	e004      	b.n	800281e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	4a0c      	ldr	r2, [pc, #48]	@ (8002848 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002818:	fb02 f303 	mul.w	r3, r2, r3
 800281c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	613b      	str	r3, [r7, #16]
      break;
 8002822:	e002      	b.n	800282a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002824:	4b05      	ldr	r3, [pc, #20]	@ (800283c <HAL_RCC_GetSysClockFreq+0x98>)
 8002826:	613b      	str	r3, [r7, #16]
      break;
 8002828:	bf00      	nop
    }
  }
  return sysclockfreq;
 800282a:	693b      	ldr	r3, [r7, #16]
}
 800282c:	4618      	mov	r0, r3
 800282e:	371c      	adds	r7, #28
 8002830:	46bd      	mov	sp, r7
 8002832:	bc80      	pop	{r7}
 8002834:	4770      	bx	lr
 8002836:	bf00      	nop
 8002838:	40021000 	.word	0x40021000
 800283c:	007a1200 	.word	0x007a1200
 8002840:	08004b88 	.word	0x08004b88
 8002844:	08004b98 	.word	0x08004b98
 8002848:	003d0900 	.word	0x003d0900

0800284c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800284c:	b480      	push	{r7}
 800284e:	b085      	sub	sp, #20
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002854:	4b0a      	ldr	r3, [pc, #40]	@ (8002880 <RCC_Delay+0x34>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a0a      	ldr	r2, [pc, #40]	@ (8002884 <RCC_Delay+0x38>)
 800285a:	fba2 2303 	umull	r2, r3, r2, r3
 800285e:	0a5b      	lsrs	r3, r3, #9
 8002860:	687a      	ldr	r2, [r7, #4]
 8002862:	fb02 f303 	mul.w	r3, r2, r3
 8002866:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002868:	bf00      	nop
  }
  while (Delay --);
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	1e5a      	subs	r2, r3, #1
 800286e:	60fa      	str	r2, [r7, #12]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d1f9      	bne.n	8002868 <RCC_Delay+0x1c>
}
 8002874:	bf00      	nop
 8002876:	bf00      	nop
 8002878:	3714      	adds	r7, #20
 800287a:	46bd      	mov	sp, r7
 800287c:	bc80      	pop	{r7}
 800287e:	4770      	bx	lr
 8002880:	20000008 	.word	0x20000008
 8002884:	10624dd3 	.word	0x10624dd3

08002888 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b082      	sub	sp, #8
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d101      	bne.n	800289a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	e076      	b.n	8002988 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d108      	bne.n	80028b4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80028aa:	d009      	beq.n	80028c0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2200      	movs	r2, #0
 80028b0:	61da      	str	r2, [r3, #28]
 80028b2:	e005      	b.n	80028c0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2200      	movs	r2, #0
 80028b8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2200      	movs	r2, #0
 80028be:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2200      	movs	r2, #0
 80028c4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d106      	bne.n	80028e0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2200      	movs	r2, #0
 80028d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80028da:	6878      	ldr	r0, [r7, #4]
 80028dc:	f7fe ff40 	bl	8001760 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2202      	movs	r2, #2
 80028e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	681a      	ldr	r2, [r3, #0]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80028f6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002908:	431a      	orrs	r2, r3
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	68db      	ldr	r3, [r3, #12]
 800290e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002912:	431a      	orrs	r2, r3
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	691b      	ldr	r3, [r3, #16]
 8002918:	f003 0302 	and.w	r3, r3, #2
 800291c:	431a      	orrs	r2, r3
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	695b      	ldr	r3, [r3, #20]
 8002922:	f003 0301 	and.w	r3, r3, #1
 8002926:	431a      	orrs	r2, r3
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	699b      	ldr	r3, [r3, #24]
 800292c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002930:	431a      	orrs	r2, r3
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	69db      	ldr	r3, [r3, #28]
 8002936:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800293a:	431a      	orrs	r2, r3
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6a1b      	ldr	r3, [r3, #32]
 8002940:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002944:	ea42 0103 	orr.w	r1, r2, r3
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800294c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	430a      	orrs	r2, r1
 8002956:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	699b      	ldr	r3, [r3, #24]
 800295c:	0c1a      	lsrs	r2, r3, #16
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f002 0204 	and.w	r2, r2, #4
 8002966:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	69da      	ldr	r2, [r3, #28]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002976:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2200      	movs	r2, #0
 800297c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2201      	movs	r2, #1
 8002982:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002986:	2300      	movs	r3, #0
}
 8002988:	4618      	mov	r0, r3
 800298a:	3708      	adds	r7, #8
 800298c:	46bd      	mov	sp, r7
 800298e:	bd80      	pop	{r7, pc}

08002990 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b082      	sub	sp, #8
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d101      	bne.n	80029a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	e041      	b.n	8002a26 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80029a8:	b2db      	uxtb	r3, r3
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d106      	bne.n	80029bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2200      	movs	r2, #0
 80029b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80029b6:	6878      	ldr	r0, [r7, #4]
 80029b8:	f7fe ff10 	bl	80017dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2202      	movs	r2, #2
 80029c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	3304      	adds	r3, #4
 80029cc:	4619      	mov	r1, r3
 80029ce:	4610      	mov	r0, r2
 80029d0:	f000 fc38 	bl	8003244 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2201      	movs	r2, #1
 80029d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2201      	movs	r2, #1
 80029e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2201      	movs	r2, #1
 80029e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2201      	movs	r2, #1
 80029f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2201      	movs	r2, #1
 80029f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2201      	movs	r2, #1
 8002a00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2201      	movs	r2, #1
 8002a08:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2201      	movs	r2, #1
 8002a18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2201      	movs	r2, #1
 8002a20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002a24:	2300      	movs	r3, #0
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	3708      	adds	r7, #8
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}
	...

08002a30 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b085      	sub	sp, #20
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a3e:	b2db      	uxtb	r3, r3
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	d001      	beq.n	8002a48 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	e03a      	b.n	8002abe <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2202      	movs	r2, #2
 8002a4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	68da      	ldr	r2, [r3, #12]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f042 0201 	orr.w	r2, r2, #1
 8002a5e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a18      	ldr	r2, [pc, #96]	@ (8002ac8 <HAL_TIM_Base_Start_IT+0x98>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d00e      	beq.n	8002a88 <HAL_TIM_Base_Start_IT+0x58>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a72:	d009      	beq.n	8002a88 <HAL_TIM_Base_Start_IT+0x58>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a14      	ldr	r2, [pc, #80]	@ (8002acc <HAL_TIM_Base_Start_IT+0x9c>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d004      	beq.n	8002a88 <HAL_TIM_Base_Start_IT+0x58>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a13      	ldr	r2, [pc, #76]	@ (8002ad0 <HAL_TIM_Base_Start_IT+0xa0>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d111      	bne.n	8002aac <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	f003 0307 	and.w	r3, r3, #7
 8002a92:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	2b06      	cmp	r3, #6
 8002a98:	d010      	beq.n	8002abc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f042 0201 	orr.w	r2, r2, #1
 8002aa8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002aaa:	e007      	b.n	8002abc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f042 0201 	orr.w	r2, r2, #1
 8002aba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002abc:	2300      	movs	r3, #0
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3714      	adds	r7, #20
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bc80      	pop	{r7}
 8002ac6:	4770      	bx	lr
 8002ac8:	40012c00 	.word	0x40012c00
 8002acc:	40000400 	.word	0x40000400
 8002ad0:	40000800 	.word	0x40000800

08002ad4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d101      	bne.n	8002ae6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e041      	b.n	8002b6a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d106      	bne.n	8002b00 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2200      	movs	r2, #0
 8002af6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002afa:	6878      	ldr	r0, [r7, #4]
 8002afc:	f000 f839 	bl	8002b72 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2202      	movs	r2, #2
 8002b04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	3304      	adds	r3, #4
 8002b10:	4619      	mov	r1, r3
 8002b12:	4610      	mov	r0, r2
 8002b14:	f000 fb96 	bl	8003244 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2201      	movs	r2, #1
 8002b24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2201      	movs	r2, #1
 8002b34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2201      	movs	r2, #1
 8002b44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2201      	movs	r2, #1
 8002b54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2201      	movs	r2, #1
 8002b64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002b68:	2300      	movs	r3, #0
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3708      	adds	r7, #8
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}

08002b72 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002b72:	b480      	push	{r7}
 8002b74:	b083      	sub	sp, #12
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002b7a:	bf00      	nop
 8002b7c:	370c      	adds	r7, #12
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bc80      	pop	{r7}
 8002b82:	4770      	bx	lr

08002b84 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b084      	sub	sp, #16
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
 8002b8c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d109      	bne.n	8002ba8 <HAL_TIM_PWM_Start+0x24>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002b9a:	b2db      	uxtb	r3, r3
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	bf14      	ite	ne
 8002ba0:	2301      	movne	r3, #1
 8002ba2:	2300      	moveq	r3, #0
 8002ba4:	b2db      	uxtb	r3, r3
 8002ba6:	e022      	b.n	8002bee <HAL_TIM_PWM_Start+0x6a>
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	2b04      	cmp	r3, #4
 8002bac:	d109      	bne.n	8002bc2 <HAL_TIM_PWM_Start+0x3e>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	2b01      	cmp	r3, #1
 8002bb8:	bf14      	ite	ne
 8002bba:	2301      	movne	r3, #1
 8002bbc:	2300      	moveq	r3, #0
 8002bbe:	b2db      	uxtb	r3, r3
 8002bc0:	e015      	b.n	8002bee <HAL_TIM_PWM_Start+0x6a>
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	2b08      	cmp	r3, #8
 8002bc6:	d109      	bne.n	8002bdc <HAL_TIM_PWM_Start+0x58>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002bce:	b2db      	uxtb	r3, r3
 8002bd0:	2b01      	cmp	r3, #1
 8002bd2:	bf14      	ite	ne
 8002bd4:	2301      	movne	r3, #1
 8002bd6:	2300      	moveq	r3, #0
 8002bd8:	b2db      	uxtb	r3, r3
 8002bda:	e008      	b.n	8002bee <HAL_TIM_PWM_Start+0x6a>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002be2:	b2db      	uxtb	r3, r3
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	bf14      	ite	ne
 8002be8:	2301      	movne	r3, #1
 8002bea:	2300      	moveq	r3, #0
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d001      	beq.n	8002bf6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e05e      	b.n	8002cb4 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d104      	bne.n	8002c06 <HAL_TIM_PWM_Start+0x82>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2202      	movs	r2, #2
 8002c00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002c04:	e013      	b.n	8002c2e <HAL_TIM_PWM_Start+0xaa>
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	2b04      	cmp	r3, #4
 8002c0a:	d104      	bne.n	8002c16 <HAL_TIM_PWM_Start+0x92>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2202      	movs	r2, #2
 8002c10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002c14:	e00b      	b.n	8002c2e <HAL_TIM_PWM_Start+0xaa>
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	2b08      	cmp	r3, #8
 8002c1a:	d104      	bne.n	8002c26 <HAL_TIM_PWM_Start+0xa2>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2202      	movs	r2, #2
 8002c20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002c24:	e003      	b.n	8002c2e <HAL_TIM_PWM_Start+0xaa>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2202      	movs	r2, #2
 8002c2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	2201      	movs	r2, #1
 8002c34:	6839      	ldr	r1, [r7, #0]
 8002c36:	4618      	mov	r0, r3
 8002c38:	f000 fd84 	bl	8003744 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a1e      	ldr	r2, [pc, #120]	@ (8002cbc <HAL_TIM_PWM_Start+0x138>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d107      	bne.n	8002c56 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002c54:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a18      	ldr	r2, [pc, #96]	@ (8002cbc <HAL_TIM_PWM_Start+0x138>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d00e      	beq.n	8002c7e <HAL_TIM_PWM_Start+0xfa>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c68:	d009      	beq.n	8002c7e <HAL_TIM_PWM_Start+0xfa>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a14      	ldr	r2, [pc, #80]	@ (8002cc0 <HAL_TIM_PWM_Start+0x13c>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d004      	beq.n	8002c7e <HAL_TIM_PWM_Start+0xfa>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a12      	ldr	r2, [pc, #72]	@ (8002cc4 <HAL_TIM_PWM_Start+0x140>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d111      	bne.n	8002ca2 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	f003 0307 	and.w	r3, r3, #7
 8002c88:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	2b06      	cmp	r3, #6
 8002c8e:	d010      	beq.n	8002cb2 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f042 0201 	orr.w	r2, r2, #1
 8002c9e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ca0:	e007      	b.n	8002cb2 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f042 0201 	orr.w	r2, r2, #1
 8002cb0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002cb2:	2300      	movs	r3, #0
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	3710      	adds	r7, #16
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}
 8002cbc:	40012c00 	.word	0x40012c00
 8002cc0:	40000400 	.word	0x40000400
 8002cc4:	40000800 	.word	0x40000800

08002cc8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b082      	sub	sp, #8
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	691b      	ldr	r3, [r3, #16]
 8002cd6:	f003 0302 	and.w	r3, r3, #2
 8002cda:	2b02      	cmp	r3, #2
 8002cdc:	d122      	bne.n	8002d24 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	68db      	ldr	r3, [r3, #12]
 8002ce4:	f003 0302 	and.w	r3, r3, #2
 8002ce8:	2b02      	cmp	r3, #2
 8002cea:	d11b      	bne.n	8002d24 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f06f 0202 	mvn.w	r2, #2
 8002cf4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2201      	movs	r2, #1
 8002cfa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	699b      	ldr	r3, [r3, #24]
 8002d02:	f003 0303 	and.w	r3, r3, #3
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d003      	beq.n	8002d12 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002d0a:	6878      	ldr	r0, [r7, #4]
 8002d0c:	f000 fa7f 	bl	800320e <HAL_TIM_IC_CaptureCallback>
 8002d10:	e005      	b.n	8002d1e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	f000 fa72 	bl	80031fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d18:	6878      	ldr	r0, [r7, #4]
 8002d1a:	f000 fa81 	bl	8003220 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2200      	movs	r2, #0
 8002d22:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	691b      	ldr	r3, [r3, #16]
 8002d2a:	f003 0304 	and.w	r3, r3, #4
 8002d2e:	2b04      	cmp	r3, #4
 8002d30:	d122      	bne.n	8002d78 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	68db      	ldr	r3, [r3, #12]
 8002d38:	f003 0304 	and.w	r3, r3, #4
 8002d3c:	2b04      	cmp	r3, #4
 8002d3e:	d11b      	bne.n	8002d78 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f06f 0204 	mvn.w	r2, #4
 8002d48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2202      	movs	r2, #2
 8002d4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	699b      	ldr	r3, [r3, #24]
 8002d56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d003      	beq.n	8002d66 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d5e:	6878      	ldr	r0, [r7, #4]
 8002d60:	f000 fa55 	bl	800320e <HAL_TIM_IC_CaptureCallback>
 8002d64:	e005      	b.n	8002d72 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d66:	6878      	ldr	r0, [r7, #4]
 8002d68:	f000 fa48 	bl	80031fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d6c:	6878      	ldr	r0, [r7, #4]
 8002d6e:	f000 fa57 	bl	8003220 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2200      	movs	r2, #0
 8002d76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	691b      	ldr	r3, [r3, #16]
 8002d7e:	f003 0308 	and.w	r3, r3, #8
 8002d82:	2b08      	cmp	r3, #8
 8002d84:	d122      	bne.n	8002dcc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	68db      	ldr	r3, [r3, #12]
 8002d8c:	f003 0308 	and.w	r3, r3, #8
 8002d90:	2b08      	cmp	r3, #8
 8002d92:	d11b      	bne.n	8002dcc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f06f 0208 	mvn.w	r2, #8
 8002d9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2204      	movs	r2, #4
 8002da2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	69db      	ldr	r3, [r3, #28]
 8002daa:	f003 0303 	and.w	r3, r3, #3
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d003      	beq.n	8002dba <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002db2:	6878      	ldr	r0, [r7, #4]
 8002db4:	f000 fa2b 	bl	800320e <HAL_TIM_IC_CaptureCallback>
 8002db8:	e005      	b.n	8002dc6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f000 fa1e 	bl	80031fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002dc0:	6878      	ldr	r0, [r7, #4]
 8002dc2:	f000 fa2d 	bl	8003220 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	691b      	ldr	r3, [r3, #16]
 8002dd2:	f003 0310 	and.w	r3, r3, #16
 8002dd6:	2b10      	cmp	r3, #16
 8002dd8:	d122      	bne.n	8002e20 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	68db      	ldr	r3, [r3, #12]
 8002de0:	f003 0310 	and.w	r3, r3, #16
 8002de4:	2b10      	cmp	r3, #16
 8002de6:	d11b      	bne.n	8002e20 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f06f 0210 	mvn.w	r2, #16
 8002df0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2208      	movs	r2, #8
 8002df6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	69db      	ldr	r3, [r3, #28]
 8002dfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d003      	beq.n	8002e0e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e06:	6878      	ldr	r0, [r7, #4]
 8002e08:	f000 fa01 	bl	800320e <HAL_TIM_IC_CaptureCallback>
 8002e0c:	e005      	b.n	8002e1a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e0e:	6878      	ldr	r0, [r7, #4]
 8002e10:	f000 f9f4 	bl	80031fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e14:	6878      	ldr	r0, [r7, #4]
 8002e16:	f000 fa03 	bl	8003220 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	691b      	ldr	r3, [r3, #16]
 8002e26:	f003 0301 	and.w	r3, r3, #1
 8002e2a:	2b01      	cmp	r3, #1
 8002e2c:	d10e      	bne.n	8002e4c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	68db      	ldr	r3, [r3, #12]
 8002e34:	f003 0301 	and.w	r3, r3, #1
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	d107      	bne.n	8002e4c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f06f 0201 	mvn.w	r2, #1
 8002e44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002e46:	6878      	ldr	r0, [r7, #4]
 8002e48:	f000 f9cf 	bl	80031ea <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	691b      	ldr	r3, [r3, #16]
 8002e52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e56:	2b80      	cmp	r3, #128	@ 0x80
 8002e58:	d10e      	bne.n	8002e78 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	68db      	ldr	r3, [r3, #12]
 8002e60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e64:	2b80      	cmp	r3, #128	@ 0x80
 8002e66:	d107      	bne.n	8002e78 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002e70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002e72:	6878      	ldr	r0, [r7, #4]
 8002e74:	f000 fcf1 	bl	800385a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	691b      	ldr	r3, [r3, #16]
 8002e7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e82:	2b40      	cmp	r3, #64	@ 0x40
 8002e84:	d10e      	bne.n	8002ea4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	68db      	ldr	r3, [r3, #12]
 8002e8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e90:	2b40      	cmp	r3, #64	@ 0x40
 8002e92:	d107      	bne.n	8002ea4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002e9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002e9e:	6878      	ldr	r0, [r7, #4]
 8002ea0:	f000 f9c7 	bl	8003232 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	691b      	ldr	r3, [r3, #16]
 8002eaa:	f003 0320 	and.w	r3, r3, #32
 8002eae:	2b20      	cmp	r3, #32
 8002eb0:	d10e      	bne.n	8002ed0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	68db      	ldr	r3, [r3, #12]
 8002eb8:	f003 0320 	and.w	r3, r3, #32
 8002ebc:	2b20      	cmp	r3, #32
 8002ebe:	d107      	bne.n	8002ed0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f06f 0220 	mvn.w	r2, #32
 8002ec8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002eca:	6878      	ldr	r0, [r7, #4]
 8002ecc:	f000 fcbc 	bl	8003848 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ed0:	bf00      	nop
 8002ed2:	3708      	adds	r7, #8
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}

08002ed8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b086      	sub	sp, #24
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	60f8      	str	r0, [r7, #12]
 8002ee0:	60b9      	str	r1, [r7, #8]
 8002ee2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002eee:	2b01      	cmp	r3, #1
 8002ef0:	d101      	bne.n	8002ef6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002ef2:	2302      	movs	r3, #2
 8002ef4:	e0ae      	b.n	8003054 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	2201      	movs	r2, #1
 8002efa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2b0c      	cmp	r3, #12
 8002f02:	f200 809f 	bhi.w	8003044 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002f06:	a201      	add	r2, pc, #4	@ (adr r2, 8002f0c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002f08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f0c:	08002f41 	.word	0x08002f41
 8002f10:	08003045 	.word	0x08003045
 8002f14:	08003045 	.word	0x08003045
 8002f18:	08003045 	.word	0x08003045
 8002f1c:	08002f81 	.word	0x08002f81
 8002f20:	08003045 	.word	0x08003045
 8002f24:	08003045 	.word	0x08003045
 8002f28:	08003045 	.word	0x08003045
 8002f2c:	08002fc3 	.word	0x08002fc3
 8002f30:	08003045 	.word	0x08003045
 8002f34:	08003045 	.word	0x08003045
 8002f38:	08003045 	.word	0x08003045
 8002f3c:	08003003 	.word	0x08003003
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	68b9      	ldr	r1, [r7, #8]
 8002f46:	4618      	mov	r0, r3
 8002f48:	f000 f9de 	bl	8003308 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	699a      	ldr	r2, [r3, #24]
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f042 0208 	orr.w	r2, r2, #8
 8002f5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	699a      	ldr	r2, [r3, #24]
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f022 0204 	bic.w	r2, r2, #4
 8002f6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	6999      	ldr	r1, [r3, #24]
 8002f72:	68bb      	ldr	r3, [r7, #8]
 8002f74:	691a      	ldr	r2, [r3, #16]
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	430a      	orrs	r2, r1
 8002f7c:	619a      	str	r2, [r3, #24]
      break;
 8002f7e:	e064      	b.n	800304a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	68b9      	ldr	r1, [r7, #8]
 8002f86:	4618      	mov	r0, r3
 8002f88:	f000 fa24 	bl	80033d4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	699a      	ldr	r2, [r3, #24]
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f9a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	699a      	ldr	r2, [r3, #24]
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002faa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	6999      	ldr	r1, [r3, #24]
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	691b      	ldr	r3, [r3, #16]
 8002fb6:	021a      	lsls	r2, r3, #8
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	430a      	orrs	r2, r1
 8002fbe:	619a      	str	r2, [r3, #24]
      break;
 8002fc0:	e043      	b.n	800304a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	68b9      	ldr	r1, [r7, #8]
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f000 fa6d 	bl	80034a8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	69da      	ldr	r2, [r3, #28]
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f042 0208 	orr.w	r2, r2, #8
 8002fdc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	69da      	ldr	r2, [r3, #28]
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f022 0204 	bic.w	r2, r2, #4
 8002fec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	69d9      	ldr	r1, [r3, #28]
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	691a      	ldr	r2, [r3, #16]
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	430a      	orrs	r2, r1
 8002ffe:	61da      	str	r2, [r3, #28]
      break;
 8003000:	e023      	b.n	800304a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	68b9      	ldr	r1, [r7, #8]
 8003008:	4618      	mov	r0, r3
 800300a:	f000 fab7 	bl	800357c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	69da      	ldr	r2, [r3, #28]
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800301c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	69da      	ldr	r2, [r3, #28]
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800302c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	69d9      	ldr	r1, [r3, #28]
 8003034:	68bb      	ldr	r3, [r7, #8]
 8003036:	691b      	ldr	r3, [r3, #16]
 8003038:	021a      	lsls	r2, r3, #8
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	430a      	orrs	r2, r1
 8003040:	61da      	str	r2, [r3, #28]
      break;
 8003042:	e002      	b.n	800304a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003044:	2301      	movs	r3, #1
 8003046:	75fb      	strb	r3, [r7, #23]
      break;
 8003048:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	2200      	movs	r2, #0
 800304e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003052:	7dfb      	ldrb	r3, [r7, #23]
}
 8003054:	4618      	mov	r0, r3
 8003056:	3718      	adds	r7, #24
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}

0800305c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b084      	sub	sp, #16
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
 8003064:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003066:	2300      	movs	r3, #0
 8003068:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003070:	2b01      	cmp	r3, #1
 8003072:	d101      	bne.n	8003078 <HAL_TIM_ConfigClockSource+0x1c>
 8003074:	2302      	movs	r3, #2
 8003076:	e0b4      	b.n	80031e2 <HAL_TIM_ConfigClockSource+0x186>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2201      	movs	r2, #1
 800307c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2202      	movs	r2, #2
 8003084:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	689b      	ldr	r3, [r3, #8]
 800308e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003096:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800309e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	68ba      	ldr	r2, [r7, #8]
 80030a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030b0:	d03e      	beq.n	8003130 <HAL_TIM_ConfigClockSource+0xd4>
 80030b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030b6:	f200 8087 	bhi.w	80031c8 <HAL_TIM_ConfigClockSource+0x16c>
 80030ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030be:	f000 8086 	beq.w	80031ce <HAL_TIM_ConfigClockSource+0x172>
 80030c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030c6:	d87f      	bhi.n	80031c8 <HAL_TIM_ConfigClockSource+0x16c>
 80030c8:	2b70      	cmp	r3, #112	@ 0x70
 80030ca:	d01a      	beq.n	8003102 <HAL_TIM_ConfigClockSource+0xa6>
 80030cc:	2b70      	cmp	r3, #112	@ 0x70
 80030ce:	d87b      	bhi.n	80031c8 <HAL_TIM_ConfigClockSource+0x16c>
 80030d0:	2b60      	cmp	r3, #96	@ 0x60
 80030d2:	d050      	beq.n	8003176 <HAL_TIM_ConfigClockSource+0x11a>
 80030d4:	2b60      	cmp	r3, #96	@ 0x60
 80030d6:	d877      	bhi.n	80031c8 <HAL_TIM_ConfigClockSource+0x16c>
 80030d8:	2b50      	cmp	r3, #80	@ 0x50
 80030da:	d03c      	beq.n	8003156 <HAL_TIM_ConfigClockSource+0xfa>
 80030dc:	2b50      	cmp	r3, #80	@ 0x50
 80030de:	d873      	bhi.n	80031c8 <HAL_TIM_ConfigClockSource+0x16c>
 80030e0:	2b40      	cmp	r3, #64	@ 0x40
 80030e2:	d058      	beq.n	8003196 <HAL_TIM_ConfigClockSource+0x13a>
 80030e4:	2b40      	cmp	r3, #64	@ 0x40
 80030e6:	d86f      	bhi.n	80031c8 <HAL_TIM_ConfigClockSource+0x16c>
 80030e8:	2b30      	cmp	r3, #48	@ 0x30
 80030ea:	d064      	beq.n	80031b6 <HAL_TIM_ConfigClockSource+0x15a>
 80030ec:	2b30      	cmp	r3, #48	@ 0x30
 80030ee:	d86b      	bhi.n	80031c8 <HAL_TIM_ConfigClockSource+0x16c>
 80030f0:	2b20      	cmp	r3, #32
 80030f2:	d060      	beq.n	80031b6 <HAL_TIM_ConfigClockSource+0x15a>
 80030f4:	2b20      	cmp	r3, #32
 80030f6:	d867      	bhi.n	80031c8 <HAL_TIM_ConfigClockSource+0x16c>
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d05c      	beq.n	80031b6 <HAL_TIM_ConfigClockSource+0x15a>
 80030fc:	2b10      	cmp	r3, #16
 80030fe:	d05a      	beq.n	80031b6 <HAL_TIM_ConfigClockSource+0x15a>
 8003100:	e062      	b.n	80031c8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003112:	f000 faf8 	bl	8003706 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800311e:	68bb      	ldr	r3, [r7, #8]
 8003120:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003124:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	68ba      	ldr	r2, [r7, #8]
 800312c:	609a      	str	r2, [r3, #8]
      break;
 800312e:	e04f      	b.n	80031d0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003140:	f000 fae1 	bl	8003706 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	689a      	ldr	r2, [r3, #8]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003152:	609a      	str	r2, [r3, #8]
      break;
 8003154:	e03c      	b.n	80031d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003162:	461a      	mov	r2, r3
 8003164:	f000 fa58 	bl	8003618 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	2150      	movs	r1, #80	@ 0x50
 800316e:	4618      	mov	r0, r3
 8003170:	f000 faaf 	bl	80036d2 <TIM_ITRx_SetConfig>
      break;
 8003174:	e02c      	b.n	80031d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003182:	461a      	mov	r2, r3
 8003184:	f000 fa76 	bl	8003674 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	2160      	movs	r1, #96	@ 0x60
 800318e:	4618      	mov	r0, r3
 8003190:	f000 fa9f 	bl	80036d2 <TIM_ITRx_SetConfig>
      break;
 8003194:	e01c      	b.n	80031d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80031a2:	461a      	mov	r2, r3
 80031a4:	f000 fa38 	bl	8003618 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	2140      	movs	r1, #64	@ 0x40
 80031ae:	4618      	mov	r0, r3
 80031b0:	f000 fa8f 	bl	80036d2 <TIM_ITRx_SetConfig>
      break;
 80031b4:	e00c      	b.n	80031d0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4619      	mov	r1, r3
 80031c0:	4610      	mov	r0, r2
 80031c2:	f000 fa86 	bl	80036d2 <TIM_ITRx_SetConfig>
      break;
 80031c6:	e003      	b.n	80031d0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	73fb      	strb	r3, [r7, #15]
      break;
 80031cc:	e000      	b.n	80031d0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80031ce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2201      	movs	r2, #1
 80031d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2200      	movs	r2, #0
 80031dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80031e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80031e2:	4618      	mov	r0, r3
 80031e4:	3710      	adds	r7, #16
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}

080031ea <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80031ea:	b480      	push	{r7}
 80031ec:	b083      	sub	sp, #12
 80031ee:	af00      	add	r7, sp, #0
 80031f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80031f2:	bf00      	nop
 80031f4:	370c      	adds	r7, #12
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bc80      	pop	{r7}
 80031fa:	4770      	bx	lr

080031fc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b083      	sub	sp, #12
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003204:	bf00      	nop
 8003206:	370c      	adds	r7, #12
 8003208:	46bd      	mov	sp, r7
 800320a:	bc80      	pop	{r7}
 800320c:	4770      	bx	lr

0800320e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800320e:	b480      	push	{r7}
 8003210:	b083      	sub	sp, #12
 8003212:	af00      	add	r7, sp, #0
 8003214:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003216:	bf00      	nop
 8003218:	370c      	adds	r7, #12
 800321a:	46bd      	mov	sp, r7
 800321c:	bc80      	pop	{r7}
 800321e:	4770      	bx	lr

08003220 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003220:	b480      	push	{r7}
 8003222:	b083      	sub	sp, #12
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003228:	bf00      	nop
 800322a:	370c      	adds	r7, #12
 800322c:	46bd      	mov	sp, r7
 800322e:	bc80      	pop	{r7}
 8003230:	4770      	bx	lr

08003232 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003232:	b480      	push	{r7}
 8003234:	b083      	sub	sp, #12
 8003236:	af00      	add	r7, sp, #0
 8003238:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800323a:	bf00      	nop
 800323c:	370c      	adds	r7, #12
 800323e:	46bd      	mov	sp, r7
 8003240:	bc80      	pop	{r7}
 8003242:	4770      	bx	lr

08003244 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003244:	b480      	push	{r7}
 8003246:	b085      	sub	sp, #20
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
 800324c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	4a29      	ldr	r2, [pc, #164]	@ (80032fc <TIM_Base_SetConfig+0xb8>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d00b      	beq.n	8003274 <TIM_Base_SetConfig+0x30>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003262:	d007      	beq.n	8003274 <TIM_Base_SetConfig+0x30>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	4a26      	ldr	r2, [pc, #152]	@ (8003300 <TIM_Base_SetConfig+0xbc>)
 8003268:	4293      	cmp	r3, r2
 800326a:	d003      	beq.n	8003274 <TIM_Base_SetConfig+0x30>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	4a25      	ldr	r2, [pc, #148]	@ (8003304 <TIM_Base_SetConfig+0xc0>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d108      	bne.n	8003286 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800327a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	68fa      	ldr	r2, [r7, #12]
 8003282:	4313      	orrs	r3, r2
 8003284:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	4a1c      	ldr	r2, [pc, #112]	@ (80032fc <TIM_Base_SetConfig+0xb8>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d00b      	beq.n	80032a6 <TIM_Base_SetConfig+0x62>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003294:	d007      	beq.n	80032a6 <TIM_Base_SetConfig+0x62>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	4a19      	ldr	r2, [pc, #100]	@ (8003300 <TIM_Base_SetConfig+0xbc>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d003      	beq.n	80032a6 <TIM_Base_SetConfig+0x62>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	4a18      	ldr	r2, [pc, #96]	@ (8003304 <TIM_Base_SetConfig+0xc0>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d108      	bne.n	80032b8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	68db      	ldr	r3, [r3, #12]
 80032b2:	68fa      	ldr	r2, [r7, #12]
 80032b4:	4313      	orrs	r3, r2
 80032b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	695b      	ldr	r3, [r3, #20]
 80032c2:	4313      	orrs	r3, r2
 80032c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	68fa      	ldr	r2, [r7, #12]
 80032ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	689a      	ldr	r2, [r3, #8]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	4a07      	ldr	r2, [pc, #28]	@ (80032fc <TIM_Base_SetConfig+0xb8>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d103      	bne.n	80032ec <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	691a      	ldr	r2, [r3, #16]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2201      	movs	r2, #1
 80032f0:	615a      	str	r2, [r3, #20]
}
 80032f2:	bf00      	nop
 80032f4:	3714      	adds	r7, #20
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bc80      	pop	{r7}
 80032fa:	4770      	bx	lr
 80032fc:	40012c00 	.word	0x40012c00
 8003300:	40000400 	.word	0x40000400
 8003304:	40000800 	.word	0x40000800

08003308 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003308:	b480      	push	{r7}
 800330a:	b087      	sub	sp, #28
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
 8003310:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6a1b      	ldr	r3, [r3, #32]
 8003316:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6a1b      	ldr	r3, [r3, #32]
 800331c:	f023 0201 	bic.w	r2, r3, #1
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	699b      	ldr	r3, [r3, #24]
 800332e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003336:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	f023 0303 	bic.w	r3, r3, #3
 800333e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	68fa      	ldr	r2, [r7, #12]
 8003346:	4313      	orrs	r3, r2
 8003348:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	f023 0302 	bic.w	r3, r3, #2
 8003350:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	697a      	ldr	r2, [r7, #20]
 8003358:	4313      	orrs	r3, r2
 800335a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	4a1c      	ldr	r2, [pc, #112]	@ (80033d0 <TIM_OC1_SetConfig+0xc8>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d10c      	bne.n	800337e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	f023 0308 	bic.w	r3, r3, #8
 800336a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	68db      	ldr	r3, [r3, #12]
 8003370:	697a      	ldr	r2, [r7, #20]
 8003372:	4313      	orrs	r3, r2
 8003374:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	f023 0304 	bic.w	r3, r3, #4
 800337c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	4a13      	ldr	r2, [pc, #76]	@ (80033d0 <TIM_OC1_SetConfig+0xc8>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d111      	bne.n	80033aa <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800338c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003394:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	695b      	ldr	r3, [r3, #20]
 800339a:	693a      	ldr	r2, [r7, #16]
 800339c:	4313      	orrs	r3, r2
 800339e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	699b      	ldr	r3, [r3, #24]
 80033a4:	693a      	ldr	r2, [r7, #16]
 80033a6:	4313      	orrs	r3, r2
 80033a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	693a      	ldr	r2, [r7, #16]
 80033ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	68fa      	ldr	r2, [r7, #12]
 80033b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	685a      	ldr	r2, [r3, #4]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	697a      	ldr	r2, [r7, #20]
 80033c2:	621a      	str	r2, [r3, #32]
}
 80033c4:	bf00      	nop
 80033c6:	371c      	adds	r7, #28
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bc80      	pop	{r7}
 80033cc:	4770      	bx	lr
 80033ce:	bf00      	nop
 80033d0:	40012c00 	.word	0x40012c00

080033d4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b087      	sub	sp, #28
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
 80033dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6a1b      	ldr	r3, [r3, #32]
 80033e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6a1b      	ldr	r3, [r3, #32]
 80033e8:	f023 0210 	bic.w	r2, r3, #16
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	699b      	ldr	r3, [r3, #24]
 80033fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003402:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800340a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	021b      	lsls	r3, r3, #8
 8003412:	68fa      	ldr	r2, [r7, #12]
 8003414:	4313      	orrs	r3, r2
 8003416:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003418:	697b      	ldr	r3, [r7, #20]
 800341a:	f023 0320 	bic.w	r3, r3, #32
 800341e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	011b      	lsls	r3, r3, #4
 8003426:	697a      	ldr	r2, [r7, #20]
 8003428:	4313      	orrs	r3, r2
 800342a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	4a1d      	ldr	r2, [pc, #116]	@ (80034a4 <TIM_OC2_SetConfig+0xd0>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d10d      	bne.n	8003450 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003434:	697b      	ldr	r3, [r7, #20]
 8003436:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800343a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	68db      	ldr	r3, [r3, #12]
 8003440:	011b      	lsls	r3, r3, #4
 8003442:	697a      	ldr	r2, [r7, #20]
 8003444:	4313      	orrs	r3, r2
 8003446:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003448:	697b      	ldr	r3, [r7, #20]
 800344a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800344e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	4a14      	ldr	r2, [pc, #80]	@ (80034a4 <TIM_OC2_SetConfig+0xd0>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d113      	bne.n	8003480 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800345e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003466:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	695b      	ldr	r3, [r3, #20]
 800346c:	009b      	lsls	r3, r3, #2
 800346e:	693a      	ldr	r2, [r7, #16]
 8003470:	4313      	orrs	r3, r2
 8003472:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	699b      	ldr	r3, [r3, #24]
 8003478:	009b      	lsls	r3, r3, #2
 800347a:	693a      	ldr	r2, [r7, #16]
 800347c:	4313      	orrs	r3, r2
 800347e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	693a      	ldr	r2, [r7, #16]
 8003484:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	68fa      	ldr	r2, [r7, #12]
 800348a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	685a      	ldr	r2, [r3, #4]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	697a      	ldr	r2, [r7, #20]
 8003498:	621a      	str	r2, [r3, #32]
}
 800349a:	bf00      	nop
 800349c:	371c      	adds	r7, #28
 800349e:	46bd      	mov	sp, r7
 80034a0:	bc80      	pop	{r7}
 80034a2:	4770      	bx	lr
 80034a4:	40012c00 	.word	0x40012c00

080034a8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80034a8:	b480      	push	{r7}
 80034aa:	b087      	sub	sp, #28
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
 80034b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6a1b      	ldr	r3, [r3, #32]
 80034b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6a1b      	ldr	r3, [r3, #32]
 80034bc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	69db      	ldr	r3, [r3, #28]
 80034ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80034d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	f023 0303 	bic.w	r3, r3, #3
 80034de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	68fa      	ldr	r2, [r7, #12]
 80034e6:	4313      	orrs	r3, r2
 80034e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80034f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	689b      	ldr	r3, [r3, #8]
 80034f6:	021b      	lsls	r3, r3, #8
 80034f8:	697a      	ldr	r2, [r7, #20]
 80034fa:	4313      	orrs	r3, r2
 80034fc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	4a1d      	ldr	r2, [pc, #116]	@ (8003578 <TIM_OC3_SetConfig+0xd0>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d10d      	bne.n	8003522 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800350c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	68db      	ldr	r3, [r3, #12]
 8003512:	021b      	lsls	r3, r3, #8
 8003514:	697a      	ldr	r2, [r7, #20]
 8003516:	4313      	orrs	r3, r2
 8003518:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800351a:	697b      	ldr	r3, [r7, #20]
 800351c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003520:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	4a14      	ldr	r2, [pc, #80]	@ (8003578 <TIM_OC3_SetConfig+0xd0>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d113      	bne.n	8003552 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003530:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003538:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	695b      	ldr	r3, [r3, #20]
 800353e:	011b      	lsls	r3, r3, #4
 8003540:	693a      	ldr	r2, [r7, #16]
 8003542:	4313      	orrs	r3, r2
 8003544:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	699b      	ldr	r3, [r3, #24]
 800354a:	011b      	lsls	r3, r3, #4
 800354c:	693a      	ldr	r2, [r7, #16]
 800354e:	4313      	orrs	r3, r2
 8003550:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	693a      	ldr	r2, [r7, #16]
 8003556:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	68fa      	ldr	r2, [r7, #12]
 800355c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	685a      	ldr	r2, [r3, #4]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	697a      	ldr	r2, [r7, #20]
 800356a:	621a      	str	r2, [r3, #32]
}
 800356c:	bf00      	nop
 800356e:	371c      	adds	r7, #28
 8003570:	46bd      	mov	sp, r7
 8003572:	bc80      	pop	{r7}
 8003574:	4770      	bx	lr
 8003576:	bf00      	nop
 8003578:	40012c00 	.word	0x40012c00

0800357c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800357c:	b480      	push	{r7}
 800357e:	b087      	sub	sp, #28
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
 8003584:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6a1b      	ldr	r3, [r3, #32]
 800358a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6a1b      	ldr	r3, [r3, #32]
 8003590:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	69db      	ldr	r3, [r3, #28]
 80035a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80035aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80035b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	021b      	lsls	r3, r3, #8
 80035ba:	68fa      	ldr	r2, [r7, #12]
 80035bc:	4313      	orrs	r3, r2
 80035be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80035c6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	689b      	ldr	r3, [r3, #8]
 80035cc:	031b      	lsls	r3, r3, #12
 80035ce:	693a      	ldr	r2, [r7, #16]
 80035d0:	4313      	orrs	r3, r2
 80035d2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	4a0f      	ldr	r2, [pc, #60]	@ (8003614 <TIM_OC4_SetConfig+0x98>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d109      	bne.n	80035f0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80035e2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	695b      	ldr	r3, [r3, #20]
 80035e8:	019b      	lsls	r3, r3, #6
 80035ea:	697a      	ldr	r2, [r7, #20]
 80035ec:	4313      	orrs	r3, r2
 80035ee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	697a      	ldr	r2, [r7, #20]
 80035f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	68fa      	ldr	r2, [r7, #12]
 80035fa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	685a      	ldr	r2, [r3, #4]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	693a      	ldr	r2, [r7, #16]
 8003608:	621a      	str	r2, [r3, #32]
}
 800360a:	bf00      	nop
 800360c:	371c      	adds	r7, #28
 800360e:	46bd      	mov	sp, r7
 8003610:	bc80      	pop	{r7}
 8003612:	4770      	bx	lr
 8003614:	40012c00 	.word	0x40012c00

08003618 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003618:	b480      	push	{r7}
 800361a:	b087      	sub	sp, #28
 800361c:	af00      	add	r7, sp, #0
 800361e:	60f8      	str	r0, [r7, #12]
 8003620:	60b9      	str	r1, [r7, #8]
 8003622:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	6a1b      	ldr	r3, [r3, #32]
 8003628:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	6a1b      	ldr	r3, [r3, #32]
 800362e:	f023 0201 	bic.w	r2, r3, #1
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	699b      	ldr	r3, [r3, #24]
 800363a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800363c:	693b      	ldr	r3, [r7, #16]
 800363e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003642:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	011b      	lsls	r3, r3, #4
 8003648:	693a      	ldr	r2, [r7, #16]
 800364a:	4313      	orrs	r3, r2
 800364c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800364e:	697b      	ldr	r3, [r7, #20]
 8003650:	f023 030a 	bic.w	r3, r3, #10
 8003654:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003656:	697a      	ldr	r2, [r7, #20]
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	4313      	orrs	r3, r2
 800365c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	693a      	ldr	r2, [r7, #16]
 8003662:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	697a      	ldr	r2, [r7, #20]
 8003668:	621a      	str	r2, [r3, #32]
}
 800366a:	bf00      	nop
 800366c:	371c      	adds	r7, #28
 800366e:	46bd      	mov	sp, r7
 8003670:	bc80      	pop	{r7}
 8003672:	4770      	bx	lr

08003674 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003674:	b480      	push	{r7}
 8003676:	b087      	sub	sp, #28
 8003678:	af00      	add	r7, sp, #0
 800367a:	60f8      	str	r0, [r7, #12]
 800367c:	60b9      	str	r1, [r7, #8]
 800367e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	6a1b      	ldr	r3, [r3, #32]
 8003684:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	6a1b      	ldr	r3, [r3, #32]
 800368a:	f023 0210 	bic.w	r2, r3, #16
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	699b      	ldr	r3, [r3, #24]
 8003696:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003698:	693b      	ldr	r3, [r7, #16]
 800369a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800369e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	031b      	lsls	r3, r3, #12
 80036a4:	693a      	ldr	r2, [r7, #16]
 80036a6:	4313      	orrs	r3, r2
 80036a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80036b0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80036b2:	68bb      	ldr	r3, [r7, #8]
 80036b4:	011b      	lsls	r3, r3, #4
 80036b6:	697a      	ldr	r2, [r7, #20]
 80036b8:	4313      	orrs	r3, r2
 80036ba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	693a      	ldr	r2, [r7, #16]
 80036c0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	697a      	ldr	r2, [r7, #20]
 80036c6:	621a      	str	r2, [r3, #32]
}
 80036c8:	bf00      	nop
 80036ca:	371c      	adds	r7, #28
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bc80      	pop	{r7}
 80036d0:	4770      	bx	lr

080036d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80036d2:	b480      	push	{r7}
 80036d4:	b085      	sub	sp, #20
 80036d6:	af00      	add	r7, sp, #0
 80036d8:	6078      	str	r0, [r7, #4]
 80036da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	689b      	ldr	r3, [r3, #8]
 80036e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80036ea:	683a      	ldr	r2, [r7, #0]
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	4313      	orrs	r3, r2
 80036f0:	f043 0307 	orr.w	r3, r3, #7
 80036f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	68fa      	ldr	r2, [r7, #12]
 80036fa:	609a      	str	r2, [r3, #8]
}
 80036fc:	bf00      	nop
 80036fe:	3714      	adds	r7, #20
 8003700:	46bd      	mov	sp, r7
 8003702:	bc80      	pop	{r7}
 8003704:	4770      	bx	lr

08003706 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003706:	b480      	push	{r7}
 8003708:	b087      	sub	sp, #28
 800370a:	af00      	add	r7, sp, #0
 800370c:	60f8      	str	r0, [r7, #12]
 800370e:	60b9      	str	r1, [r7, #8]
 8003710:	607a      	str	r2, [r7, #4]
 8003712:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003720:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	021a      	lsls	r2, r3, #8
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	431a      	orrs	r2, r3
 800372a:	68bb      	ldr	r3, [r7, #8]
 800372c:	4313      	orrs	r3, r2
 800372e:	697a      	ldr	r2, [r7, #20]
 8003730:	4313      	orrs	r3, r2
 8003732:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	697a      	ldr	r2, [r7, #20]
 8003738:	609a      	str	r2, [r3, #8]
}
 800373a:	bf00      	nop
 800373c:	371c      	adds	r7, #28
 800373e:	46bd      	mov	sp, r7
 8003740:	bc80      	pop	{r7}
 8003742:	4770      	bx	lr

08003744 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003744:	b480      	push	{r7}
 8003746:	b087      	sub	sp, #28
 8003748:	af00      	add	r7, sp, #0
 800374a:	60f8      	str	r0, [r7, #12]
 800374c:	60b9      	str	r1, [r7, #8]
 800374e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003750:	68bb      	ldr	r3, [r7, #8]
 8003752:	f003 031f 	and.w	r3, r3, #31
 8003756:	2201      	movs	r2, #1
 8003758:	fa02 f303 	lsl.w	r3, r2, r3
 800375c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	6a1a      	ldr	r2, [r3, #32]
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	43db      	mvns	r3, r3
 8003766:	401a      	ands	r2, r3
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	6a1a      	ldr	r2, [r3, #32]
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	f003 031f 	and.w	r3, r3, #31
 8003776:	6879      	ldr	r1, [r7, #4]
 8003778:	fa01 f303 	lsl.w	r3, r1, r3
 800377c:	431a      	orrs	r2, r3
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	621a      	str	r2, [r3, #32]
}
 8003782:	bf00      	nop
 8003784:	371c      	adds	r7, #28
 8003786:	46bd      	mov	sp, r7
 8003788:	bc80      	pop	{r7}
 800378a:	4770      	bx	lr

0800378c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800378c:	b480      	push	{r7}
 800378e:	b085      	sub	sp, #20
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
 8003794:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800379c:	2b01      	cmp	r3, #1
 800379e:	d101      	bne.n	80037a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80037a0:	2302      	movs	r3, #2
 80037a2:	e046      	b.n	8003832 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2201      	movs	r2, #1
 80037a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2202      	movs	r2, #2
 80037b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80037ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	68fa      	ldr	r2, [r7, #12]
 80037d2:	4313      	orrs	r3, r2
 80037d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	68fa      	ldr	r2, [r7, #12]
 80037dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a16      	ldr	r2, [pc, #88]	@ (800383c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d00e      	beq.n	8003806 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037f0:	d009      	beq.n	8003806 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a12      	ldr	r2, [pc, #72]	@ (8003840 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d004      	beq.n	8003806 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a10      	ldr	r2, [pc, #64]	@ (8003844 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d10c      	bne.n	8003820 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003806:	68bb      	ldr	r3, [r7, #8]
 8003808:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800380c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	68ba      	ldr	r2, [r7, #8]
 8003814:	4313      	orrs	r3, r2
 8003816:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	68ba      	ldr	r2, [r7, #8]
 800381e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2201      	movs	r2, #1
 8003824:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2200      	movs	r2, #0
 800382c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003830:	2300      	movs	r3, #0
}
 8003832:	4618      	mov	r0, r3
 8003834:	3714      	adds	r7, #20
 8003836:	46bd      	mov	sp, r7
 8003838:	bc80      	pop	{r7}
 800383a:	4770      	bx	lr
 800383c:	40012c00 	.word	0x40012c00
 8003840:	40000400 	.word	0x40000400
 8003844:	40000800 	.word	0x40000800

08003848 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003848:	b480      	push	{r7}
 800384a:	b083      	sub	sp, #12
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003850:	bf00      	nop
 8003852:	370c      	adds	r7, #12
 8003854:	46bd      	mov	sp, r7
 8003856:	bc80      	pop	{r7}
 8003858:	4770      	bx	lr

0800385a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800385a:	b480      	push	{r7}
 800385c:	b083      	sub	sp, #12
 800385e:	af00      	add	r7, sp, #0
 8003860:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003862:	bf00      	nop
 8003864:	370c      	adds	r7, #12
 8003866:	46bd      	mov	sp, r7
 8003868:	bc80      	pop	{r7}
 800386a:	4770      	bx	lr

0800386c <exit>:
 800386c:	b508      	push	{r3, lr}
 800386e:	4b06      	ldr	r3, [pc, #24]	@ (8003888 <exit+0x1c>)
 8003870:	4604      	mov	r4, r0
 8003872:	b113      	cbz	r3, 800387a <exit+0xe>
 8003874:	2100      	movs	r1, #0
 8003876:	f3af 8000 	nop.w
 800387a:	4b04      	ldr	r3, [pc, #16]	@ (800388c <exit+0x20>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	b103      	cbz	r3, 8003882 <exit+0x16>
 8003880:	4798      	blx	r3
 8003882:	4620      	mov	r0, r4
 8003884:	f7fe f890 	bl	80019a8 <_exit>
 8003888:	00000000 	.word	0x00000000
 800388c:	20001ad8 	.word	0x20001ad8

08003890 <malloc>:
 8003890:	4b02      	ldr	r3, [pc, #8]	@ (800389c <malloc+0xc>)
 8003892:	4601      	mov	r1, r0
 8003894:	6818      	ldr	r0, [r3, #0]
 8003896:	f000 b82d 	b.w	80038f4 <_malloc_r>
 800389a:	bf00      	nop
 800389c:	20000014 	.word	0x20000014

080038a0 <free>:
 80038a0:	4b02      	ldr	r3, [pc, #8]	@ (80038ac <free+0xc>)
 80038a2:	4601      	mov	r1, r0
 80038a4:	6818      	ldr	r0, [r3, #0]
 80038a6:	f000 b8f5 	b.w	8003a94 <_free_r>
 80038aa:	bf00      	nop
 80038ac:	20000014 	.word	0x20000014

080038b0 <sbrk_aligned>:
 80038b0:	b570      	push	{r4, r5, r6, lr}
 80038b2:	4e0f      	ldr	r6, [pc, #60]	@ (80038f0 <sbrk_aligned+0x40>)
 80038b4:	460c      	mov	r4, r1
 80038b6:	6831      	ldr	r1, [r6, #0]
 80038b8:	4605      	mov	r5, r0
 80038ba:	b911      	cbnz	r1, 80038c2 <sbrk_aligned+0x12>
 80038bc:	f000 f8ae 	bl	8003a1c <_sbrk_r>
 80038c0:	6030      	str	r0, [r6, #0]
 80038c2:	4621      	mov	r1, r4
 80038c4:	4628      	mov	r0, r5
 80038c6:	f000 f8a9 	bl	8003a1c <_sbrk_r>
 80038ca:	1c43      	adds	r3, r0, #1
 80038cc:	d103      	bne.n	80038d6 <sbrk_aligned+0x26>
 80038ce:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80038d2:	4620      	mov	r0, r4
 80038d4:	bd70      	pop	{r4, r5, r6, pc}
 80038d6:	1cc4      	adds	r4, r0, #3
 80038d8:	f024 0403 	bic.w	r4, r4, #3
 80038dc:	42a0      	cmp	r0, r4
 80038de:	d0f8      	beq.n	80038d2 <sbrk_aligned+0x22>
 80038e0:	1a21      	subs	r1, r4, r0
 80038e2:	4628      	mov	r0, r5
 80038e4:	f000 f89a 	bl	8003a1c <_sbrk_r>
 80038e8:	3001      	adds	r0, #1
 80038ea:	d1f2      	bne.n	80038d2 <sbrk_aligned+0x22>
 80038ec:	e7ef      	b.n	80038ce <sbrk_aligned+0x1e>
 80038ee:	bf00      	nop
 80038f0:	20001998 	.word	0x20001998

080038f4 <_malloc_r>:
 80038f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80038f8:	1ccd      	adds	r5, r1, #3
 80038fa:	f025 0503 	bic.w	r5, r5, #3
 80038fe:	3508      	adds	r5, #8
 8003900:	2d0c      	cmp	r5, #12
 8003902:	bf38      	it	cc
 8003904:	250c      	movcc	r5, #12
 8003906:	2d00      	cmp	r5, #0
 8003908:	4606      	mov	r6, r0
 800390a:	db01      	blt.n	8003910 <_malloc_r+0x1c>
 800390c:	42a9      	cmp	r1, r5
 800390e:	d904      	bls.n	800391a <_malloc_r+0x26>
 8003910:	230c      	movs	r3, #12
 8003912:	6033      	str	r3, [r6, #0]
 8003914:	2000      	movs	r0, #0
 8003916:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800391a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80039f0 <_malloc_r+0xfc>
 800391e:	f000 f869 	bl	80039f4 <__malloc_lock>
 8003922:	f8d8 3000 	ldr.w	r3, [r8]
 8003926:	461c      	mov	r4, r3
 8003928:	bb44      	cbnz	r4, 800397c <_malloc_r+0x88>
 800392a:	4629      	mov	r1, r5
 800392c:	4630      	mov	r0, r6
 800392e:	f7ff ffbf 	bl	80038b0 <sbrk_aligned>
 8003932:	1c43      	adds	r3, r0, #1
 8003934:	4604      	mov	r4, r0
 8003936:	d158      	bne.n	80039ea <_malloc_r+0xf6>
 8003938:	f8d8 4000 	ldr.w	r4, [r8]
 800393c:	4627      	mov	r7, r4
 800393e:	2f00      	cmp	r7, #0
 8003940:	d143      	bne.n	80039ca <_malloc_r+0xd6>
 8003942:	2c00      	cmp	r4, #0
 8003944:	d04b      	beq.n	80039de <_malloc_r+0xea>
 8003946:	6823      	ldr	r3, [r4, #0]
 8003948:	4639      	mov	r1, r7
 800394a:	4630      	mov	r0, r6
 800394c:	eb04 0903 	add.w	r9, r4, r3
 8003950:	f000 f864 	bl	8003a1c <_sbrk_r>
 8003954:	4581      	cmp	r9, r0
 8003956:	d142      	bne.n	80039de <_malloc_r+0xea>
 8003958:	6821      	ldr	r1, [r4, #0]
 800395a:	4630      	mov	r0, r6
 800395c:	1a6d      	subs	r5, r5, r1
 800395e:	4629      	mov	r1, r5
 8003960:	f7ff ffa6 	bl	80038b0 <sbrk_aligned>
 8003964:	3001      	adds	r0, #1
 8003966:	d03a      	beq.n	80039de <_malloc_r+0xea>
 8003968:	6823      	ldr	r3, [r4, #0]
 800396a:	442b      	add	r3, r5
 800396c:	6023      	str	r3, [r4, #0]
 800396e:	f8d8 3000 	ldr.w	r3, [r8]
 8003972:	685a      	ldr	r2, [r3, #4]
 8003974:	bb62      	cbnz	r2, 80039d0 <_malloc_r+0xdc>
 8003976:	f8c8 7000 	str.w	r7, [r8]
 800397a:	e00f      	b.n	800399c <_malloc_r+0xa8>
 800397c:	6822      	ldr	r2, [r4, #0]
 800397e:	1b52      	subs	r2, r2, r5
 8003980:	d420      	bmi.n	80039c4 <_malloc_r+0xd0>
 8003982:	2a0b      	cmp	r2, #11
 8003984:	d917      	bls.n	80039b6 <_malloc_r+0xc2>
 8003986:	1961      	adds	r1, r4, r5
 8003988:	42a3      	cmp	r3, r4
 800398a:	6025      	str	r5, [r4, #0]
 800398c:	bf18      	it	ne
 800398e:	6059      	strne	r1, [r3, #4]
 8003990:	6863      	ldr	r3, [r4, #4]
 8003992:	bf08      	it	eq
 8003994:	f8c8 1000 	streq.w	r1, [r8]
 8003998:	5162      	str	r2, [r4, r5]
 800399a:	604b      	str	r3, [r1, #4]
 800399c:	4630      	mov	r0, r6
 800399e:	f000 f82f 	bl	8003a00 <__malloc_unlock>
 80039a2:	f104 000b 	add.w	r0, r4, #11
 80039a6:	1d23      	adds	r3, r4, #4
 80039a8:	f020 0007 	bic.w	r0, r0, #7
 80039ac:	1ac2      	subs	r2, r0, r3
 80039ae:	bf1c      	itt	ne
 80039b0:	1a1b      	subne	r3, r3, r0
 80039b2:	50a3      	strne	r3, [r4, r2]
 80039b4:	e7af      	b.n	8003916 <_malloc_r+0x22>
 80039b6:	6862      	ldr	r2, [r4, #4]
 80039b8:	42a3      	cmp	r3, r4
 80039ba:	bf0c      	ite	eq
 80039bc:	f8c8 2000 	streq.w	r2, [r8]
 80039c0:	605a      	strne	r2, [r3, #4]
 80039c2:	e7eb      	b.n	800399c <_malloc_r+0xa8>
 80039c4:	4623      	mov	r3, r4
 80039c6:	6864      	ldr	r4, [r4, #4]
 80039c8:	e7ae      	b.n	8003928 <_malloc_r+0x34>
 80039ca:	463c      	mov	r4, r7
 80039cc:	687f      	ldr	r7, [r7, #4]
 80039ce:	e7b6      	b.n	800393e <_malloc_r+0x4a>
 80039d0:	461a      	mov	r2, r3
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	42a3      	cmp	r3, r4
 80039d6:	d1fb      	bne.n	80039d0 <_malloc_r+0xdc>
 80039d8:	2300      	movs	r3, #0
 80039da:	6053      	str	r3, [r2, #4]
 80039dc:	e7de      	b.n	800399c <_malloc_r+0xa8>
 80039de:	230c      	movs	r3, #12
 80039e0:	4630      	mov	r0, r6
 80039e2:	6033      	str	r3, [r6, #0]
 80039e4:	f000 f80c 	bl	8003a00 <__malloc_unlock>
 80039e8:	e794      	b.n	8003914 <_malloc_r+0x20>
 80039ea:	6005      	str	r5, [r0, #0]
 80039ec:	e7d6      	b.n	800399c <_malloc_r+0xa8>
 80039ee:	bf00      	nop
 80039f0:	2000199c 	.word	0x2000199c

080039f4 <__malloc_lock>:
 80039f4:	4801      	ldr	r0, [pc, #4]	@ (80039fc <__malloc_lock+0x8>)
 80039f6:	f000 b84b 	b.w	8003a90 <__retarget_lock_acquire_recursive>
 80039fa:	bf00      	nop
 80039fc:	20001ae0 	.word	0x20001ae0

08003a00 <__malloc_unlock>:
 8003a00:	4801      	ldr	r0, [pc, #4]	@ (8003a08 <__malloc_unlock+0x8>)
 8003a02:	f000 b846 	b.w	8003a92 <__retarget_lock_release_recursive>
 8003a06:	bf00      	nop
 8003a08:	20001ae0 	.word	0x20001ae0

08003a0c <memset>:
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	4402      	add	r2, r0
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d100      	bne.n	8003a16 <memset+0xa>
 8003a14:	4770      	bx	lr
 8003a16:	f803 1b01 	strb.w	r1, [r3], #1
 8003a1a:	e7f9      	b.n	8003a10 <memset+0x4>

08003a1c <_sbrk_r>:
 8003a1c:	b538      	push	{r3, r4, r5, lr}
 8003a1e:	2300      	movs	r3, #0
 8003a20:	4d05      	ldr	r5, [pc, #20]	@ (8003a38 <_sbrk_r+0x1c>)
 8003a22:	4604      	mov	r4, r0
 8003a24:	4608      	mov	r0, r1
 8003a26:	602b      	str	r3, [r5, #0]
 8003a28:	f7fd ffca 	bl	80019c0 <_sbrk>
 8003a2c:	1c43      	adds	r3, r0, #1
 8003a2e:	d102      	bne.n	8003a36 <_sbrk_r+0x1a>
 8003a30:	682b      	ldr	r3, [r5, #0]
 8003a32:	b103      	cbz	r3, 8003a36 <_sbrk_r+0x1a>
 8003a34:	6023      	str	r3, [r4, #0]
 8003a36:	bd38      	pop	{r3, r4, r5, pc}
 8003a38:	20001adc 	.word	0x20001adc

08003a3c <__errno>:
 8003a3c:	4b01      	ldr	r3, [pc, #4]	@ (8003a44 <__errno+0x8>)
 8003a3e:	6818      	ldr	r0, [r3, #0]
 8003a40:	4770      	bx	lr
 8003a42:	bf00      	nop
 8003a44:	20000014 	.word	0x20000014

08003a48 <__libc_init_array>:
 8003a48:	b570      	push	{r4, r5, r6, lr}
 8003a4a:	2600      	movs	r6, #0
 8003a4c:	4d0c      	ldr	r5, [pc, #48]	@ (8003a80 <__libc_init_array+0x38>)
 8003a4e:	4c0d      	ldr	r4, [pc, #52]	@ (8003a84 <__libc_init_array+0x3c>)
 8003a50:	1b64      	subs	r4, r4, r5
 8003a52:	10a4      	asrs	r4, r4, #2
 8003a54:	42a6      	cmp	r6, r4
 8003a56:	d109      	bne.n	8003a6c <__libc_init_array+0x24>
 8003a58:	f001 f882 	bl	8004b60 <_init>
 8003a5c:	2600      	movs	r6, #0
 8003a5e:	4d0a      	ldr	r5, [pc, #40]	@ (8003a88 <__libc_init_array+0x40>)
 8003a60:	4c0a      	ldr	r4, [pc, #40]	@ (8003a8c <__libc_init_array+0x44>)
 8003a62:	1b64      	subs	r4, r4, r5
 8003a64:	10a4      	asrs	r4, r4, #2
 8003a66:	42a6      	cmp	r6, r4
 8003a68:	d105      	bne.n	8003a76 <__libc_init_array+0x2e>
 8003a6a:	bd70      	pop	{r4, r5, r6, pc}
 8003a6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a70:	4798      	blx	r3
 8003a72:	3601      	adds	r6, #1
 8003a74:	e7ee      	b.n	8003a54 <__libc_init_array+0xc>
 8003a76:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a7a:	4798      	blx	r3
 8003a7c:	3601      	adds	r6, #1
 8003a7e:	e7f2      	b.n	8003a66 <__libc_init_array+0x1e>
 8003a80:	08004d78 	.word	0x08004d78
 8003a84:	08004d78 	.word	0x08004d78
 8003a88:	08004d78 	.word	0x08004d78
 8003a8c:	08004d7c 	.word	0x08004d7c

08003a90 <__retarget_lock_acquire_recursive>:
 8003a90:	4770      	bx	lr

08003a92 <__retarget_lock_release_recursive>:
 8003a92:	4770      	bx	lr

08003a94 <_free_r>:
 8003a94:	b538      	push	{r3, r4, r5, lr}
 8003a96:	4605      	mov	r5, r0
 8003a98:	2900      	cmp	r1, #0
 8003a9a:	d040      	beq.n	8003b1e <_free_r+0x8a>
 8003a9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003aa0:	1f0c      	subs	r4, r1, #4
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	bfb8      	it	lt
 8003aa6:	18e4      	addlt	r4, r4, r3
 8003aa8:	f7ff ffa4 	bl	80039f4 <__malloc_lock>
 8003aac:	4a1c      	ldr	r2, [pc, #112]	@ (8003b20 <_free_r+0x8c>)
 8003aae:	6813      	ldr	r3, [r2, #0]
 8003ab0:	b933      	cbnz	r3, 8003ac0 <_free_r+0x2c>
 8003ab2:	6063      	str	r3, [r4, #4]
 8003ab4:	6014      	str	r4, [r2, #0]
 8003ab6:	4628      	mov	r0, r5
 8003ab8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003abc:	f7ff bfa0 	b.w	8003a00 <__malloc_unlock>
 8003ac0:	42a3      	cmp	r3, r4
 8003ac2:	d908      	bls.n	8003ad6 <_free_r+0x42>
 8003ac4:	6820      	ldr	r0, [r4, #0]
 8003ac6:	1821      	adds	r1, r4, r0
 8003ac8:	428b      	cmp	r3, r1
 8003aca:	bf01      	itttt	eq
 8003acc:	6819      	ldreq	r1, [r3, #0]
 8003ace:	685b      	ldreq	r3, [r3, #4]
 8003ad0:	1809      	addeq	r1, r1, r0
 8003ad2:	6021      	streq	r1, [r4, #0]
 8003ad4:	e7ed      	b.n	8003ab2 <_free_r+0x1e>
 8003ad6:	461a      	mov	r2, r3
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	b10b      	cbz	r3, 8003ae0 <_free_r+0x4c>
 8003adc:	42a3      	cmp	r3, r4
 8003ade:	d9fa      	bls.n	8003ad6 <_free_r+0x42>
 8003ae0:	6811      	ldr	r1, [r2, #0]
 8003ae2:	1850      	adds	r0, r2, r1
 8003ae4:	42a0      	cmp	r0, r4
 8003ae6:	d10b      	bne.n	8003b00 <_free_r+0x6c>
 8003ae8:	6820      	ldr	r0, [r4, #0]
 8003aea:	4401      	add	r1, r0
 8003aec:	1850      	adds	r0, r2, r1
 8003aee:	4283      	cmp	r3, r0
 8003af0:	6011      	str	r1, [r2, #0]
 8003af2:	d1e0      	bne.n	8003ab6 <_free_r+0x22>
 8003af4:	6818      	ldr	r0, [r3, #0]
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	4408      	add	r0, r1
 8003afa:	6010      	str	r0, [r2, #0]
 8003afc:	6053      	str	r3, [r2, #4]
 8003afe:	e7da      	b.n	8003ab6 <_free_r+0x22>
 8003b00:	d902      	bls.n	8003b08 <_free_r+0x74>
 8003b02:	230c      	movs	r3, #12
 8003b04:	602b      	str	r3, [r5, #0]
 8003b06:	e7d6      	b.n	8003ab6 <_free_r+0x22>
 8003b08:	6820      	ldr	r0, [r4, #0]
 8003b0a:	1821      	adds	r1, r4, r0
 8003b0c:	428b      	cmp	r3, r1
 8003b0e:	bf01      	itttt	eq
 8003b10:	6819      	ldreq	r1, [r3, #0]
 8003b12:	685b      	ldreq	r3, [r3, #4]
 8003b14:	1809      	addeq	r1, r1, r0
 8003b16:	6021      	streq	r1, [r4, #0]
 8003b18:	6063      	str	r3, [r4, #4]
 8003b1a:	6054      	str	r4, [r2, #4]
 8003b1c:	e7cb      	b.n	8003ab6 <_free_r+0x22>
 8003b1e:	bd38      	pop	{r3, r4, r5, pc}
 8003b20:	2000199c 	.word	0x2000199c

08003b24 <cos>:
 8003b24:	b530      	push	{r4, r5, lr}
 8003b26:	4d20      	ldr	r5, [pc, #128]	@ (8003ba8 <cos+0x84>)
 8003b28:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 8003b2c:	42ac      	cmp	r4, r5
 8003b2e:	4602      	mov	r2, r0
 8003b30:	460b      	mov	r3, r1
 8003b32:	b087      	sub	sp, #28
 8003b34:	d806      	bhi.n	8003b44 <cos+0x20>
 8003b36:	2200      	movs	r2, #0
 8003b38:	2300      	movs	r3, #0
 8003b3a:	b007      	add	sp, #28
 8003b3c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003b40:	f000 b87e 	b.w	8003c40 <__kernel_cos>
 8003b44:	4d19      	ldr	r5, [pc, #100]	@ (8003bac <cos+0x88>)
 8003b46:	42ac      	cmp	r4, r5
 8003b48:	d903      	bls.n	8003b52 <cos+0x2e>
 8003b4a:	f7fc fb05 	bl	8000158 <__aeabi_dsub>
 8003b4e:	b007      	add	sp, #28
 8003b50:	bd30      	pop	{r4, r5, pc}
 8003b52:	aa02      	add	r2, sp, #8
 8003b54:	f000 f9ec 	bl	8003f30 <__ieee754_rem_pio2>
 8003b58:	f000 0003 	and.w	r0, r0, #3
 8003b5c:	2801      	cmp	r0, #1
 8003b5e:	d009      	beq.n	8003b74 <cos+0x50>
 8003b60:	2802      	cmp	r0, #2
 8003b62:	d011      	beq.n	8003b88 <cos+0x64>
 8003b64:	b9b8      	cbnz	r0, 8003b96 <cos+0x72>
 8003b66:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003b6a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003b6e:	f000 f867 	bl	8003c40 <__kernel_cos>
 8003b72:	e7ec      	b.n	8003b4e <cos+0x2a>
 8003b74:	9000      	str	r0, [sp, #0]
 8003b76:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003b7a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003b7e:	f000 f91f 	bl	8003dc0 <__kernel_sin>
 8003b82:	f101 4100 	add.w	r1, r1, #2147483648	@ 0x80000000
 8003b86:	e7e2      	b.n	8003b4e <cos+0x2a>
 8003b88:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003b8c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003b90:	f000 f856 	bl	8003c40 <__kernel_cos>
 8003b94:	e7f5      	b.n	8003b82 <cos+0x5e>
 8003b96:	2301      	movs	r3, #1
 8003b98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003b9c:	9300      	str	r3, [sp, #0]
 8003b9e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003ba2:	f000 f90d 	bl	8003dc0 <__kernel_sin>
 8003ba6:	e7d2      	b.n	8003b4e <cos+0x2a>
 8003ba8:	3fe921fb 	.word	0x3fe921fb
 8003bac:	7fefffff 	.word	0x7fefffff

08003bb0 <sin>:
 8003bb0:	b530      	push	{r4, r5, lr}
 8003bb2:	4d20      	ldr	r5, [pc, #128]	@ (8003c34 <sin+0x84>)
 8003bb4:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 8003bb8:	42ac      	cmp	r4, r5
 8003bba:	4602      	mov	r2, r0
 8003bbc:	460b      	mov	r3, r1
 8003bbe:	b087      	sub	sp, #28
 8003bc0:	d806      	bhi.n	8003bd0 <sin+0x20>
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	9300      	str	r3, [sp, #0]
 8003bc8:	2300      	movs	r3, #0
 8003bca:	f000 f8f9 	bl	8003dc0 <__kernel_sin>
 8003bce:	e004      	b.n	8003bda <sin+0x2a>
 8003bd0:	4d19      	ldr	r5, [pc, #100]	@ (8003c38 <sin+0x88>)
 8003bd2:	42ac      	cmp	r4, r5
 8003bd4:	d903      	bls.n	8003bde <sin+0x2e>
 8003bd6:	f7fc fabf 	bl	8000158 <__aeabi_dsub>
 8003bda:	b007      	add	sp, #28
 8003bdc:	bd30      	pop	{r4, r5, pc}
 8003bde:	aa02      	add	r2, sp, #8
 8003be0:	f000 f9a6 	bl	8003f30 <__ieee754_rem_pio2>
 8003be4:	f000 0003 	and.w	r0, r0, #3
 8003be8:	2801      	cmp	r0, #1
 8003bea:	d009      	beq.n	8003c00 <sin+0x50>
 8003bec:	2802      	cmp	r0, #2
 8003bee:	d00e      	beq.n	8003c0e <sin+0x5e>
 8003bf0:	b9c0      	cbnz	r0, 8003c24 <sin+0x74>
 8003bf2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	9300      	str	r3, [sp, #0]
 8003bfa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003bfe:	e7e4      	b.n	8003bca <sin+0x1a>
 8003c00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003c04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c08:	f000 f81a 	bl	8003c40 <__kernel_cos>
 8003c0c:	e7e5      	b.n	8003bda <sin+0x2a>
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c14:	9300      	str	r3, [sp, #0]
 8003c16:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003c1a:	f000 f8d1 	bl	8003dc0 <__kernel_sin>
 8003c1e:	f101 4100 	add.w	r1, r1, #2147483648	@ 0x80000000
 8003c22:	e7da      	b.n	8003bda <sin+0x2a>
 8003c24:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003c28:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c2c:	f000 f808 	bl	8003c40 <__kernel_cos>
 8003c30:	e7f5      	b.n	8003c1e <sin+0x6e>
 8003c32:	bf00      	nop
 8003c34:	3fe921fb 	.word	0x3fe921fb
 8003c38:	7fefffff 	.word	0x7fefffff
 8003c3c:	00000000 	.word	0x00000000

08003c40 <__kernel_cos>:
 8003c40:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c44:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 8003c48:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 8003c4c:	4680      	mov	r8, r0
 8003c4e:	4689      	mov	r9, r1
 8003c50:	e9cd 2300 	strd	r2, r3, [sp]
 8003c54:	d204      	bcs.n	8003c60 <__kernel_cos+0x20>
 8003c56:	f7fc fed1 	bl	80009fc <__aeabi_d2iz>
 8003c5a:	2800      	cmp	r0, #0
 8003c5c:	f000 8086 	beq.w	8003d6c <__kernel_cos+0x12c>
 8003c60:	4642      	mov	r2, r8
 8003c62:	464b      	mov	r3, r9
 8003c64:	4640      	mov	r0, r8
 8003c66:	4649      	mov	r1, r9
 8003c68:	f7fc fc2e 	bl	80004c8 <__aeabi_dmul>
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	4b4e      	ldr	r3, [pc, #312]	@ (8003da8 <__kernel_cos+0x168>)
 8003c70:	4604      	mov	r4, r0
 8003c72:	460d      	mov	r5, r1
 8003c74:	f7fc fc28 	bl	80004c8 <__aeabi_dmul>
 8003c78:	a33f      	add	r3, pc, #252	@ (adr r3, 8003d78 <__kernel_cos+0x138>)
 8003c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c7e:	4682      	mov	sl, r0
 8003c80:	468b      	mov	fp, r1
 8003c82:	4620      	mov	r0, r4
 8003c84:	4629      	mov	r1, r5
 8003c86:	f7fc fc1f 	bl	80004c8 <__aeabi_dmul>
 8003c8a:	a33d      	add	r3, pc, #244	@ (adr r3, 8003d80 <__kernel_cos+0x140>)
 8003c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c90:	f7fc fa64 	bl	800015c <__adddf3>
 8003c94:	4622      	mov	r2, r4
 8003c96:	462b      	mov	r3, r5
 8003c98:	f7fc fc16 	bl	80004c8 <__aeabi_dmul>
 8003c9c:	a33a      	add	r3, pc, #232	@ (adr r3, 8003d88 <__kernel_cos+0x148>)
 8003c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ca2:	f7fc fa59 	bl	8000158 <__aeabi_dsub>
 8003ca6:	4622      	mov	r2, r4
 8003ca8:	462b      	mov	r3, r5
 8003caa:	f7fc fc0d 	bl	80004c8 <__aeabi_dmul>
 8003cae:	a338      	add	r3, pc, #224	@ (adr r3, 8003d90 <__kernel_cos+0x150>)
 8003cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cb4:	f7fc fa52 	bl	800015c <__adddf3>
 8003cb8:	4622      	mov	r2, r4
 8003cba:	462b      	mov	r3, r5
 8003cbc:	f7fc fc04 	bl	80004c8 <__aeabi_dmul>
 8003cc0:	a335      	add	r3, pc, #212	@ (adr r3, 8003d98 <__kernel_cos+0x158>)
 8003cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cc6:	f7fc fa47 	bl	8000158 <__aeabi_dsub>
 8003cca:	4622      	mov	r2, r4
 8003ccc:	462b      	mov	r3, r5
 8003cce:	f7fc fbfb 	bl	80004c8 <__aeabi_dmul>
 8003cd2:	a333      	add	r3, pc, #204	@ (adr r3, 8003da0 <__kernel_cos+0x160>)
 8003cd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cd8:	f7fc fa40 	bl	800015c <__adddf3>
 8003cdc:	4622      	mov	r2, r4
 8003cde:	462b      	mov	r3, r5
 8003ce0:	f7fc fbf2 	bl	80004c8 <__aeabi_dmul>
 8003ce4:	4622      	mov	r2, r4
 8003ce6:	462b      	mov	r3, r5
 8003ce8:	f7fc fbee 	bl	80004c8 <__aeabi_dmul>
 8003cec:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003cf0:	4604      	mov	r4, r0
 8003cf2:	460d      	mov	r5, r1
 8003cf4:	4640      	mov	r0, r8
 8003cf6:	4649      	mov	r1, r9
 8003cf8:	f7fc fbe6 	bl	80004c8 <__aeabi_dmul>
 8003cfc:	460b      	mov	r3, r1
 8003cfe:	4602      	mov	r2, r0
 8003d00:	4629      	mov	r1, r5
 8003d02:	4620      	mov	r0, r4
 8003d04:	f7fc fa28 	bl	8000158 <__aeabi_dsub>
 8003d08:	4b28      	ldr	r3, [pc, #160]	@ (8003dac <__kernel_cos+0x16c>)
 8003d0a:	4680      	mov	r8, r0
 8003d0c:	429e      	cmp	r6, r3
 8003d0e:	4689      	mov	r9, r1
 8003d10:	d80e      	bhi.n	8003d30 <__kernel_cos+0xf0>
 8003d12:	4602      	mov	r2, r0
 8003d14:	460b      	mov	r3, r1
 8003d16:	4650      	mov	r0, sl
 8003d18:	4659      	mov	r1, fp
 8003d1a:	f7fc fa1d 	bl	8000158 <__aeabi_dsub>
 8003d1e:	4602      	mov	r2, r0
 8003d20:	2000      	movs	r0, #0
 8003d22:	460b      	mov	r3, r1
 8003d24:	4922      	ldr	r1, [pc, #136]	@ (8003db0 <__kernel_cos+0x170>)
 8003d26:	f7fc fa17 	bl	8000158 <__aeabi_dsub>
 8003d2a:	b003      	add	sp, #12
 8003d2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d30:	2400      	movs	r4, #0
 8003d32:	4b20      	ldr	r3, [pc, #128]	@ (8003db4 <__kernel_cos+0x174>)
 8003d34:	4622      	mov	r2, r4
 8003d36:	429e      	cmp	r6, r3
 8003d38:	bf8c      	ite	hi
 8003d3a:	4d1f      	ldrhi	r5, [pc, #124]	@ (8003db8 <__kernel_cos+0x178>)
 8003d3c:	f5a6 1500 	subls.w	r5, r6, #2097152	@ 0x200000
 8003d40:	462b      	mov	r3, r5
 8003d42:	2000      	movs	r0, #0
 8003d44:	491a      	ldr	r1, [pc, #104]	@ (8003db0 <__kernel_cos+0x170>)
 8003d46:	f7fc fa07 	bl	8000158 <__aeabi_dsub>
 8003d4a:	4622      	mov	r2, r4
 8003d4c:	4606      	mov	r6, r0
 8003d4e:	460f      	mov	r7, r1
 8003d50:	462b      	mov	r3, r5
 8003d52:	4650      	mov	r0, sl
 8003d54:	4659      	mov	r1, fp
 8003d56:	f7fc f9ff 	bl	8000158 <__aeabi_dsub>
 8003d5a:	4642      	mov	r2, r8
 8003d5c:	464b      	mov	r3, r9
 8003d5e:	f7fc f9fb 	bl	8000158 <__aeabi_dsub>
 8003d62:	4602      	mov	r2, r0
 8003d64:	460b      	mov	r3, r1
 8003d66:	4630      	mov	r0, r6
 8003d68:	4639      	mov	r1, r7
 8003d6a:	e7dc      	b.n	8003d26 <__kernel_cos+0xe6>
 8003d6c:	2000      	movs	r0, #0
 8003d6e:	4910      	ldr	r1, [pc, #64]	@ (8003db0 <__kernel_cos+0x170>)
 8003d70:	e7db      	b.n	8003d2a <__kernel_cos+0xea>
 8003d72:	bf00      	nop
 8003d74:	f3af 8000 	nop.w
 8003d78:	be8838d4 	.word	0xbe8838d4
 8003d7c:	bda8fae9 	.word	0xbda8fae9
 8003d80:	bdb4b1c4 	.word	0xbdb4b1c4
 8003d84:	3e21ee9e 	.word	0x3e21ee9e
 8003d88:	809c52ad 	.word	0x809c52ad
 8003d8c:	3e927e4f 	.word	0x3e927e4f
 8003d90:	19cb1590 	.word	0x19cb1590
 8003d94:	3efa01a0 	.word	0x3efa01a0
 8003d98:	16c15177 	.word	0x16c15177
 8003d9c:	3f56c16c 	.word	0x3f56c16c
 8003da0:	5555554c 	.word	0x5555554c
 8003da4:	3fa55555 	.word	0x3fa55555
 8003da8:	3fe00000 	.word	0x3fe00000
 8003dac:	3fd33332 	.word	0x3fd33332
 8003db0:	3ff00000 	.word	0x3ff00000
 8003db4:	3fe90000 	.word	0x3fe90000
 8003db8:	3fd20000 	.word	0x3fd20000
 8003dbc:	00000000 	.word	0x00000000

08003dc0 <__kernel_sin>:
 8003dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003dc4:	461f      	mov	r7, r3
 8003dc6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8003dca:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8003dce:	4604      	mov	r4, r0
 8003dd0:	460d      	mov	r5, r1
 8003dd2:	4616      	mov	r6, r2
 8003dd4:	b085      	sub	sp, #20
 8003dd6:	d203      	bcs.n	8003de0 <__kernel_sin+0x20>
 8003dd8:	f7fc fe10 	bl	80009fc <__aeabi_d2iz>
 8003ddc:	2800      	cmp	r0, #0
 8003dde:	d051      	beq.n	8003e84 <__kernel_sin+0xc4>
 8003de0:	4622      	mov	r2, r4
 8003de2:	462b      	mov	r3, r5
 8003de4:	4620      	mov	r0, r4
 8003de6:	4629      	mov	r1, r5
 8003de8:	f7fc fb6e 	bl	80004c8 <__aeabi_dmul>
 8003dec:	4682      	mov	sl, r0
 8003dee:	468b      	mov	fp, r1
 8003df0:	4602      	mov	r2, r0
 8003df2:	460b      	mov	r3, r1
 8003df4:	4620      	mov	r0, r4
 8003df6:	4629      	mov	r1, r5
 8003df8:	f7fc fb66 	bl	80004c8 <__aeabi_dmul>
 8003dfc:	a33e      	add	r3, pc, #248	@ (adr r3, 8003ef8 <__kernel_sin+0x138>)
 8003dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e02:	4680      	mov	r8, r0
 8003e04:	4689      	mov	r9, r1
 8003e06:	4650      	mov	r0, sl
 8003e08:	4659      	mov	r1, fp
 8003e0a:	f7fc fb5d 	bl	80004c8 <__aeabi_dmul>
 8003e0e:	a33c      	add	r3, pc, #240	@ (adr r3, 8003f00 <__kernel_sin+0x140>)
 8003e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e14:	f7fc f9a0 	bl	8000158 <__aeabi_dsub>
 8003e18:	4652      	mov	r2, sl
 8003e1a:	465b      	mov	r3, fp
 8003e1c:	f7fc fb54 	bl	80004c8 <__aeabi_dmul>
 8003e20:	a339      	add	r3, pc, #228	@ (adr r3, 8003f08 <__kernel_sin+0x148>)
 8003e22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e26:	f7fc f999 	bl	800015c <__adddf3>
 8003e2a:	4652      	mov	r2, sl
 8003e2c:	465b      	mov	r3, fp
 8003e2e:	f7fc fb4b 	bl	80004c8 <__aeabi_dmul>
 8003e32:	a337      	add	r3, pc, #220	@ (adr r3, 8003f10 <__kernel_sin+0x150>)
 8003e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e38:	f7fc f98e 	bl	8000158 <__aeabi_dsub>
 8003e3c:	4652      	mov	r2, sl
 8003e3e:	465b      	mov	r3, fp
 8003e40:	f7fc fb42 	bl	80004c8 <__aeabi_dmul>
 8003e44:	a334      	add	r3, pc, #208	@ (adr r3, 8003f18 <__kernel_sin+0x158>)
 8003e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e4a:	f7fc f987 	bl	800015c <__adddf3>
 8003e4e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003e50:	e9cd 0100 	strd	r0, r1, [sp]
 8003e54:	b9db      	cbnz	r3, 8003e8e <__kernel_sin+0xce>
 8003e56:	4602      	mov	r2, r0
 8003e58:	460b      	mov	r3, r1
 8003e5a:	4650      	mov	r0, sl
 8003e5c:	4659      	mov	r1, fp
 8003e5e:	f7fc fb33 	bl	80004c8 <__aeabi_dmul>
 8003e62:	a32f      	add	r3, pc, #188	@ (adr r3, 8003f20 <__kernel_sin+0x160>)
 8003e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e68:	f7fc f976 	bl	8000158 <__aeabi_dsub>
 8003e6c:	4642      	mov	r2, r8
 8003e6e:	464b      	mov	r3, r9
 8003e70:	f7fc fb2a 	bl	80004c8 <__aeabi_dmul>
 8003e74:	4602      	mov	r2, r0
 8003e76:	460b      	mov	r3, r1
 8003e78:	4620      	mov	r0, r4
 8003e7a:	4629      	mov	r1, r5
 8003e7c:	f7fc f96e 	bl	800015c <__adddf3>
 8003e80:	4604      	mov	r4, r0
 8003e82:	460d      	mov	r5, r1
 8003e84:	4620      	mov	r0, r4
 8003e86:	4629      	mov	r1, r5
 8003e88:	b005      	add	sp, #20
 8003e8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e8e:	2200      	movs	r2, #0
 8003e90:	4630      	mov	r0, r6
 8003e92:	4639      	mov	r1, r7
 8003e94:	4b24      	ldr	r3, [pc, #144]	@ (8003f28 <__kernel_sin+0x168>)
 8003e96:	f7fc fb17 	bl	80004c8 <__aeabi_dmul>
 8003e9a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003e9e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003ea2:	4640      	mov	r0, r8
 8003ea4:	4649      	mov	r1, r9
 8003ea6:	f7fc fb0f 	bl	80004c8 <__aeabi_dmul>
 8003eaa:	4602      	mov	r2, r0
 8003eac:	460b      	mov	r3, r1
 8003eae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003eb2:	f7fc f951 	bl	8000158 <__aeabi_dsub>
 8003eb6:	4652      	mov	r2, sl
 8003eb8:	465b      	mov	r3, fp
 8003eba:	f7fc fb05 	bl	80004c8 <__aeabi_dmul>
 8003ebe:	4632      	mov	r2, r6
 8003ec0:	463b      	mov	r3, r7
 8003ec2:	f7fc f949 	bl	8000158 <__aeabi_dsub>
 8003ec6:	a316      	add	r3, pc, #88	@ (adr r3, 8003f20 <__kernel_sin+0x160>)
 8003ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ecc:	4606      	mov	r6, r0
 8003ece:	460f      	mov	r7, r1
 8003ed0:	4640      	mov	r0, r8
 8003ed2:	4649      	mov	r1, r9
 8003ed4:	f7fc faf8 	bl	80004c8 <__aeabi_dmul>
 8003ed8:	4602      	mov	r2, r0
 8003eda:	460b      	mov	r3, r1
 8003edc:	4630      	mov	r0, r6
 8003ede:	4639      	mov	r1, r7
 8003ee0:	f7fc f93c 	bl	800015c <__adddf3>
 8003ee4:	4602      	mov	r2, r0
 8003ee6:	460b      	mov	r3, r1
 8003ee8:	4620      	mov	r0, r4
 8003eea:	4629      	mov	r1, r5
 8003eec:	f7fc f934 	bl	8000158 <__aeabi_dsub>
 8003ef0:	e7c6      	b.n	8003e80 <__kernel_sin+0xc0>
 8003ef2:	bf00      	nop
 8003ef4:	f3af 8000 	nop.w
 8003ef8:	5acfd57c 	.word	0x5acfd57c
 8003efc:	3de5d93a 	.word	0x3de5d93a
 8003f00:	8a2b9ceb 	.word	0x8a2b9ceb
 8003f04:	3e5ae5e6 	.word	0x3e5ae5e6
 8003f08:	57b1fe7d 	.word	0x57b1fe7d
 8003f0c:	3ec71de3 	.word	0x3ec71de3
 8003f10:	19c161d5 	.word	0x19c161d5
 8003f14:	3f2a01a0 	.word	0x3f2a01a0
 8003f18:	1110f8a6 	.word	0x1110f8a6
 8003f1c:	3f811111 	.word	0x3f811111
 8003f20:	55555549 	.word	0x55555549
 8003f24:	3fc55555 	.word	0x3fc55555
 8003f28:	3fe00000 	.word	0x3fe00000
 8003f2c:	00000000 	.word	0x00000000

08003f30 <__ieee754_rem_pio2>:
 8003f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f34:	4bc4      	ldr	r3, [pc, #784]	@ (8004248 <__ieee754_rem_pio2+0x318>)
 8003f36:	f021 4800 	bic.w	r8, r1, #2147483648	@ 0x80000000
 8003f3a:	b08d      	sub	sp, #52	@ 0x34
 8003f3c:	4598      	cmp	r8, r3
 8003f3e:	4606      	mov	r6, r0
 8003f40:	460f      	mov	r7, r1
 8003f42:	4614      	mov	r4, r2
 8003f44:	9104      	str	r1, [sp, #16]
 8003f46:	d807      	bhi.n	8003f58 <__ieee754_rem_pio2+0x28>
 8003f48:	e9c2 6700 	strd	r6, r7, [r2]
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	2200      	movs	r2, #0
 8003f50:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8003f54:	2500      	movs	r5, #0
 8003f56:	e026      	b.n	8003fa6 <__ieee754_rem_pio2+0x76>
 8003f58:	4bbc      	ldr	r3, [pc, #752]	@ (800424c <__ieee754_rem_pio2+0x31c>)
 8003f5a:	4598      	cmp	r8, r3
 8003f5c:	d876      	bhi.n	800404c <__ieee754_rem_pio2+0x11c>
 8003f5e:	9b04      	ldr	r3, [sp, #16]
 8003f60:	4dbb      	ldr	r5, [pc, #748]	@ (8004250 <__ieee754_rem_pio2+0x320>)
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	a3aa      	add	r3, pc, #680	@ (adr r3, 8004210 <__ieee754_rem_pio2+0x2e0>)
 8003f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f6a:	dd38      	ble.n	8003fde <__ieee754_rem_pio2+0xae>
 8003f6c:	f7fc f8f4 	bl	8000158 <__aeabi_dsub>
 8003f70:	45a8      	cmp	r8, r5
 8003f72:	4606      	mov	r6, r0
 8003f74:	460f      	mov	r7, r1
 8003f76:	d01a      	beq.n	8003fae <__ieee754_rem_pio2+0x7e>
 8003f78:	a3a7      	add	r3, pc, #668	@ (adr r3, 8004218 <__ieee754_rem_pio2+0x2e8>)
 8003f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f7e:	f7fc f8eb 	bl	8000158 <__aeabi_dsub>
 8003f82:	4602      	mov	r2, r0
 8003f84:	460b      	mov	r3, r1
 8003f86:	4680      	mov	r8, r0
 8003f88:	4689      	mov	r9, r1
 8003f8a:	4630      	mov	r0, r6
 8003f8c:	4639      	mov	r1, r7
 8003f8e:	f7fc f8e3 	bl	8000158 <__aeabi_dsub>
 8003f92:	a3a1      	add	r3, pc, #644	@ (adr r3, 8004218 <__ieee754_rem_pio2+0x2e8>)
 8003f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f98:	f7fc f8de 	bl	8000158 <__aeabi_dsub>
 8003f9c:	2501      	movs	r5, #1
 8003f9e:	e9c4 8900 	strd	r8, r9, [r4]
 8003fa2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003fa6:	4628      	mov	r0, r5
 8003fa8:	b00d      	add	sp, #52	@ 0x34
 8003faa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fae:	a39c      	add	r3, pc, #624	@ (adr r3, 8004220 <__ieee754_rem_pio2+0x2f0>)
 8003fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fb4:	f7fc f8d0 	bl	8000158 <__aeabi_dsub>
 8003fb8:	a39b      	add	r3, pc, #620	@ (adr r3, 8004228 <__ieee754_rem_pio2+0x2f8>)
 8003fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fbe:	4606      	mov	r6, r0
 8003fc0:	460f      	mov	r7, r1
 8003fc2:	f7fc f8c9 	bl	8000158 <__aeabi_dsub>
 8003fc6:	4602      	mov	r2, r0
 8003fc8:	460b      	mov	r3, r1
 8003fca:	4680      	mov	r8, r0
 8003fcc:	4689      	mov	r9, r1
 8003fce:	4630      	mov	r0, r6
 8003fd0:	4639      	mov	r1, r7
 8003fd2:	f7fc f8c1 	bl	8000158 <__aeabi_dsub>
 8003fd6:	a394      	add	r3, pc, #592	@ (adr r3, 8004228 <__ieee754_rem_pio2+0x2f8>)
 8003fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fdc:	e7dc      	b.n	8003f98 <__ieee754_rem_pio2+0x68>
 8003fde:	f7fc f8bd 	bl	800015c <__adddf3>
 8003fe2:	45a8      	cmp	r8, r5
 8003fe4:	4606      	mov	r6, r0
 8003fe6:	460f      	mov	r7, r1
 8003fe8:	d018      	beq.n	800401c <__ieee754_rem_pio2+0xec>
 8003fea:	a38b      	add	r3, pc, #556	@ (adr r3, 8004218 <__ieee754_rem_pio2+0x2e8>)
 8003fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ff0:	f7fc f8b4 	bl	800015c <__adddf3>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	460b      	mov	r3, r1
 8003ff8:	4680      	mov	r8, r0
 8003ffa:	4689      	mov	r9, r1
 8003ffc:	4630      	mov	r0, r6
 8003ffe:	4639      	mov	r1, r7
 8004000:	f7fc f8aa 	bl	8000158 <__aeabi_dsub>
 8004004:	a384      	add	r3, pc, #528	@ (adr r3, 8004218 <__ieee754_rem_pio2+0x2e8>)
 8004006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800400a:	f7fc f8a7 	bl	800015c <__adddf3>
 800400e:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8004012:	e9c4 8900 	strd	r8, r9, [r4]
 8004016:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800401a:	e7c4      	b.n	8003fa6 <__ieee754_rem_pio2+0x76>
 800401c:	a380      	add	r3, pc, #512	@ (adr r3, 8004220 <__ieee754_rem_pio2+0x2f0>)
 800401e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004022:	f7fc f89b 	bl	800015c <__adddf3>
 8004026:	a380      	add	r3, pc, #512	@ (adr r3, 8004228 <__ieee754_rem_pio2+0x2f8>)
 8004028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800402c:	4606      	mov	r6, r0
 800402e:	460f      	mov	r7, r1
 8004030:	f7fc f894 	bl	800015c <__adddf3>
 8004034:	4602      	mov	r2, r0
 8004036:	460b      	mov	r3, r1
 8004038:	4680      	mov	r8, r0
 800403a:	4689      	mov	r9, r1
 800403c:	4630      	mov	r0, r6
 800403e:	4639      	mov	r1, r7
 8004040:	f7fc f88a 	bl	8000158 <__aeabi_dsub>
 8004044:	a378      	add	r3, pc, #480	@ (adr r3, 8004228 <__ieee754_rem_pio2+0x2f8>)
 8004046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800404a:	e7de      	b.n	800400a <__ieee754_rem_pio2+0xda>
 800404c:	4b81      	ldr	r3, [pc, #516]	@ (8004254 <__ieee754_rem_pio2+0x324>)
 800404e:	4598      	cmp	r8, r3
 8004050:	f200 80cf 	bhi.w	80041f2 <__ieee754_rem_pio2+0x2c2>
 8004054:	f000 f962 	bl	800431c <fabs>
 8004058:	a375      	add	r3, pc, #468	@ (adr r3, 8004230 <__ieee754_rem_pio2+0x300>)
 800405a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800405e:	4606      	mov	r6, r0
 8004060:	460f      	mov	r7, r1
 8004062:	f7fc fa31 	bl	80004c8 <__aeabi_dmul>
 8004066:	2200      	movs	r2, #0
 8004068:	4b7b      	ldr	r3, [pc, #492]	@ (8004258 <__ieee754_rem_pio2+0x328>)
 800406a:	f7fc f877 	bl	800015c <__adddf3>
 800406e:	f7fc fcc5 	bl	80009fc <__aeabi_d2iz>
 8004072:	4605      	mov	r5, r0
 8004074:	f7fc f9be 	bl	80003f4 <__aeabi_i2d>
 8004078:	4602      	mov	r2, r0
 800407a:	460b      	mov	r3, r1
 800407c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004080:	a363      	add	r3, pc, #396	@ (adr r3, 8004210 <__ieee754_rem_pio2+0x2e0>)
 8004082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004086:	f7fc fa1f 	bl	80004c8 <__aeabi_dmul>
 800408a:	4602      	mov	r2, r0
 800408c:	460b      	mov	r3, r1
 800408e:	4630      	mov	r0, r6
 8004090:	4639      	mov	r1, r7
 8004092:	f7fc f861 	bl	8000158 <__aeabi_dsub>
 8004096:	a360      	add	r3, pc, #384	@ (adr r3, 8004218 <__ieee754_rem_pio2+0x2e8>)
 8004098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800409c:	4682      	mov	sl, r0
 800409e:	468b      	mov	fp, r1
 80040a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80040a4:	f7fc fa10 	bl	80004c8 <__aeabi_dmul>
 80040a8:	2d1f      	cmp	r5, #31
 80040aa:	4606      	mov	r6, r0
 80040ac:	460f      	mov	r7, r1
 80040ae:	dc0c      	bgt.n	80040ca <__ieee754_rem_pio2+0x19a>
 80040b0:	4b6a      	ldr	r3, [pc, #424]	@ (800425c <__ieee754_rem_pio2+0x32c>)
 80040b2:	1e6a      	subs	r2, r5, #1
 80040b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040b8:	4543      	cmp	r3, r8
 80040ba:	d006      	beq.n	80040ca <__ieee754_rem_pio2+0x19a>
 80040bc:	4632      	mov	r2, r6
 80040be:	463b      	mov	r3, r7
 80040c0:	4650      	mov	r0, sl
 80040c2:	4659      	mov	r1, fp
 80040c4:	f7fc f848 	bl	8000158 <__aeabi_dsub>
 80040c8:	e00e      	b.n	80040e8 <__ieee754_rem_pio2+0x1b8>
 80040ca:	463b      	mov	r3, r7
 80040cc:	4632      	mov	r2, r6
 80040ce:	4650      	mov	r0, sl
 80040d0:	4659      	mov	r1, fp
 80040d2:	f7fc f841 	bl	8000158 <__aeabi_dsub>
 80040d6:	ea4f 5328 	mov.w	r3, r8, asr #20
 80040da:	9305      	str	r3, [sp, #20]
 80040dc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80040e0:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 80040e4:	2b10      	cmp	r3, #16
 80040e6:	dc02      	bgt.n	80040ee <__ieee754_rem_pio2+0x1be>
 80040e8:	e9c4 0100 	strd	r0, r1, [r4]
 80040ec:	e039      	b.n	8004162 <__ieee754_rem_pio2+0x232>
 80040ee:	a34c      	add	r3, pc, #304	@ (adr r3, 8004220 <__ieee754_rem_pio2+0x2f0>)
 80040f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80040f8:	f7fc f9e6 	bl	80004c8 <__aeabi_dmul>
 80040fc:	4606      	mov	r6, r0
 80040fe:	460f      	mov	r7, r1
 8004100:	4602      	mov	r2, r0
 8004102:	460b      	mov	r3, r1
 8004104:	4650      	mov	r0, sl
 8004106:	4659      	mov	r1, fp
 8004108:	f7fc f826 	bl	8000158 <__aeabi_dsub>
 800410c:	4602      	mov	r2, r0
 800410e:	460b      	mov	r3, r1
 8004110:	4680      	mov	r8, r0
 8004112:	4689      	mov	r9, r1
 8004114:	4650      	mov	r0, sl
 8004116:	4659      	mov	r1, fp
 8004118:	f7fc f81e 	bl	8000158 <__aeabi_dsub>
 800411c:	4632      	mov	r2, r6
 800411e:	463b      	mov	r3, r7
 8004120:	f7fc f81a 	bl	8000158 <__aeabi_dsub>
 8004124:	a340      	add	r3, pc, #256	@ (adr r3, 8004228 <__ieee754_rem_pio2+0x2f8>)
 8004126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800412a:	4606      	mov	r6, r0
 800412c:	460f      	mov	r7, r1
 800412e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004132:	f7fc f9c9 	bl	80004c8 <__aeabi_dmul>
 8004136:	4632      	mov	r2, r6
 8004138:	463b      	mov	r3, r7
 800413a:	f7fc f80d 	bl	8000158 <__aeabi_dsub>
 800413e:	4602      	mov	r2, r0
 8004140:	460b      	mov	r3, r1
 8004142:	4606      	mov	r6, r0
 8004144:	460f      	mov	r7, r1
 8004146:	4640      	mov	r0, r8
 8004148:	4649      	mov	r1, r9
 800414a:	f7fc f805 	bl	8000158 <__aeabi_dsub>
 800414e:	9a05      	ldr	r2, [sp, #20]
 8004150:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004154:	1ad3      	subs	r3, r2, r3
 8004156:	2b31      	cmp	r3, #49	@ 0x31
 8004158:	dc20      	bgt.n	800419c <__ieee754_rem_pio2+0x26c>
 800415a:	46c2      	mov	sl, r8
 800415c:	46cb      	mov	fp, r9
 800415e:	e9c4 0100 	strd	r0, r1, [r4]
 8004162:	e9d4 8900 	ldrd	r8, r9, [r4]
 8004166:	4650      	mov	r0, sl
 8004168:	4642      	mov	r2, r8
 800416a:	464b      	mov	r3, r9
 800416c:	4659      	mov	r1, fp
 800416e:	f7fb fff3 	bl	8000158 <__aeabi_dsub>
 8004172:	463b      	mov	r3, r7
 8004174:	4632      	mov	r2, r6
 8004176:	f7fb ffef 	bl	8000158 <__aeabi_dsub>
 800417a:	9b04      	ldr	r3, [sp, #16]
 800417c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004180:	2b00      	cmp	r3, #0
 8004182:	f6bf af10 	bge.w	8003fa6 <__ieee754_rem_pio2+0x76>
 8004186:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800418a:	6063      	str	r3, [r4, #4]
 800418c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004190:	f8c4 8000 	str.w	r8, [r4]
 8004194:	60a0      	str	r0, [r4, #8]
 8004196:	60e3      	str	r3, [r4, #12]
 8004198:	426d      	negs	r5, r5
 800419a:	e704      	b.n	8003fa6 <__ieee754_rem_pio2+0x76>
 800419c:	a326      	add	r3, pc, #152	@ (adr r3, 8004238 <__ieee754_rem_pio2+0x308>)
 800419e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80041a6:	f7fc f98f 	bl	80004c8 <__aeabi_dmul>
 80041aa:	4606      	mov	r6, r0
 80041ac:	460f      	mov	r7, r1
 80041ae:	4602      	mov	r2, r0
 80041b0:	460b      	mov	r3, r1
 80041b2:	4640      	mov	r0, r8
 80041b4:	4649      	mov	r1, r9
 80041b6:	f7fb ffcf 	bl	8000158 <__aeabi_dsub>
 80041ba:	4602      	mov	r2, r0
 80041bc:	460b      	mov	r3, r1
 80041be:	4682      	mov	sl, r0
 80041c0:	468b      	mov	fp, r1
 80041c2:	4640      	mov	r0, r8
 80041c4:	4649      	mov	r1, r9
 80041c6:	f7fb ffc7 	bl	8000158 <__aeabi_dsub>
 80041ca:	4632      	mov	r2, r6
 80041cc:	463b      	mov	r3, r7
 80041ce:	f7fb ffc3 	bl	8000158 <__aeabi_dsub>
 80041d2:	a31b      	add	r3, pc, #108	@ (adr r3, 8004240 <__ieee754_rem_pio2+0x310>)
 80041d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041d8:	4606      	mov	r6, r0
 80041da:	460f      	mov	r7, r1
 80041dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80041e0:	f7fc f972 	bl	80004c8 <__aeabi_dmul>
 80041e4:	4632      	mov	r2, r6
 80041e6:	463b      	mov	r3, r7
 80041e8:	f7fb ffb6 	bl	8000158 <__aeabi_dsub>
 80041ec:	4606      	mov	r6, r0
 80041ee:	460f      	mov	r7, r1
 80041f0:	e764      	b.n	80040bc <__ieee754_rem_pio2+0x18c>
 80041f2:	4b1b      	ldr	r3, [pc, #108]	@ (8004260 <__ieee754_rem_pio2+0x330>)
 80041f4:	4598      	cmp	r8, r3
 80041f6:	d935      	bls.n	8004264 <__ieee754_rem_pio2+0x334>
 80041f8:	4602      	mov	r2, r0
 80041fa:	460b      	mov	r3, r1
 80041fc:	f7fb ffac 	bl	8000158 <__aeabi_dsub>
 8004200:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004204:	e9c4 0100 	strd	r0, r1, [r4]
 8004208:	e6a4      	b.n	8003f54 <__ieee754_rem_pio2+0x24>
 800420a:	bf00      	nop
 800420c:	f3af 8000 	nop.w
 8004210:	54400000 	.word	0x54400000
 8004214:	3ff921fb 	.word	0x3ff921fb
 8004218:	1a626331 	.word	0x1a626331
 800421c:	3dd0b461 	.word	0x3dd0b461
 8004220:	1a600000 	.word	0x1a600000
 8004224:	3dd0b461 	.word	0x3dd0b461
 8004228:	2e037073 	.word	0x2e037073
 800422c:	3ba3198a 	.word	0x3ba3198a
 8004230:	6dc9c883 	.word	0x6dc9c883
 8004234:	3fe45f30 	.word	0x3fe45f30
 8004238:	2e000000 	.word	0x2e000000
 800423c:	3ba3198a 	.word	0x3ba3198a
 8004240:	252049c1 	.word	0x252049c1
 8004244:	397b839a 	.word	0x397b839a
 8004248:	3fe921fb 	.word	0x3fe921fb
 800424c:	4002d97b 	.word	0x4002d97b
 8004250:	3ff921fb 	.word	0x3ff921fb
 8004254:	413921fb 	.word	0x413921fb
 8004258:	3fe00000 	.word	0x3fe00000
 800425c:	08004b9c 	.word	0x08004b9c
 8004260:	7fefffff 	.word	0x7fefffff
 8004264:	ea4f 5528 	mov.w	r5, r8, asr #20
 8004268:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800426c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8004270:	460f      	mov	r7, r1
 8004272:	f7fc fbc3 	bl	80009fc <__aeabi_d2iz>
 8004276:	f7fc f8bd 	bl	80003f4 <__aeabi_i2d>
 800427a:	4602      	mov	r2, r0
 800427c:	460b      	mov	r3, r1
 800427e:	4630      	mov	r0, r6
 8004280:	4639      	mov	r1, r7
 8004282:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004286:	f7fb ff67 	bl	8000158 <__aeabi_dsub>
 800428a:	2200      	movs	r2, #0
 800428c:	4b21      	ldr	r3, [pc, #132]	@ (8004314 <__ieee754_rem_pio2+0x3e4>)
 800428e:	f7fc f91b 	bl	80004c8 <__aeabi_dmul>
 8004292:	460f      	mov	r7, r1
 8004294:	4606      	mov	r6, r0
 8004296:	f7fc fbb1 	bl	80009fc <__aeabi_d2iz>
 800429a:	f7fc f8ab 	bl	80003f4 <__aeabi_i2d>
 800429e:	4602      	mov	r2, r0
 80042a0:	460b      	mov	r3, r1
 80042a2:	4630      	mov	r0, r6
 80042a4:	4639      	mov	r1, r7
 80042a6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80042aa:	f7fb ff55 	bl	8000158 <__aeabi_dsub>
 80042ae:	2200      	movs	r2, #0
 80042b0:	4b18      	ldr	r3, [pc, #96]	@ (8004314 <__ieee754_rem_pio2+0x3e4>)
 80042b2:	f7fc f909 	bl	80004c8 <__aeabi_dmul>
 80042b6:	f04f 0803 	mov.w	r8, #3
 80042ba:	2600      	movs	r6, #0
 80042bc:	2700      	movs	r7, #0
 80042be:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 80042c2:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 80042c6:	4632      	mov	r2, r6
 80042c8:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 80042cc:	463b      	mov	r3, r7
 80042ce:	46c2      	mov	sl, r8
 80042d0:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80042d4:	f7fc fb60 	bl	8000998 <__aeabi_dcmpeq>
 80042d8:	2800      	cmp	r0, #0
 80042da:	d1f4      	bne.n	80042c6 <__ieee754_rem_pio2+0x396>
 80042dc:	4b0e      	ldr	r3, [pc, #56]	@ (8004318 <__ieee754_rem_pio2+0x3e8>)
 80042de:	462a      	mov	r2, r5
 80042e0:	9301      	str	r3, [sp, #4]
 80042e2:	2302      	movs	r3, #2
 80042e4:	4621      	mov	r1, r4
 80042e6:	9300      	str	r3, [sp, #0]
 80042e8:	a806      	add	r0, sp, #24
 80042ea:	4653      	mov	r3, sl
 80042ec:	f000 f81a 	bl	8004324 <__kernel_rem_pio2>
 80042f0:	9b04      	ldr	r3, [sp, #16]
 80042f2:	4605      	mov	r5, r0
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	f6bf ae56 	bge.w	8003fa6 <__ieee754_rem_pio2+0x76>
 80042fa:	e9d4 2100 	ldrd	r2, r1, [r4]
 80042fe:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004302:	e9c4 2300 	strd	r2, r3, [r4]
 8004306:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800430a:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800430e:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8004312:	e741      	b.n	8004198 <__ieee754_rem_pio2+0x268>
 8004314:	41700000 	.word	0x41700000
 8004318:	08004c1c 	.word	0x08004c1c

0800431c <fabs>:
 800431c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8004320:	4619      	mov	r1, r3
 8004322:	4770      	bx	lr

08004324 <__kernel_rem_pio2>:
 8004324:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004328:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800432c:	9308      	str	r3, [sp, #32]
 800432e:	9104      	str	r1, [sp, #16]
 8004330:	4bb6      	ldr	r3, [pc, #728]	@ (800460c <__kernel_rem_pio2+0x2e8>)
 8004332:	99a2      	ldr	r1, [sp, #648]	@ 0x288
 8004334:	f112 0f14 	cmn.w	r2, #20
 8004338:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800433c:	bfa8      	it	ge
 800433e:	1ed4      	subge	r4, r2, #3
 8004340:	9302      	str	r3, [sp, #8]
 8004342:	9b08      	ldr	r3, [sp, #32]
 8004344:	bfb8      	it	lt
 8004346:	2400      	movlt	r4, #0
 8004348:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800434c:	9306      	str	r3, [sp, #24]
 800434e:	bfa4      	itt	ge
 8004350:	2318      	movge	r3, #24
 8004352:	fb94 f4f3 	sdivge	r4, r4, r3
 8004356:	f06f 0317 	mvn.w	r3, #23
 800435a:	fb04 3303 	mla	r3, r4, r3, r3
 800435e:	eb03 0a02 	add.w	sl, r3, r2
 8004362:	9a06      	ldr	r2, [sp, #24]
 8004364:	9b02      	ldr	r3, [sp, #8]
 8004366:	1aa7      	subs	r7, r4, r2
 8004368:	eb03 0802 	add.w	r8, r3, r2
 800436c:	9ba3      	ldr	r3, [sp, #652]	@ 0x28c
 800436e:	2500      	movs	r5, #0
 8004370:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8004374:	2200      	movs	r2, #0
 8004376:	2300      	movs	r3, #0
 8004378:	9009      	str	r0, [sp, #36]	@ 0x24
 800437a:	ae20      	add	r6, sp, #128	@ 0x80
 800437c:	4545      	cmp	r5, r8
 800437e:	dd14      	ble.n	80043aa <__kernel_rem_pio2+0x86>
 8004380:	f04f 0800 	mov.w	r8, #0
 8004384:	9a08      	ldr	r2, [sp, #32]
 8004386:	ab20      	add	r3, sp, #128	@ 0x80
 8004388:	eb03 05c2 	add.w	r5, r3, r2, lsl #3
 800438c:	f50d 7be0 	add.w	fp, sp, #448	@ 0x1c0
 8004390:	9b02      	ldr	r3, [sp, #8]
 8004392:	4598      	cmp	r8, r3
 8004394:	dc35      	bgt.n	8004402 <__kernel_rem_pio2+0xde>
 8004396:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004398:	2200      	movs	r2, #0
 800439a:	f1a3 0908 	sub.w	r9, r3, #8
 800439e:	2300      	movs	r3, #0
 80043a0:	462f      	mov	r7, r5
 80043a2:	2600      	movs	r6, #0
 80043a4:	e9cd 2300 	strd	r2, r3, [sp]
 80043a8:	e01f      	b.n	80043ea <__kernel_rem_pio2+0xc6>
 80043aa:	42ef      	cmn	r7, r5
 80043ac:	d40b      	bmi.n	80043c6 <__kernel_rem_pio2+0xa2>
 80043ae:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80043b2:	e9cd 2300 	strd	r2, r3, [sp]
 80043b6:	f7fc f81d 	bl	80003f4 <__aeabi_i2d>
 80043ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 80043be:	e8e6 0102 	strd	r0, r1, [r6], #8
 80043c2:	3501      	adds	r5, #1
 80043c4:	e7da      	b.n	800437c <__kernel_rem_pio2+0x58>
 80043c6:	4610      	mov	r0, r2
 80043c8:	4619      	mov	r1, r3
 80043ca:	e7f8      	b.n	80043be <__kernel_rem_pio2+0x9a>
 80043cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80043d0:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 80043d4:	f7fc f878 	bl	80004c8 <__aeabi_dmul>
 80043d8:	4602      	mov	r2, r0
 80043da:	460b      	mov	r3, r1
 80043dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80043e0:	f7fb febc 	bl	800015c <__adddf3>
 80043e4:	e9cd 0100 	strd	r0, r1, [sp]
 80043e8:	3601      	adds	r6, #1
 80043ea:	9b06      	ldr	r3, [sp, #24]
 80043ec:	3f08      	subs	r7, #8
 80043ee:	429e      	cmp	r6, r3
 80043f0:	ddec      	ble.n	80043cc <__kernel_rem_pio2+0xa8>
 80043f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80043f6:	f108 0801 	add.w	r8, r8, #1
 80043fa:	e8eb 2302 	strd	r2, r3, [fp], #8
 80043fe:	3508      	adds	r5, #8
 8004400:	e7c6      	b.n	8004390 <__kernel_rem_pio2+0x6c>
 8004402:	9b02      	ldr	r3, [sp, #8]
 8004404:	aa0c      	add	r2, sp, #48	@ 0x30
 8004406:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800440a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800440c:	9ba3      	ldr	r3, [sp, #652]	@ 0x28c
 800440e:	f8dd b008 	ldr.w	fp, [sp, #8]
 8004412:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8004416:	930a      	str	r3, [sp, #40]	@ 0x28
 8004418:	ab98      	add	r3, sp, #608	@ 0x260
 800441a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800441e:	e953 4528 	ldrd	r4, r5, [r3, #-160]	@ 0xa0
 8004422:	ab70      	add	r3, sp, #448	@ 0x1c0
 8004424:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004428:	ae0c      	add	r6, sp, #48	@ 0x30
 800442a:	4698      	mov	r8, r3
 800442c:	46b1      	mov	r9, r6
 800442e:	465f      	mov	r7, fp
 8004430:	9307      	str	r3, [sp, #28]
 8004432:	2f00      	cmp	r7, #0
 8004434:	f1a8 0808 	sub.w	r8, r8, #8
 8004438:	dc71      	bgt.n	800451e <__kernel_rem_pio2+0x1fa>
 800443a:	4652      	mov	r2, sl
 800443c:	4620      	mov	r0, r4
 800443e:	4629      	mov	r1, r5
 8004440:	f000 fa96 	bl	8004970 <scalbn>
 8004444:	2200      	movs	r2, #0
 8004446:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800444a:	4604      	mov	r4, r0
 800444c:	460d      	mov	r5, r1
 800444e:	f7fc f83b 	bl	80004c8 <__aeabi_dmul>
 8004452:	f000 fb05 	bl	8004a60 <floor>
 8004456:	2200      	movs	r2, #0
 8004458:	4b6d      	ldr	r3, [pc, #436]	@ (8004610 <__kernel_rem_pio2+0x2ec>)
 800445a:	f7fc f835 	bl	80004c8 <__aeabi_dmul>
 800445e:	4602      	mov	r2, r0
 8004460:	460b      	mov	r3, r1
 8004462:	4620      	mov	r0, r4
 8004464:	4629      	mov	r1, r5
 8004466:	f7fb fe77 	bl	8000158 <__aeabi_dsub>
 800446a:	460d      	mov	r5, r1
 800446c:	4604      	mov	r4, r0
 800446e:	f7fc fac5 	bl	80009fc <__aeabi_d2iz>
 8004472:	9005      	str	r0, [sp, #20]
 8004474:	f7fb ffbe 	bl	80003f4 <__aeabi_i2d>
 8004478:	4602      	mov	r2, r0
 800447a:	460b      	mov	r3, r1
 800447c:	4620      	mov	r0, r4
 800447e:	4629      	mov	r1, r5
 8004480:	f7fb fe6a 	bl	8000158 <__aeabi_dsub>
 8004484:	f1ba 0f00 	cmp.w	sl, #0
 8004488:	4680      	mov	r8, r0
 800448a:	4689      	mov	r9, r1
 800448c:	dd6d      	ble.n	800456a <__kernel_rem_pio2+0x246>
 800448e:	f10b 31ff 	add.w	r1, fp, #4294967295	@ 0xffffffff
 8004492:	ab0c      	add	r3, sp, #48	@ 0x30
 8004494:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004498:	9c05      	ldr	r4, [sp, #20]
 800449a:	f1ca 0018 	rsb	r0, sl, #24
 800449e:	fa43 f200 	asr.w	r2, r3, r0
 80044a2:	4414      	add	r4, r2
 80044a4:	4082      	lsls	r2, r0
 80044a6:	1a9b      	subs	r3, r3, r2
 80044a8:	aa0c      	add	r2, sp, #48	@ 0x30
 80044aa:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80044ae:	f1ca 0217 	rsb	r2, sl, #23
 80044b2:	9405      	str	r4, [sp, #20]
 80044b4:	4113      	asrs	r3, r2
 80044b6:	9300      	str	r3, [sp, #0]
 80044b8:	9b00      	ldr	r3, [sp, #0]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	dd64      	ble.n	8004588 <__kernel_rem_pio2+0x264>
 80044be:	2200      	movs	r2, #0
 80044c0:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 80044c4:	4614      	mov	r4, r2
 80044c6:	9b05      	ldr	r3, [sp, #20]
 80044c8:	3301      	adds	r3, #1
 80044ca:	9305      	str	r3, [sp, #20]
 80044cc:	4593      	cmp	fp, r2
 80044ce:	f300 80ab 	bgt.w	8004628 <__kernel_rem_pio2+0x304>
 80044d2:	f1ba 0f00 	cmp.w	sl, #0
 80044d6:	dd07      	ble.n	80044e8 <__kernel_rem_pio2+0x1c4>
 80044d8:	f1ba 0f01 	cmp.w	sl, #1
 80044dc:	f000 80b2 	beq.w	8004644 <__kernel_rem_pio2+0x320>
 80044e0:	f1ba 0f02 	cmp.w	sl, #2
 80044e4:	f000 80b9 	beq.w	800465a <__kernel_rem_pio2+0x336>
 80044e8:	9b00      	ldr	r3, [sp, #0]
 80044ea:	2b02      	cmp	r3, #2
 80044ec:	d14c      	bne.n	8004588 <__kernel_rem_pio2+0x264>
 80044ee:	4642      	mov	r2, r8
 80044f0:	464b      	mov	r3, r9
 80044f2:	2000      	movs	r0, #0
 80044f4:	4947      	ldr	r1, [pc, #284]	@ (8004614 <__kernel_rem_pio2+0x2f0>)
 80044f6:	f7fb fe2f 	bl	8000158 <__aeabi_dsub>
 80044fa:	4680      	mov	r8, r0
 80044fc:	4689      	mov	r9, r1
 80044fe:	2c00      	cmp	r4, #0
 8004500:	d042      	beq.n	8004588 <__kernel_rem_pio2+0x264>
 8004502:	4652      	mov	r2, sl
 8004504:	2000      	movs	r0, #0
 8004506:	4943      	ldr	r1, [pc, #268]	@ (8004614 <__kernel_rem_pio2+0x2f0>)
 8004508:	f000 fa32 	bl	8004970 <scalbn>
 800450c:	4602      	mov	r2, r0
 800450e:	460b      	mov	r3, r1
 8004510:	4640      	mov	r0, r8
 8004512:	4649      	mov	r1, r9
 8004514:	f7fb fe20 	bl	8000158 <__aeabi_dsub>
 8004518:	4680      	mov	r8, r0
 800451a:	4689      	mov	r9, r1
 800451c:	e034      	b.n	8004588 <__kernel_rem_pio2+0x264>
 800451e:	2200      	movs	r2, #0
 8004520:	4b3d      	ldr	r3, [pc, #244]	@ (8004618 <__kernel_rem_pio2+0x2f4>)
 8004522:	4620      	mov	r0, r4
 8004524:	4629      	mov	r1, r5
 8004526:	f7fb ffcf 	bl	80004c8 <__aeabi_dmul>
 800452a:	f7fc fa67 	bl	80009fc <__aeabi_d2iz>
 800452e:	f7fb ff61 	bl	80003f4 <__aeabi_i2d>
 8004532:	4602      	mov	r2, r0
 8004534:	460b      	mov	r3, r1
 8004536:	e9cd 2300 	strd	r2, r3, [sp]
 800453a:	2200      	movs	r2, #0
 800453c:	4b37      	ldr	r3, [pc, #220]	@ (800461c <__kernel_rem_pio2+0x2f8>)
 800453e:	f7fb ffc3 	bl	80004c8 <__aeabi_dmul>
 8004542:	4602      	mov	r2, r0
 8004544:	460b      	mov	r3, r1
 8004546:	4620      	mov	r0, r4
 8004548:	4629      	mov	r1, r5
 800454a:	f7fb fe05 	bl	8000158 <__aeabi_dsub>
 800454e:	f7fc fa55 	bl	80009fc <__aeabi_d2iz>
 8004552:	e9d8 2300 	ldrd	r2, r3, [r8]
 8004556:	f849 0b04 	str.w	r0, [r9], #4
 800455a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800455e:	f7fb fdfd 	bl	800015c <__adddf3>
 8004562:	3f01      	subs	r7, #1
 8004564:	4604      	mov	r4, r0
 8004566:	460d      	mov	r5, r1
 8004568:	e763      	b.n	8004432 <__kernel_rem_pio2+0x10e>
 800456a:	d106      	bne.n	800457a <__kernel_rem_pio2+0x256>
 800456c:	f10b 33ff 	add.w	r3, fp, #4294967295	@ 0xffffffff
 8004570:	aa0c      	add	r2, sp, #48	@ 0x30
 8004572:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004576:	15db      	asrs	r3, r3, #23
 8004578:	e79d      	b.n	80044b6 <__kernel_rem_pio2+0x192>
 800457a:	2200      	movs	r2, #0
 800457c:	4b28      	ldr	r3, [pc, #160]	@ (8004620 <__kernel_rem_pio2+0x2fc>)
 800457e:	f7fc fa29 	bl	80009d4 <__aeabi_dcmpge>
 8004582:	2800      	cmp	r0, #0
 8004584:	d13f      	bne.n	8004606 <__kernel_rem_pio2+0x2e2>
 8004586:	9000      	str	r0, [sp, #0]
 8004588:	2200      	movs	r2, #0
 800458a:	2300      	movs	r3, #0
 800458c:	4640      	mov	r0, r8
 800458e:	4649      	mov	r1, r9
 8004590:	f7fc fa02 	bl	8000998 <__aeabi_dcmpeq>
 8004594:	2800      	cmp	r0, #0
 8004596:	f000 80af 	beq.w	80046f8 <__kernel_rem_pio2+0x3d4>
 800459a:	2200      	movs	r2, #0
 800459c:	f10b 33ff 	add.w	r3, fp, #4294967295	@ 0xffffffff
 80045a0:	9902      	ldr	r1, [sp, #8]
 80045a2:	428b      	cmp	r3, r1
 80045a4:	da61      	bge.n	800466a <__kernel_rem_pio2+0x346>
 80045a6:	2a00      	cmp	r2, #0
 80045a8:	d076      	beq.n	8004698 <__kernel_rem_pio2+0x374>
 80045aa:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 80045ae:	ab0c      	add	r3, sp, #48	@ 0x30
 80045b0:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 80045b4:	f1aa 0a18 	sub.w	sl, sl, #24
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d0f6      	beq.n	80045aa <__kernel_rem_pio2+0x286>
 80045bc:	4652      	mov	r2, sl
 80045be:	2000      	movs	r0, #0
 80045c0:	4914      	ldr	r1, [pc, #80]	@ (8004614 <__kernel_rem_pio2+0x2f0>)
 80045c2:	f000 f9d5 	bl	8004970 <scalbn>
 80045c6:	465d      	mov	r5, fp
 80045c8:	4606      	mov	r6, r0
 80045ca:	460f      	mov	r7, r1
 80045cc:	f04f 0900 	mov.w	r9, #0
 80045d0:	ab70      	add	r3, sp, #448	@ 0x1c0
 80045d2:	f8df a044 	ldr.w	sl, [pc, #68]	@ 8004618 <__kernel_rem_pio2+0x2f4>
 80045d6:	ea4f 04cb 	mov.w	r4, fp, lsl #3
 80045da:	eb03 08cb 	add.w	r8, r3, fp, lsl #3
 80045de:	2d00      	cmp	r5, #0
 80045e0:	f280 80c0 	bge.w	8004764 <__kernel_rem_pio2+0x440>
 80045e4:	465d      	mov	r5, fp
 80045e6:	2d00      	cmp	r5, #0
 80045e8:	f2c0 80f0 	blt.w	80047cc <__kernel_rem_pio2+0x4a8>
 80045ec:	4b0d      	ldr	r3, [pc, #52]	@ (8004624 <__kernel_rem_pio2+0x300>)
 80045ee:	f04f 0900 	mov.w	r9, #0
 80045f2:	9306      	str	r3, [sp, #24]
 80045f4:	ab70      	add	r3, sp, #448	@ 0x1c0
 80045f6:	f04f 0a00 	mov.w	sl, #0
 80045fa:	2700      	movs	r7, #0
 80045fc:	eb03 08c5 	add.w	r8, r3, r5, lsl #3
 8004600:	ebab 0605 	sub.w	r6, fp, r5
 8004604:	e0d6      	b.n	80047b4 <__kernel_rem_pio2+0x490>
 8004606:	2302      	movs	r3, #2
 8004608:	9300      	str	r3, [sp, #0]
 800460a:	e758      	b.n	80044be <__kernel_rem_pio2+0x19a>
 800460c:	08004d68 	.word	0x08004d68
 8004610:	40200000 	.word	0x40200000
 8004614:	3ff00000 	.word	0x3ff00000
 8004618:	3e700000 	.word	0x3e700000
 800461c:	41700000 	.word	0x41700000
 8004620:	3fe00000 	.word	0x3fe00000
 8004624:	08004d28 	.word	0x08004d28
 8004628:	f856 3b04 	ldr.w	r3, [r6], #4
 800462c:	b944      	cbnz	r4, 8004640 <__kernel_rem_pio2+0x31c>
 800462e:	b123      	cbz	r3, 800463a <__kernel_rem_pio2+0x316>
 8004630:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8004634:	f846 3c04 	str.w	r3, [r6, #-4]
 8004638:	2301      	movs	r3, #1
 800463a:	461c      	mov	r4, r3
 800463c:	3201      	adds	r2, #1
 800463e:	e745      	b.n	80044cc <__kernel_rem_pio2+0x1a8>
 8004640:	1acb      	subs	r3, r1, r3
 8004642:	e7f7      	b.n	8004634 <__kernel_rem_pio2+0x310>
 8004644:	f10b 32ff 	add.w	r2, fp, #4294967295	@ 0xffffffff
 8004648:	ab0c      	add	r3, sp, #48	@ 0x30
 800464a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800464e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8004652:	a90c      	add	r1, sp, #48	@ 0x30
 8004654:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8004658:	e746      	b.n	80044e8 <__kernel_rem_pio2+0x1c4>
 800465a:	f10b 32ff 	add.w	r2, fp, #4294967295	@ 0xffffffff
 800465e:	ab0c      	add	r3, sp, #48	@ 0x30
 8004660:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004664:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8004668:	e7f3      	b.n	8004652 <__kernel_rem_pio2+0x32e>
 800466a:	a90c      	add	r1, sp, #48	@ 0x30
 800466c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8004670:	3b01      	subs	r3, #1
 8004672:	430a      	orrs	r2, r1
 8004674:	e794      	b.n	80045a0 <__kernel_rem_pio2+0x27c>
 8004676:	3401      	adds	r4, #1
 8004678:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800467c:	2a00      	cmp	r2, #0
 800467e:	d0fa      	beq.n	8004676 <__kernel_rem_pio2+0x352>
 8004680:	9b08      	ldr	r3, [sp, #32]
 8004682:	aa20      	add	r2, sp, #128	@ 0x80
 8004684:	445b      	add	r3, fp
 8004686:	f10b 0801 	add.w	r8, fp, #1
 800468a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800468e:	445c      	add	r4, fp
 8004690:	4544      	cmp	r4, r8
 8004692:	da04      	bge.n	800469e <__kernel_rem_pio2+0x37a>
 8004694:	46a3      	mov	fp, r4
 8004696:	e6bf      	b.n	8004418 <__kernel_rem_pio2+0xf4>
 8004698:	2401      	movs	r4, #1
 800469a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800469c:	e7ec      	b.n	8004678 <__kernel_rem_pio2+0x354>
 800469e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80046a0:	46ab      	mov	fp, r5
 80046a2:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80046a6:	f7fb fea5 	bl	80003f4 <__aeabi_i2d>
 80046aa:	f04f 0900 	mov.w	r9, #0
 80046ae:	2600      	movs	r6, #0
 80046b0:	2700      	movs	r7, #0
 80046b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046b4:	e9c5 0100 	strd	r0, r1, [r5]
 80046b8:	3b08      	subs	r3, #8
 80046ba:	9300      	str	r3, [sp, #0]
 80046bc:	9b06      	ldr	r3, [sp, #24]
 80046be:	4599      	cmp	r9, r3
 80046c0:	dd07      	ble.n	80046d2 <__kernel_rem_pio2+0x3ae>
 80046c2:	9b07      	ldr	r3, [sp, #28]
 80046c4:	f108 0801 	add.w	r8, r8, #1
 80046c8:	e9e3 6702 	strd	r6, r7, [r3, #8]!
 80046cc:	3508      	adds	r5, #8
 80046ce:	9307      	str	r3, [sp, #28]
 80046d0:	e7de      	b.n	8004690 <__kernel_rem_pio2+0x36c>
 80046d2:	9900      	ldr	r1, [sp, #0]
 80046d4:	f109 0901 	add.w	r9, r9, #1
 80046d8:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 80046dc:	9100      	str	r1, [sp, #0]
 80046de:	e87b 0102 	ldrd	r0, r1, [fp], #-8
 80046e2:	f7fb fef1 	bl	80004c8 <__aeabi_dmul>
 80046e6:	4602      	mov	r2, r0
 80046e8:	460b      	mov	r3, r1
 80046ea:	4630      	mov	r0, r6
 80046ec:	4639      	mov	r1, r7
 80046ee:	f7fb fd35 	bl	800015c <__adddf3>
 80046f2:	4606      	mov	r6, r0
 80046f4:	460f      	mov	r7, r1
 80046f6:	e7e1      	b.n	80046bc <__kernel_rem_pio2+0x398>
 80046f8:	f1ca 0200 	rsb	r2, sl, #0
 80046fc:	4640      	mov	r0, r8
 80046fe:	4649      	mov	r1, r9
 8004700:	f000 f936 	bl	8004970 <scalbn>
 8004704:	2200      	movs	r2, #0
 8004706:	4b97      	ldr	r3, [pc, #604]	@ (8004964 <__kernel_rem_pio2+0x640>)
 8004708:	4604      	mov	r4, r0
 800470a:	460d      	mov	r5, r1
 800470c:	f7fc f962 	bl	80009d4 <__aeabi_dcmpge>
 8004710:	b300      	cbz	r0, 8004754 <__kernel_rem_pio2+0x430>
 8004712:	2200      	movs	r2, #0
 8004714:	4b94      	ldr	r3, [pc, #592]	@ (8004968 <__kernel_rem_pio2+0x644>)
 8004716:	4620      	mov	r0, r4
 8004718:	4629      	mov	r1, r5
 800471a:	f7fb fed5 	bl	80004c8 <__aeabi_dmul>
 800471e:	f7fc f96d 	bl	80009fc <__aeabi_d2iz>
 8004722:	4606      	mov	r6, r0
 8004724:	f7fb fe66 	bl	80003f4 <__aeabi_i2d>
 8004728:	2200      	movs	r2, #0
 800472a:	4b8e      	ldr	r3, [pc, #568]	@ (8004964 <__kernel_rem_pio2+0x640>)
 800472c:	f7fb fecc 	bl	80004c8 <__aeabi_dmul>
 8004730:	460b      	mov	r3, r1
 8004732:	4602      	mov	r2, r0
 8004734:	4629      	mov	r1, r5
 8004736:	4620      	mov	r0, r4
 8004738:	f7fb fd0e 	bl	8000158 <__aeabi_dsub>
 800473c:	f7fc f95e 	bl	80009fc <__aeabi_d2iz>
 8004740:	ab0c      	add	r3, sp, #48	@ 0x30
 8004742:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
 8004746:	f10b 0b01 	add.w	fp, fp, #1
 800474a:	f10a 0a18 	add.w	sl, sl, #24
 800474e:	f843 602b 	str.w	r6, [r3, fp, lsl #2]
 8004752:	e733      	b.n	80045bc <__kernel_rem_pio2+0x298>
 8004754:	4620      	mov	r0, r4
 8004756:	4629      	mov	r1, r5
 8004758:	f7fc f950 	bl	80009fc <__aeabi_d2iz>
 800475c:	ab0c      	add	r3, sp, #48	@ 0x30
 800475e:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
 8004762:	e72b      	b.n	80045bc <__kernel_rem_pio2+0x298>
 8004764:	ab0c      	add	r3, sp, #48	@ 0x30
 8004766:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800476a:	f7fb fe43 	bl	80003f4 <__aeabi_i2d>
 800476e:	4632      	mov	r2, r6
 8004770:	463b      	mov	r3, r7
 8004772:	f7fb fea9 	bl	80004c8 <__aeabi_dmul>
 8004776:	464a      	mov	r2, r9
 8004778:	e868 0102 	strd	r0, r1, [r8], #-8
 800477c:	4653      	mov	r3, sl
 800477e:	4630      	mov	r0, r6
 8004780:	4639      	mov	r1, r7
 8004782:	f7fb fea1 	bl	80004c8 <__aeabi_dmul>
 8004786:	3d01      	subs	r5, #1
 8004788:	4606      	mov	r6, r0
 800478a:	460f      	mov	r7, r1
 800478c:	e727      	b.n	80045de <__kernel_rem_pio2+0x2ba>
 800478e:	f8dd c018 	ldr.w	ip, [sp, #24]
 8004792:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 8004796:	e8fc 0102 	ldrd	r0, r1, [ip], #8
 800479a:	f8cd c018 	str.w	ip, [sp, #24]
 800479e:	f7fb fe93 	bl	80004c8 <__aeabi_dmul>
 80047a2:	4602      	mov	r2, r0
 80047a4:	460b      	mov	r3, r1
 80047a6:	4648      	mov	r0, r9
 80047a8:	4651      	mov	r1, sl
 80047aa:	f7fb fcd7 	bl	800015c <__adddf3>
 80047ae:	4681      	mov	r9, r0
 80047b0:	468a      	mov	sl, r1
 80047b2:	3701      	adds	r7, #1
 80047b4:	9b02      	ldr	r3, [sp, #8]
 80047b6:	429f      	cmp	r7, r3
 80047b8:	dc01      	bgt.n	80047be <__kernel_rem_pio2+0x49a>
 80047ba:	42be      	cmp	r6, r7
 80047bc:	dae7      	bge.n	800478e <__kernel_rem_pio2+0x46a>
 80047be:	ab48      	add	r3, sp, #288	@ 0x120
 80047c0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 80047c4:	e9c6 9a00 	strd	r9, sl, [r6]
 80047c8:	3d01      	subs	r5, #1
 80047ca:	e70c      	b.n	80045e6 <__kernel_rem_pio2+0x2c2>
 80047cc:	9ba2      	ldr	r3, [sp, #648]	@ 0x288
 80047ce:	2b02      	cmp	r3, #2
 80047d0:	dc09      	bgt.n	80047e6 <__kernel_rem_pio2+0x4c2>
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	dc2c      	bgt.n	8004830 <__kernel_rem_pio2+0x50c>
 80047d6:	d04e      	beq.n	8004876 <__kernel_rem_pio2+0x552>
 80047d8:	9b05      	ldr	r3, [sp, #20]
 80047da:	f003 0007 	and.w	r0, r3, #7
 80047de:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 80047e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047e6:	9ba2      	ldr	r3, [sp, #648]	@ 0x288
 80047e8:	2b03      	cmp	r3, #3
 80047ea:	d1f5      	bne.n	80047d8 <__kernel_rem_pio2+0x4b4>
 80047ec:	ab48      	add	r3, sp, #288	@ 0x120
 80047ee:	441c      	add	r4, r3
 80047f0:	4625      	mov	r5, r4
 80047f2:	46da      	mov	sl, fp
 80047f4:	f1ba 0f00 	cmp.w	sl, #0
 80047f8:	dc63      	bgt.n	80048c2 <__kernel_rem_pio2+0x59e>
 80047fa:	4625      	mov	r5, r4
 80047fc:	46da      	mov	sl, fp
 80047fe:	f1ba 0f01 	cmp.w	sl, #1
 8004802:	dc7b      	bgt.n	80048fc <__kernel_rem_pio2+0x5d8>
 8004804:	2000      	movs	r0, #0
 8004806:	2100      	movs	r1, #0
 8004808:	f1bb 0f01 	cmp.w	fp, #1
 800480c:	f300 8093 	bgt.w	8004936 <__kernel_rem_pio2+0x612>
 8004810:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 8004814:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 8004818:	9b00      	ldr	r3, [sp, #0]
 800481a:	2b00      	cmp	r3, #0
 800481c:	f040 8092 	bne.w	8004944 <__kernel_rem_pio2+0x620>
 8004820:	9b04      	ldr	r3, [sp, #16]
 8004822:	e9c3 7800 	strd	r7, r8, [r3]
 8004826:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800482a:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800482e:	e7d3      	b.n	80047d8 <__kernel_rem_pio2+0x4b4>
 8004830:	465d      	mov	r5, fp
 8004832:	2000      	movs	r0, #0
 8004834:	2100      	movs	r1, #0
 8004836:	ab48      	add	r3, sp, #288	@ 0x120
 8004838:	441c      	add	r4, r3
 800483a:	2d00      	cmp	r5, #0
 800483c:	da32      	bge.n	80048a4 <__kernel_rem_pio2+0x580>
 800483e:	9b00      	ldr	r3, [sp, #0]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d035      	beq.n	80048b0 <__kernel_rem_pio2+0x58c>
 8004844:	4602      	mov	r2, r0
 8004846:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800484a:	9c04      	ldr	r4, [sp, #16]
 800484c:	2501      	movs	r5, #1
 800484e:	e9c4 2300 	strd	r2, r3, [r4]
 8004852:	4602      	mov	r2, r0
 8004854:	460b      	mov	r3, r1
 8004856:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800485a:	f7fb fc7d 	bl	8000158 <__aeabi_dsub>
 800485e:	ac48      	add	r4, sp, #288	@ 0x120
 8004860:	45ab      	cmp	fp, r5
 8004862:	da28      	bge.n	80048b6 <__kernel_rem_pio2+0x592>
 8004864:	9b00      	ldr	r3, [sp, #0]
 8004866:	b113      	cbz	r3, 800486e <__kernel_rem_pio2+0x54a>
 8004868:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800486c:	4619      	mov	r1, r3
 800486e:	9b04      	ldr	r3, [sp, #16]
 8004870:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8004874:	e7b0      	b.n	80047d8 <__kernel_rem_pio2+0x4b4>
 8004876:	2000      	movs	r0, #0
 8004878:	2100      	movs	r1, #0
 800487a:	ab48      	add	r3, sp, #288	@ 0x120
 800487c:	441c      	add	r4, r3
 800487e:	f1bb 0f00 	cmp.w	fp, #0
 8004882:	da08      	bge.n	8004896 <__kernel_rem_pio2+0x572>
 8004884:	9b00      	ldr	r3, [sp, #0]
 8004886:	b113      	cbz	r3, 800488e <__kernel_rem_pio2+0x56a>
 8004888:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800488c:	4619      	mov	r1, r3
 800488e:	9b04      	ldr	r3, [sp, #16]
 8004890:	e9c3 0100 	strd	r0, r1, [r3]
 8004894:	e7a0      	b.n	80047d8 <__kernel_rem_pio2+0x4b4>
 8004896:	e874 2302 	ldrd	r2, r3, [r4], #-8
 800489a:	f7fb fc5f 	bl	800015c <__adddf3>
 800489e:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 80048a2:	e7ec      	b.n	800487e <__kernel_rem_pio2+0x55a>
 80048a4:	e874 2302 	ldrd	r2, r3, [r4], #-8
 80048a8:	f7fb fc58 	bl	800015c <__adddf3>
 80048ac:	3d01      	subs	r5, #1
 80048ae:	e7c4      	b.n	800483a <__kernel_rem_pio2+0x516>
 80048b0:	4602      	mov	r2, r0
 80048b2:	460b      	mov	r3, r1
 80048b4:	e7c9      	b.n	800484a <__kernel_rem_pio2+0x526>
 80048b6:	e9f4 2302 	ldrd	r2, r3, [r4, #8]!
 80048ba:	f7fb fc4f 	bl	800015c <__adddf3>
 80048be:	3501      	adds	r5, #1
 80048c0:	e7ce      	b.n	8004860 <__kernel_rem_pio2+0x53c>
 80048c2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80048c6:	e955 8902 	ldrd	r8, r9, [r5, #-8]
 80048ca:	4640      	mov	r0, r8
 80048cc:	4649      	mov	r1, r9
 80048ce:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80048d2:	f7fb fc43 	bl	800015c <__adddf3>
 80048d6:	4602      	mov	r2, r0
 80048d8:	460b      	mov	r3, r1
 80048da:	4606      	mov	r6, r0
 80048dc:	460f      	mov	r7, r1
 80048de:	4640      	mov	r0, r8
 80048e0:	4649      	mov	r1, r9
 80048e2:	f7fb fc39 	bl	8000158 <__aeabi_dsub>
 80048e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80048ea:	f7fb fc37 	bl	800015c <__adddf3>
 80048ee:	e865 0102 	strd	r0, r1, [r5], #-8
 80048f2:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80048f6:	e9c5 6700 	strd	r6, r7, [r5]
 80048fa:	e77b      	b.n	80047f4 <__kernel_rem_pio2+0x4d0>
 80048fc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004900:	e955 8902 	ldrd	r8, r9, [r5, #-8]
 8004904:	4640      	mov	r0, r8
 8004906:	4649      	mov	r1, r9
 8004908:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800490c:	f7fb fc26 	bl	800015c <__adddf3>
 8004910:	4602      	mov	r2, r0
 8004912:	460b      	mov	r3, r1
 8004914:	4606      	mov	r6, r0
 8004916:	460f      	mov	r7, r1
 8004918:	4640      	mov	r0, r8
 800491a:	4649      	mov	r1, r9
 800491c:	f7fb fc1c 	bl	8000158 <__aeabi_dsub>
 8004920:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004924:	f7fb fc1a 	bl	800015c <__adddf3>
 8004928:	e865 0102 	strd	r0, r1, [r5], #-8
 800492c:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8004930:	e9c5 6700 	strd	r6, r7, [r5]
 8004934:	e763      	b.n	80047fe <__kernel_rem_pio2+0x4da>
 8004936:	e874 2302 	ldrd	r2, r3, [r4], #-8
 800493a:	f7fb fc0f 	bl	800015c <__adddf3>
 800493e:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 8004942:	e761      	b.n	8004808 <__kernel_rem_pio2+0x4e4>
 8004944:	9b04      	ldr	r3, [sp, #16]
 8004946:	9a04      	ldr	r2, [sp, #16]
 8004948:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 800494c:	601f      	str	r7, [r3, #0]
 800494e:	605c      	str	r4, [r3, #4]
 8004950:	609d      	str	r5, [r3, #8]
 8004952:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004956:	60d3      	str	r3, [r2, #12]
 8004958:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800495c:	6110      	str	r0, [r2, #16]
 800495e:	6153      	str	r3, [r2, #20]
 8004960:	e73a      	b.n	80047d8 <__kernel_rem_pio2+0x4b4>
 8004962:	bf00      	nop
 8004964:	41700000 	.word	0x41700000
 8004968:	3e700000 	.word	0x3e700000
 800496c:	00000000 	.word	0x00000000

08004970 <scalbn>:
 8004970:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 8004974:	4616      	mov	r6, r2
 8004976:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800497a:	4683      	mov	fp, r0
 800497c:	468c      	mov	ip, r1
 800497e:	460b      	mov	r3, r1
 8004980:	b982      	cbnz	r2, 80049a4 <scalbn+0x34>
 8004982:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8004986:	4303      	orrs	r3, r0
 8004988:	d039      	beq.n	80049fe <scalbn+0x8e>
 800498a:	4b2f      	ldr	r3, [pc, #188]	@ (8004a48 <scalbn+0xd8>)
 800498c:	2200      	movs	r2, #0
 800498e:	f7fb fd9b 	bl	80004c8 <__aeabi_dmul>
 8004992:	4b2e      	ldr	r3, [pc, #184]	@ (8004a4c <scalbn+0xdc>)
 8004994:	4683      	mov	fp, r0
 8004996:	429e      	cmp	r6, r3
 8004998:	468c      	mov	ip, r1
 800499a:	da0d      	bge.n	80049b8 <scalbn+0x48>
 800499c:	a326      	add	r3, pc, #152	@ (adr r3, 8004a38 <scalbn+0xc8>)
 800499e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049a2:	e01b      	b.n	80049dc <scalbn+0x6c>
 80049a4:	f240 77ff 	movw	r7, #2047	@ 0x7ff
 80049a8:	42ba      	cmp	r2, r7
 80049aa:	d109      	bne.n	80049c0 <scalbn+0x50>
 80049ac:	4602      	mov	r2, r0
 80049ae:	f7fb fbd5 	bl	800015c <__adddf3>
 80049b2:	4683      	mov	fp, r0
 80049b4:	468c      	mov	ip, r1
 80049b6:	e022      	b.n	80049fe <scalbn+0x8e>
 80049b8:	460b      	mov	r3, r1
 80049ba:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80049be:	3a36      	subs	r2, #54	@ 0x36
 80049c0:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80049c4:	428e      	cmp	r6, r1
 80049c6:	dd0c      	ble.n	80049e2 <scalbn+0x72>
 80049c8:	a31d      	add	r3, pc, #116	@ (adr r3, 8004a40 <scalbn+0xd0>)
 80049ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ce:	461c      	mov	r4, r3
 80049d0:	ea4f 71dc 	mov.w	r1, ip, lsr #31
 80049d4:	f361 74df 	bfi	r4, r1, #31, #1
 80049d8:	4621      	mov	r1, r4
 80049da:	481d      	ldr	r0, [pc, #116]	@ (8004a50 <scalbn+0xe0>)
 80049dc:	f7fb fd74 	bl	80004c8 <__aeabi_dmul>
 80049e0:	e7e7      	b.n	80049b2 <scalbn+0x42>
 80049e2:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80049e6:	4432      	add	r2, r6
 80049e8:	428a      	cmp	r2, r1
 80049ea:	dced      	bgt.n	80049c8 <scalbn+0x58>
 80049ec:	2a00      	cmp	r2, #0
 80049ee:	dd0a      	ble.n	8004a06 <scalbn+0x96>
 80049f0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80049f4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80049f8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80049fc:	46ac      	mov	ip, r5
 80049fe:	4658      	mov	r0, fp
 8004a00:	4661      	mov	r1, ip
 8004a02:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 8004a06:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8004a0a:	da09      	bge.n	8004a20 <scalbn+0xb0>
 8004a0c:	f00c 4300 	and.w	r3, ip, #2147483648	@ 0x80000000
 8004a10:	f043 71d2 	orr.w	r1, r3, #27525120	@ 0x1a40000
 8004a14:	f441 31b7 	orr.w	r1, r1, #93696	@ 0x16e00
 8004a18:	480e      	ldr	r0, [pc, #56]	@ (8004a54 <scalbn+0xe4>)
 8004a1a:	f041 011f 	orr.w	r1, r1, #31
 8004a1e:	e7bd      	b.n	800499c <scalbn+0x2c>
 8004a20:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8004a24:	3236      	adds	r2, #54	@ 0x36
 8004a26:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8004a2a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8004a2e:	4658      	mov	r0, fp
 8004a30:	4629      	mov	r1, r5
 8004a32:	2200      	movs	r2, #0
 8004a34:	4b08      	ldr	r3, [pc, #32]	@ (8004a58 <scalbn+0xe8>)
 8004a36:	e7d1      	b.n	80049dc <scalbn+0x6c>
 8004a38:	c2f8f359 	.word	0xc2f8f359
 8004a3c:	01a56e1f 	.word	0x01a56e1f
 8004a40:	8800759c 	.word	0x8800759c
 8004a44:	7e37e43c 	.word	0x7e37e43c
 8004a48:	43500000 	.word	0x43500000
 8004a4c:	ffff3cb0 	.word	0xffff3cb0
 8004a50:	8800759c 	.word	0x8800759c
 8004a54:	c2f8f359 	.word	0xc2f8f359
 8004a58:	3c900000 	.word	0x3c900000
 8004a5c:	00000000 	.word	0x00000000

08004a60 <floor>:
 8004a60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a64:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8004a68:	f2a7 36ff 	subw	r6, r7, #1023	@ 0x3ff
 8004a6c:	2e13      	cmp	r6, #19
 8004a6e:	4602      	mov	r2, r0
 8004a70:	460b      	mov	r3, r1
 8004a72:	460c      	mov	r4, r1
 8004a74:	4605      	mov	r5, r0
 8004a76:	4680      	mov	r8, r0
 8004a78:	dc35      	bgt.n	8004ae6 <floor+0x86>
 8004a7a:	2e00      	cmp	r6, #0
 8004a7c:	da17      	bge.n	8004aae <floor+0x4e>
 8004a7e:	a334      	add	r3, pc, #208	@ (adr r3, 8004b50 <floor+0xf0>)
 8004a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a84:	f7fb fb6a 	bl	800015c <__adddf3>
 8004a88:	2200      	movs	r2, #0
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	f7fb ffac 	bl	80009e8 <__aeabi_dcmpgt>
 8004a90:	b150      	cbz	r0, 8004aa8 <floor+0x48>
 8004a92:	2c00      	cmp	r4, #0
 8004a94:	da57      	bge.n	8004b46 <floor+0xe6>
 8004a96:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8004a9a:	432c      	orrs	r4, r5
 8004a9c:	2500      	movs	r5, #0
 8004a9e:	42ac      	cmp	r4, r5
 8004aa0:	4c2d      	ldr	r4, [pc, #180]	@ (8004b58 <floor+0xf8>)
 8004aa2:	bf08      	it	eq
 8004aa4:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8004aa8:	4623      	mov	r3, r4
 8004aaa:	462a      	mov	r2, r5
 8004aac:	e024      	b.n	8004af8 <floor+0x98>
 8004aae:	4f2b      	ldr	r7, [pc, #172]	@ (8004b5c <floor+0xfc>)
 8004ab0:	4137      	asrs	r7, r6
 8004ab2:	ea01 0c07 	and.w	ip, r1, r7
 8004ab6:	ea5c 0c00 	orrs.w	ip, ip, r0
 8004aba:	d01d      	beq.n	8004af8 <floor+0x98>
 8004abc:	a324      	add	r3, pc, #144	@ (adr r3, 8004b50 <floor+0xf0>)
 8004abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ac2:	f7fb fb4b 	bl	800015c <__adddf3>
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	2300      	movs	r3, #0
 8004aca:	f7fb ff8d 	bl	80009e8 <__aeabi_dcmpgt>
 8004ace:	2800      	cmp	r0, #0
 8004ad0:	d0ea      	beq.n	8004aa8 <floor+0x48>
 8004ad2:	2c00      	cmp	r4, #0
 8004ad4:	bfbe      	ittt	lt
 8004ad6:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8004ada:	4133      	asrlt	r3, r6
 8004adc:	18e4      	addlt	r4, r4, r3
 8004ade:	2500      	movs	r5, #0
 8004ae0:	ea24 0407 	bic.w	r4, r4, r7
 8004ae4:	e7e0      	b.n	8004aa8 <floor+0x48>
 8004ae6:	2e33      	cmp	r6, #51	@ 0x33
 8004ae8:	dd0a      	ble.n	8004b00 <floor+0xa0>
 8004aea:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8004aee:	d103      	bne.n	8004af8 <floor+0x98>
 8004af0:	f7fb fb34 	bl	800015c <__adddf3>
 8004af4:	4602      	mov	r2, r0
 8004af6:	460b      	mov	r3, r1
 8004af8:	4610      	mov	r0, r2
 8004afa:	4619      	mov	r1, r3
 8004afc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b00:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8004b04:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 8004b08:	fa2c f707 	lsr.w	r7, ip, r7
 8004b0c:	4207      	tst	r7, r0
 8004b0e:	d0f3      	beq.n	8004af8 <floor+0x98>
 8004b10:	a30f      	add	r3, pc, #60	@ (adr r3, 8004b50 <floor+0xf0>)
 8004b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b16:	f7fb fb21 	bl	800015c <__adddf3>
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	f7fb ff63 	bl	80009e8 <__aeabi_dcmpgt>
 8004b22:	2800      	cmp	r0, #0
 8004b24:	d0c0      	beq.n	8004aa8 <floor+0x48>
 8004b26:	2c00      	cmp	r4, #0
 8004b28:	da0a      	bge.n	8004b40 <floor+0xe0>
 8004b2a:	2e14      	cmp	r6, #20
 8004b2c:	d101      	bne.n	8004b32 <floor+0xd2>
 8004b2e:	3401      	adds	r4, #1
 8004b30:	e006      	b.n	8004b40 <floor+0xe0>
 8004b32:	2301      	movs	r3, #1
 8004b34:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8004b38:	40b3      	lsls	r3, r6
 8004b3a:	441d      	add	r5, r3
 8004b3c:	4545      	cmp	r5, r8
 8004b3e:	d3f6      	bcc.n	8004b2e <floor+0xce>
 8004b40:	ea25 0507 	bic.w	r5, r5, r7
 8004b44:	e7b0      	b.n	8004aa8 <floor+0x48>
 8004b46:	2500      	movs	r5, #0
 8004b48:	462c      	mov	r4, r5
 8004b4a:	e7ad      	b.n	8004aa8 <floor+0x48>
 8004b4c:	f3af 8000 	nop.w
 8004b50:	8800759c 	.word	0x8800759c
 8004b54:	7e37e43c 	.word	0x7e37e43c
 8004b58:	bff00000 	.word	0xbff00000
 8004b5c:	000fffff 	.word	0x000fffff

08004b60 <_init>:
 8004b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b62:	bf00      	nop
 8004b64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b66:	bc08      	pop	{r3}
 8004b68:	469e      	mov	lr, r3
 8004b6a:	4770      	bx	lr

08004b6c <_fini>:
 8004b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b6e:	bf00      	nop
 8004b70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b72:	bc08      	pop	{r3}
 8004b74:	469e      	mov	lr, r3
 8004b76:	4770      	bx	lr
