{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499360191851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499360191851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 06 13:56:31 2017 " "Processing started: Thu Jul 06 13:56:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499360191851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499360191851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_UNICYCLE -c MIPS_UNICYCLE " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_UNICYCLE -c MIPS_UNICYCLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499360191851 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1499360192538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ULA_arch " "Found design unit 1: ULA-ULA_arch" {  } { { "ULA.vhd" "" { Text "C:/Users/aluno/Desktop/Final/ULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360193554 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/aluno/Desktop/Final/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360193554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499360193554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_BANK-REG_BANK_arch " "Found design unit 1: REG_BANK-REG_BANK_arch" {  } { { "REG_BANK.vhd" "" { Text "C:/Users/aluno/Desktop/Final/REG_BANK.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360193554 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_BANK " "Found entity 1: REG_BANK" {  } { { "REG_BANK.vhd" "" { Text "C:/Users/aluno/Desktop/Final/REG_BANK.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360193554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499360193554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MI-MI_arch " "Found design unit 1: MI-MI_arch" {  } { { "MI.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MI.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360193554 ""} { "Info" "ISGN_ENTITY_NAME" "1 MI " "Found entity 1: MI" {  } { { "MI.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MI.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360193554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499360193554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md.vhd 2 1 " "Found 2 design units, including 1 entities, in source file md.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MD-MD_arch " "Found design unit 1: MD-MD_arch" {  } { { "MD.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MD.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360193569 ""} { "Info" "ISGN_ENTITY_NAME" "1 MD " "Found entity 1: MD" {  } { { "MD.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MD.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360193569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499360193569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som.vhd 2 1 " "Found 2 design units, including 1 entities, in source file som.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SOM-SOM_arch " "Found design unit 1: SOM-SOM_arch" {  } { { "SOM.vhd" "" { Text "C:/Users/aluno/Desktop/Final/SOM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360193569 ""} { "Info" "ISGN_ENTITY_NAME" "1 SOM " "Found entity 1: SOM" {  } { { "SOM.vhd" "" { Text "C:/Users/aluno/Desktop/Final/SOM.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360193569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499360193569 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.vhd " "Entity \"MUX\" obtained from \"MUX.vhd\" instead of from Quartus II megafunction library" {  } { { "MUX.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MUX.vhd" 11 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1499360193569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-MUX_arch " "Found design unit 1: MUX-MUX_arch" {  } { { "MUX.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MUX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360193569 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MUX.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360193569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499360193569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG-REG_arch " "Found design unit 1: REG-REG_arch" {  } { { "REG.vhd" "" { Text "C:/Users/aluno/Desktop/Final/REG.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360193569 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "REG.vhd" "" { Text "C:/Users/aluno/Desktop/Final/REG.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360193569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499360193569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIGN_EX-SIGN_EX_arch " "Found design unit 1: SIGN_EX-SIGN_EX_arch" {  } { { "SIGN_EX.vhd" "" { Text "C:/Users/aluno/Desktop/Final/SIGN_EX.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360193585 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIGN_EX " "Found entity 1: SIGN_EX" {  } { { "SIGN_EX.vhd" "" { Text "C:/Users/aluno/Desktop/Final/SIGN_EX.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360193585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499360193585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_unicycle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_unicycle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_UNICYCLE-MIPS_UNICYCLE_ARCH " "Found design unit 1: MIPS_UNICYCLE-MIPS_UNICYCLE_ARCH" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360193585 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_UNICYCLE " "Found entity 1: MIPS_UNICYCLE" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360193585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499360193585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU-CU_ARCH " "Found design unit 1: CU-CU_ARCH" {  } { { "CU.vhd" "" { Text "C:/Users/aluno/Desktop/Final/CU.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360193585 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.vhd" "" { Text "C:/Users/aluno/Desktop/Final/CU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360193585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499360193585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CULA-CULA_ARCH " "Found design unit 1: CULA-CULA_ARCH" {  } { { "CULA.vhd" "" { Text "C:/Users/aluno/Desktop/Final/CULA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360193585 ""} { "Info" "ISGN_ENTITY_NAME" "1 CULA " "Found entity 1: CULA" {  } { { "CULA.vhd" "" { Text "C:/Users/aluno/Desktop/Final/CULA.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360193585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499360193585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_A-REG_A_arch " "Found design unit 1: REG_A-REG_A_arch" {  } { { "REG_A.vhd" "" { Text "C:/Users/aluno/Desktop/Final/REG_A.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360193601 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_A " "Found entity 1: REG_A" {  } { { "REG_A.vhd" "" { Text "C:/Users/aluno/Desktop/Final/REG_A.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360193601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499360193601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX7-MUX7_arch " "Found design unit 1: MUX7-MUX7_arch" {  } { { "MUX7.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MUX7.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360193601 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX7 " "Found entity 1: MUX7" {  } { { "MUX7.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MUX7.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360193601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499360193601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX5-MUX5_arch " "Found design unit 1: MUX5-MUX5_arch" {  } { { "MUX5.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MUX5.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360193601 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX5 " "Found entity 1: MUX5" {  } { { "MUX5.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MUX5.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360193601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499360193601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_TESTBENCH-behavioral " "Found design unit 1: MIPS_TESTBENCH-behavioral" {  } { { "MIPS_TESTBENCH.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_TESTBENCH.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360193601 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_TESTBENCH " "Found entity 1: MIPS_TESTBENCH" {  } { { "MIPS_TESTBENCH.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_TESTBENCH.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360193601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499360193601 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_UNICYCLE " "Elaborating entity \"MIPS_UNICYCLE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1499360193679 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SaidaMUXJAL2 MIPS_UNICYCLE.vhd(138) " "VHDL Signal Declaration warning at MIPS_UNICYCLE.vhd(138): used explicit default value for signal \"SaidaMUXJAL2\" because signal was never assigned a value" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 138 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DATA8 MIPS_UNICYCLE.vhd(143) " "VHDL Signal Declaration warning at MIPS_UNICYCLE.vhd(143): used explicit default value for signal \"DATA8\" because signal was never assigned a value" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 143 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DATA4 MIPS_UNICYCLE.vhd(144) " "VHDL Signal Declaration warning at MIPS_UNICYCLE.vhd(144): used explicit default value for signal \"DATA4\" because signal was never assigned a value" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 144 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LeMem MIPS_UNICYCLE.vhd(149) " "Verilog HDL or VHDL warning at MIPS_UNICYCLE.vhd(149): object \"LeMem\" assigned a value but never read" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "MIPS_UNICYCLE.vhd(213) " "VHDL Subtype or Type Declaration warning at MIPS_UNICYCLE.vhd(213): subtype or type has null range" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 213 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[0\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[0\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[1\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[1\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[2\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[2\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[3\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[3\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[4\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[4\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[5\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[5\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[6\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[6\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[7\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[7\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[8\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[8\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[9\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[9\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[10\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[10\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[11\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[11\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[12\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[12\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[13\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[13\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[14\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[14\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[15\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[15\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[16\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[16\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[17\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[17\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[18\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[18\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[19\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[19\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[20\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[20\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[21\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[21\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[22\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[22\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[23\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[23\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[24\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[24\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[25\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[25\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[26\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[26\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[27\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[27\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[28\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[28\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[29\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[29\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[30\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[30\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[31\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[31\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193679 "|MIPS_UNICYCLE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:CUPORT " "Elaborating entity \"CU\" for hierarchy \"CU:CUPORT\"" {  } { { "MIPS_UNICYCLE.vhd" "CUPORT" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499360193679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG REG:PC " "Elaborating entity \"REG\" for hierarchy \"REG:PC\"" {  } { { "MIPS_UNICYCLE.vhd" "PC" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499360193710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MI MI:InstMemo " "Elaborating entity \"MI\" for hierarchy \"MI:InstMemo\"" {  } { { "MIPS_UNICYCLE.vhd" "InstMemo" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499360193726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX5 MUX5:MUXREGDST " "Elaborating entity \"MUX5\" for hierarchy \"MUX5:MUXREGDST\"" {  } { { "MIPS_UNICYCLE.vhd" "MUXREGDST" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499360193741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_BANK REG_BANK:RegBank " "Elaborating entity \"REG_BANK\" for hierarchy \"REG_BANK:RegBank\"" {  } { { "MIPS_UNICYCLE.vhd" "RegBank" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499360193757 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero REG_BANK.vhd(50) " "VHDL Process Statement warning at REG_BANK.vhd(50): signal \"zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "REG_BANK.vhd" "" { Text "C:/Users/aluno/Desktop/Final/REG_BANK.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1499360193773 "|MIPS_UNICYCLE|REG_BANK:RegBank"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGN_EX SIGN_EX:EXTE " "Elaborating entity \"SIGN_EX\" for hierarchy \"SIGN_EX:EXTE\"" {  } { { "MIPS_UNICYCLE.vhd" "EXTE" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499360193773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CULA CULA:ULAC " "Elaborating entity \"CULA\" for hierarchy \"CULA:ULAC\"" {  } { { "MIPS_UNICYCLE.vhd" "ULAC" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499360193788 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ulaop CULA.vhd(20) " "VHDL Process Statement warning at CULA.vhd(20): inferring latch(es) for signal or variable \"ulaop\", which holds its previous value in one or more paths through the process" {  } { { "CULA.vhd" "" { Text "C:/Users/aluno/Desktop/Final/CULA.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1499360193819 "|MIPS_UNICYCLE|CULA:ULAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaop\[0\] CULA.vhd(20) " "Inferred latch for \"ulaop\[0\]\" at CULA.vhd(20)" {  } { { "CULA.vhd" "" { Text "C:/Users/aluno/Desktop/Final/CULA.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193819 "|MIPS_UNICYCLE|CULA:ULAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaop\[1\] CULA.vhd(20) " "Inferred latch for \"ulaop\[1\]\" at CULA.vhd(20)" {  } { { "CULA.vhd" "" { Text "C:/Users/aluno/Desktop/Final/CULA.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193819 "|MIPS_UNICYCLE|CULA:ULAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaop\[2\] CULA.vhd(20) " "Inferred latch for \"ulaop\[2\]\" at CULA.vhd(20)" {  } { { "CULA.vhd" "" { Text "C:/Users/aluno/Desktop/Final/CULA.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193819 "|MIPS_UNICYCLE|CULA:ULAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaop\[3\] CULA.vhd(20) " "Inferred latch for \"ulaop\[3\]\" at CULA.vhd(20)" {  } { { "CULA.vhd" "" { Text "C:/Users/aluno/Desktop/Final/CULA.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360193819 "|MIPS_UNICYCLE|CULA:ULAC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:MUXORIGULA " "Elaborating entity \"MUX\" for hierarchy \"MUX:MUXORIGULA\"" {  } { { "MIPS_UNICYCLE.vhd" "MUXORIGULA" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499360193819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULAA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULAA\"" {  } { { "MIPS_UNICYCLE.vhd" "ULAA" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499360193851 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MSB ULA.vhd(39) " "VHDL Process Statement warning at ULA.vhd(39): signal \"MSB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/aluno/Desktop/Final/ULA.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1499360193851 "|MIPS_UNICYCLE|ULA:ULAA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MSB ULA.vhd(46) " "VHDL Process Statement warning at ULA.vhd(46): signal \"MSB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/aluno/Desktop/Final/ULA.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1499360193851 "|MIPS_UNICYCLE|ULA:ULAA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MD MD:DataMemo " "Elaborating entity \"MD\" for hierarchy \"MD:DataMemo\"" {  } { { "MIPS_UNICYCLE.vhd" "DataMemo" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499360193851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX7 MUX7:MUXBRANCH " "Elaborating entity \"MUX7\" for hierarchy \"MUX7:MUXBRANCH\"" {  } { { "MIPS_UNICYCLE.vhd" "MUXBRANCH" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499360193866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[0\]\$latch " "LATCH primitive \"ShowOut\[0\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360194351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[1\]\$latch " "LATCH primitive \"ShowOut\[1\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360194351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[2\]\$latch " "LATCH primitive \"ShowOut\[2\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360194351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[3\]\$latch " "LATCH primitive \"ShowOut\[3\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360194351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[4\]\$latch " "LATCH primitive \"ShowOut\[4\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360194351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[5\]\$latch " "LATCH primitive \"ShowOut\[5\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360194351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[6\]\$latch " "LATCH primitive \"ShowOut\[6\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360194351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[7\]\$latch " "LATCH primitive \"ShowOut\[7\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360194351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[8\]\$latch " "LATCH primitive \"ShowOut\[8\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360194351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[9\]\$latch " "LATCH primitive \"ShowOut\[9\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360194351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[10\]\$latch " "LATCH primitive \"ShowOut\[10\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360194351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[11\]\$latch " "LATCH primitive \"ShowOut\[11\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360194351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[12\]\$latch " "LATCH primitive \"ShowOut\[12\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360194351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[13\]\$latch " "LATCH primitive \"ShowOut\[13\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360194351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[14\]\$latch " "LATCH primitive \"ShowOut\[14\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360194351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[15\]\$latch " "LATCH primitive \"ShowOut\[15\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360194351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[16\]\$latch " "LATCH primitive \"ShowOut\[16\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360194351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[17\]\$latch " "LATCH primitive \"ShowOut\[17\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360194351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[18\]\$latch " "LATCH primitive \"ShowOut\[18\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360194351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[19\]\$latch " "LATCH primitive \"ShowOut\[19\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360194351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[20\]\$latch " "LATCH primitive \"ShowOut\[20\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360194351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[21\]\$latch " "LATCH primitive \"ShowOut\[21\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360194351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[22\]\$latch " "LATCH primitive \"ShowOut\[22\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360194351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[23\]\$latch " "LATCH primitive \"ShowOut\[23\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360194351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[24\]\$latch " "LATCH primitive \"ShowOut\[24\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360194351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[25\]\$latch " "LATCH primitive \"ShowOut\[25\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360194351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[26\]\$latch " "LATCH primitive \"ShowOut\[26\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360194351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[27\]\$latch " "LATCH primitive \"ShowOut\[27\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360194351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[28\]\$latch " "LATCH primitive \"ShowOut\[28\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360194366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[29\]\$latch " "LATCH primitive \"ShowOut\[29\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360194366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[30\]\$latch " "LATCH primitive \"ShowOut\[30\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360194366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[31\]\$latch " "LATCH primitive \"ShowOut\[31\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360194366 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "MD:DataMemo\|mem " "RAM logic \"MD:DataMemo\|mem\" is uninferred due to asynchronous read logic" {  } { { "MD.vhd" "mem" { Text "C:/Users/aluno/Desktop/Final/MD.vhd" 29 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1499360194398 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1499360194398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CULA:ULAC\|ulaop\[2\] " "Latch CULA:ULAC\|ulaop\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG:PC\|dataout\[6\] " "Ports D and ENA on the latch are fed by the same signal REG:PC\|dataout\[6\]" {  } { { "REG.vhd" "" { Text "C:/Users/aluno/Desktop/Final/REG.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1499360196226 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR REG:PC\|dataout\[6\] " "Ports ENA and CLR on the latch are fed by the same signal REG:PC\|dataout\[6\]" {  } { { "REG.vhd" "" { Text "C:/Users/aluno/Desktop/Final/REG.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1499360196226 ""}  } { { "CULA.vhd" "" { Text "C:/Users/aluno/Desktop/Final/CULA.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1499360196226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CULA:ULAC\|ulaop\[0\] " "Latch CULA:ULAC\|ulaop\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG:PC\|dataout\[5\] " "Ports D and ENA on the latch are fed by the same signal REG:PC\|dataout\[5\]" {  } { { "REG.vhd" "" { Text "C:/Users/aluno/Desktop/Final/REG.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1499360196226 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE REG:PC\|dataout\[2\] " "Ports ENA and PRE on the latch are fed by the same signal REG:PC\|dataout\[2\]" {  } { { "REG.vhd" "" { Text "C:/Users/aluno/Desktop/Final/REG.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1499360196226 ""}  } { { "CULA.vhd" "" { Text "C:/Users/aluno/Desktop/Final/CULA.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1499360196226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CULA:ULAC\|ulaop\[1\] " "Latch CULA:ULAC\|ulaop\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG:PC\|dataout\[5\] " "Ports D and ENA on the latch are fed by the same signal REG:PC\|dataout\[5\]" {  } { { "REG.vhd" "" { Text "C:/Users/aluno/Desktop/Final/REG.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1499360196226 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE REG:PC\|dataout\[6\] " "Ports ENA and PRE on the latch are fed by the same signal REG:PC\|dataout\[6\]" {  } { { "REG.vhd" "" { Text "C:/Users/aluno/Desktop/Final/REG.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1499360196226 ""}  } { { "CULA.vhd" "" { Text "C:/Users/aluno/Desktop/Final/CULA.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1499360196226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CULA:ULAC\|ulaop\[3\] " "Latch CULA:ULAC\|ulaop\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG:PC\|dataout\[3\] " "Ports D and ENA on the latch are fed by the same signal REG:PC\|dataout\[3\]" {  } { { "REG.vhd" "" { Text "C:/Users/aluno/Desktop/Final/REG.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1499360196226 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR REG:PC\|dataout\[6\] " "Ports ENA and CLR on the latch are fed by the same signal REG:PC\|dataout\[6\]" {  } { { "REG.vhd" "" { Text "C:/Users/aluno/Desktop/Final/REG.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1499360196226 ""}  } { { "CULA.vhd" "" { Text "C:/Users/aluno/Desktop/Final/CULA.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1499360196226 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1499360197632 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499360197632 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RegSw\[0\] " "No output dependent on input pin \"RegSw\[0\]\"" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499360197913 "|MIPS_UNICYCLE|RegSw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RegSw\[1\] " "No output dependent on input pin \"RegSw\[1\]\"" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499360197913 "|MIPS_UNICYCLE|RegSw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RegSw\[2\] " "No output dependent on input pin \"RegSw\[2\]\"" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499360197913 "|MIPS_UNICYCLE|RegSw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RegSw\[3\] " "No output dependent on input pin \"RegSw\[3\]\"" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499360197913 "|MIPS_UNICYCLE|RegSw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RegSw\[4\] " "No output dependent on input pin \"RegSw\[4\]\"" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499360197913 "|MIPS_UNICYCLE|RegSw[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1499360197913 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "304 " "Implemented 304 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1499360197913 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1499360197913 ""} { "Info" "ICUT_CUT_TM_LCELLS" "257 " "Implemented 257 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1499360197913 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1499360197913 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "528 " "Peak virtual memory: 528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499360197991 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 06 13:56:37 2017 " "Processing ended: Thu Jul 06 13:56:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499360197991 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499360197991 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499360197991 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499360197991 ""}
