Info: No timing constraint has been associated to the 'Place and Route' tool. 'Place and Route' will be run in non Timing Driven mode.
INFO: The option "Abort flow if errors are found in PDC" is turned ON in Project Settings> Design flow page. The Place & Route tool will fail if errors are found in associated PDC files. Please uncheck the option to ignore the errors and continue running the tool
***** Place and Route Configurations *****
Timing-driven            : OFF
Power-driven             : OFF
I/O Register Combining   : OFF
High-effort              : OFF
Repair min-delay         : OFF
Incremental              : OFF

INFO: Reading User PDC file C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\constraint\io\Digikey_Smartfusion2_Maker_Kit.pdc. 0 error(s) and 0 warning(s)
INFO: Reading User PDC file C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\constraint\io\user1.pdc. 0 error(s) and 0 warning(s)

Running the I/O Bank and Globals Assigner.
Info:  I/O Bank and Globals Assigner identified 19 fixed I/O macros, 0 unfixed I/O macros

I/O Bank and Globals Assigner completed successfully.
Total time spent in I/O Bank and Globals Assigner: 0 seconds

Placer V5.0 - 12.600.0 
Design: Delta_Sigma_Design              Started: Thu Nov 14 20:53:24 2019

Initializing Normal-Effort Standard Placement ...
Clustering ...
Placing ...
Improving placement ...
End of placement.

Placer Runtime Summary   :
Clustering (1 pass)      : 0 seconds
Placement                : 0 seconds
Improvement              : 0 seconds

Placer completed successfully.

Design: Delta_Sigma_Design              
Finished: Thu Nov 14 20:53:29 2019
Total CPU Time:     00:00:04            Total Elapsed Time: 00:00:05
Total Memory Usage: 116.1 Mbytes
                        o - o - o - o - o - o


Router 
Design: C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\designer\Delta_Sigma_Design\Delta_Sigma_DesignStarted: Thu Nov 14 20:53:33 2019


Router completed successfully.

Design: C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\designer\Delta_Sigma_Design\Delta_Sigma_Design
Finished: Thu Nov 14 20:53:38 2019
Total CPU Time:     00:00:05            Total Elapsed Time: 00:00:05
Total Memory Usage: 429.2 Mbytes
                        o - o - o - o - o - o


Router 
Design: C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\designer\Delta_Sigma_Design\Delta_Sigma_DesignStarted: Thu Nov 14 20:53:40 2019


Router completed successfully.

Design: C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\designer\Delta_Sigma_Design\Delta_Sigma_Design
Finished: Thu Nov 14 20:53:45 2019
Total CPU Time:     00:00:05            Total Elapsed Time: 00:00:05
Total Memory Usage: 429.5 Mbytes
                        o - o - o - o - o - o

Resource Usage
+---------------+------+-------+------------+
| Type          | Used | Total | Percentage |
+---------------+------+-------+------------+
| 4LUT          | 899  | 12084 | 7.44       |
| DFF           | 517  | 12084 | 4.28       |
| I/O Register  | 0    | 246   | 0.00       |
| Logic Element | 934  | 12084 | 7.73       |
+---------------+------+-------+------------+

