<!DOCTYPE html>
<html>
<head>
    <title>全文阅读--XML全文阅读--中国知网</title>
    <link rel="icon" href="/kxreader/favicon.ico" />
    <link rel="shortcut Icon" href="/kxreader/favicon.ico" />
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <meta name="keywords" content="文献 XML KBASE CNKI 中国知网" />
    <meta name="description" content="XML文献检索" />
    <link href="/kxreader/Content/css/detail?v=qX2z2KjRAEyQiNfAbKtl7dLnsqFoQ5Jdw3TZfDf0n1k1" rel="stylesheet"/>

    <script type="text/javascript">
        var APPPATH = '/kxreader';
    </script>
</head>

<body>
    
<script type="text/javascript" src="//login.cnki.net/TopLogin/api/loginapi/get?type=top&amp;localCSS=&amp;returnurl=%2f%2fkns.cnki.net%2f%2fKXReader%2fDetail%3fTIMESTAMP%3d637133836790568750%26DBCODE%3dCJFD%26TABLEName%3dCJFDLAST2019%26FileName%3dWXYJ201909005%26RESULT%3d1%26SIGN%3dvA%252fMSbLdgLuOAx1kXvKXrDS2gow%253d"></script>

<div id="headerBox" class="header">
    <div class="topbar">
        <div class="textalign">
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=WXYJ201909005&amp;align=md">
                <i class="icon-cen active" title="居中对齐"></i>
            </a>
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=WXYJ201909005&amp;align=lt">
                <i class="icon-left " title="左对齐"></i>
            </a>
        </div>
        <h6 class="free-tip"><i class="icon"></i>HTML阅读开放试用阶段，欢迎体验！</h6>
    </div>
</div>

    



<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXYJ201909005&amp;v=MTExMDc0SDlqTXBvOUZZWVFLREg4NHZSNFQ2ajU0TzN6cXFCdEdGckNVUkxPZVplVnVGeW5rV3I3Sk1qWFNaTEc=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>

    <div class="main">

        

    <div class="sidebar-a">
        <!--sidebar start-->
        <div class="sidenav">
            <div class="arrow"><span></span></div>
            <!--sidebar_list start-->
            <dl class="sidenav-list">
                    <dt class="tit">目录结构</dt>
                            <dd class="guide">
                                    <p><a href="#19" data-title="1 &lt;b&gt;引言&lt;/b&gt; ">1 <b>引言</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#23" data-title="2 RRAM&lt;b&gt;的多值存储特性&lt;/b&gt; ">2 RRAM<b>的多值存储特性</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#30" data-title="3 &lt;b&gt;基于多值&lt;/b&gt;RRAM&lt;b&gt;的低功耗&lt;/b&gt;nvSRAM&lt;b&gt;电路设计&lt;/b&gt; ">3 <b>基于多值</b>RRAM<b>的低功耗</b>nvSRAM<b>电路设计</b></a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#33" data-title="3.1 SRAM&lt;b&gt;读写模式&lt;/b&gt;">3.1 SRAM<b>读写模式</b></a></li>
                                                <li><a href="#36" data-title="3.2 &lt;b&gt;数据备份模式&lt;/b&gt;">3.2 <b>数据备份模式</b></a></li>
                                                <li><a href="#40" data-title="3.3 &lt;b&gt;数据恢复模式&lt;/b&gt;">3.3 <b>数据恢复模式</b></a></li>
                                                <li><a href="#44" data-title="3.4 &lt;b&gt;多值&lt;/b&gt;R&lt;sub&gt;S&lt;/sub&gt;&lt;b&gt;的阻值优化&lt;/b&gt;">3.4 <b>多值</b>R<sub>S</sub><b>的阻值优化</b></a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#46" data-title="4 &lt;b&gt;仿真结果与分析&lt;/b&gt; ">4 <b>仿真结果与分析</b></a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#48" data-title="4.1 SRAM&lt;b&gt;读写性能&lt;/b&gt;">4.1 SRAM<b>读写性能</b></a></li>
                                                <li><a href="#50" data-title="4.2 &lt;b&gt;数据备份和恢复性能&lt;/b&gt;">4.2 <b>数据备份和恢复性能</b></a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#54" data-title="5 &lt;b&gt;结束语&lt;/b&gt; ">5 <b>结束语</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#" data-title="文内图表 ">文内图表</a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#25" data-title="&lt;b&gt;图&lt;/b&gt;1 RRAM&lt;b&gt;结构和符号示意图&lt;/b&gt;"><b>图</b>1 RRAM<b>结构和符号示意图</b></a></li>
                                                <li><a href="#28" data-title="&lt;b&gt;图&lt;/b&gt;2 1T1R&lt;b&gt;写入电路&lt;/b&gt;"><b>图</b>2 1T1R<b>写入电路</b></a></li>
                                                <li><a href="#32" data-title="&lt;b&gt;图&lt;/b&gt;3 &lt;b&gt;基于多值&lt;/b&gt;RRAM&lt;b&gt;的&lt;/b&gt;MLC-nvSRAM&lt;b&gt;单元&lt;/b&gt;"><b>图</b>3 <b>基于多值</b>RRAM<b>的</b>MLC-nvSRAM<b>单元</b></a></li>
                                                <li><a href="#35" data-title="&lt;b&gt;表&lt;/b&gt;1 MLC-nvSRAM&lt;b&gt;电路在不同模式下的信号状态&lt;/b&gt;"><b>表</b>1 MLC-nvSRAM<b>电路在不同模式下的信号状态</b></a></li>
                                                <li><a href="#52" data-title="&lt;b&gt;表&lt;/b&gt;2 &lt;b&gt;不同&lt;/b&gt;nvSRAM&lt;b&gt;电路的&lt;/b&gt;SRAM&lt;b&gt;读写性能 和数据备份和恢复能耗&lt;/b&gt;"><b>表</b>2 <b>不同</b>nvSRAM<b>电路的</b>SRAM<b>读写性能 和数据备份和恢复能耗</b></a></li>
                                    </ul>
                            </dd>
                                    <dd class="guide">
                                        <h6>
                                            <p><a href="#a_bibliography">参考文献</a> </p>
                                        </h6>
                                    </dd>

            </dl>
        </div>
        <!--sidebar end-->
        &nbsp;
        <!--此处有一空格符 勿删-->
    </div>

                <div class="sidebar-b three-collumn" style="width:0;">
            <div class="refer" style="width: 0;">
                <div class="arrow off" title="参考文献"><span></span></div>
                <div class="js-scrollbox" >
                    
                    <div class="subbox active">
                        <h4>
                            <span class="tit">参考文献</span>
                            <a class="close" href="javascript:void(0)">x</a>
                        </h4>
                        <div class="side-scroller">
                            <ul class="refer-list">
                                <li id="3">


                                    <a id="bibliography_1" title=" YAMAMOTO S,SHUTO Y,SUGAHARA S.Nonvolatile SRAM(NV-SRAM)using functional MOSFET merged with resistive switching devices[C]//Custom Integrated Circuits Conference.Rome,Italy,2009:531-534." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Nonvolatile SRAM (NV-SRAM)using functional MOSFET merged with resistive switching devices">
                                        <b>[1]</b>
                                         YAMAMOTO S,SHUTO Y,SUGAHARA S.Nonvolatile SRAM(NV-SRAM)using functional MOSFET merged with resistive switching devices[C]//Custom Integrated Circuits Conference.Rome,Italy,2009:531-534.
                                    </a>
                                </li>
                                <li id="5">


                                    <a id="bibliography_2" title=" CHIU P F,CHANG M F,WU C W,et al.Low store energy,low vddmin,8T2R nonvolatile latch and SRAM with vertical-stacked resistive memory(memristor)devices for low power mobile applications[J].IEEE Journal of Solid-State Circuits,2012,47(6):1483-1496." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Low store energy, low VDDmin, 8T2R nonvolatile latch and SRAM with vertical-stacked resistive memory (memristor) devices for low power mobile applications">
                                        <b>[2]</b>
                                         CHIU P F,CHANG M F,WU C W,et al.Low store energy,low vddmin,8T2R nonvolatile latch and SRAM with vertical-stacked resistive memory(memristor)devices for low power mobile applications[J].IEEE Journal of Solid-State Circuits,2012,47(6):1483-1496.
                                    </a>
                                </li>
                                <li id="7">


                                    <a id="bibliography_3" title=" WONG H S P,LEE H Y,YU S,et al.Metal-oxide RRAM[J].the IEEE,2012,100(6):1951-1970." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Metal–Oxide RRAM">
                                        <b>[3]</b>
                                         WONG H S P,LEE H Y,YU S,et al.Metal-oxide RRAM[J].the IEEE,2012,100(6):1951-1970.
                                    </a>
                                </li>
                                <li id="9">


                                    <a id="bibliography_4" title=" LEE H Y,CHEN P S,WU T Y,et al.Low power and high speed bipolar switching with a thin reactive Ti buffer layer in robust HfO2 based RRAM[C]//International Electron Devices Meeting.San Francisco,CA,USA,2008:1-4." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Low power and high speed bipolar switching with a thin reactive Ti buffer layer in robust HfO2 based RRAM">
                                        <b>[4]</b>
                                         LEE H Y,CHEN P S,WU T Y,et al.Low power and high speed bipolar switching with a thin reactive Ti buffer layer in robust HfO2 based RRAM[C]//International Electron Devices Meeting.San Francisco,CA,USA,2008:1-4.
                                    </a>
                                </li>
                                <li id="11">


                                    <a id="bibliography_5" title=" AMBROGIO S,BALATTI S,CUBETA A,et al.Understanding switching variability and random telegraph noise in resistive RAM[C]//International Electron Devices Meeting.Washington,DC,USA,2013:782-785." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Understanding switching variability and random telegraph noise in resistive RAM">
                                        <b>[5]</b>
                                         AMBROGIO S,BALATTI S,CUBETA A,et al.Understanding switching variability and random telegraph noise in resistive RAM[C]//International Electron Devices Meeting.Washington,DC,USA,2013:782-785.
                                    </a>
                                </li>
                                <li id="13">


                                    <a id="bibliography_6" title=" XU C,NIU D,MURALIMANOHAR N,et al.Understanding the trade-offs in multi-level cell ReRAM memory design[C]//Design Automation Conference.Austin,TX,USA,2013:1-6." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Understanding the trade-offs in multi-level cell reram memory design">
                                        <b>[6]</b>
                                         XU C,NIU D,MURALIMANOHAR N,et al.Understanding the trade-offs in multi-level cell ReRAM memory design[C]//Design Automation Conference.Austin,TX,USA,2013:1-6.
                                    </a>
                                </li>
                                <li id="15">


                                    <a id="bibliography_7" title=" KIM Y B,LEE S R,LEE D,et al.Bi-layered RRAM with unlimited endurance and extremely uniform switching[C]//Symposium on VLSI Technology.Honolulu,HI,USA,2011:52-53." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Bi-layered rram with unlimited endurance and extremelyuniform switching">
                                        <b>[7]</b>
                                         KIM Y B,LEE S R,LEE D,et al.Bi-layered RRAM with unlimited endurance and extremely uniform switching[C]//Symposium on VLSI Technology.Honolulu,HI,USA,2011:52-53.
                                    </a>
                                </li>
                                <li id="17">


                                    <a id="bibliography_8" title=" CHEN P Y,YU S.Compact modeling of RRAM devices and its applications in 1T1R and 1S1R array design[J].IEEE Transactions on Electron Devices,2015,62(12):4022-4028." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Compact modeling of RRAM devices and its applications in 1T1R and 1S1R array design">
                                        <b>[8]</b>
                                         CHEN P Y,YU S.Compact modeling of RRAM devices and its applications in 1T1R and 1S1R array design[J].IEEE Transactions on Electron Devices,2015,62(12):4022-4028.
                                    </a>
                                </li>
                            </ul>
                            <div style='display: none;' class="zqscroller" >
                                <h4 class="">附加材料</h4>
                                <ul></ul>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
            &nbsp;
            <!--此处有一空格符 勿删-->
        </div>

        
    <div class="content">



        <!--tips start-->
                            <div class="tips">
                    <a href="http://navi.cnki.net/KNavi/JournalDetail?pcode=CJFD&amp;pykm=WXYJ" target="_blank">微电子学与计算机</a>
                2019,36(09),21-25             </div>
        <!--tips end-->
            <div class="top-title">
                <h1 class="title">
                    <span class="vm"><b>基于多值RRAM的高能效非易失性SRAM设计</b></span>
                                    </h1>

            </div>
                        <h2>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E9%A1%BE%E5%AE%B6%E5%A8%81&amp;code=39048869&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">顾家威</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E5%AD%99%E4%BA%9A%E7%94%B7&amp;code=41795818&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">孙亚男</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E4%BD%95%E5%8D%AB%E9%94%8B&amp;code=15106390&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">何卫锋</a>
                </h2>
                    <h2>
                    <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=in&amp;skey=%E4%B8%8A%E6%B5%B7%E4%BA%A4%E9%80%9A%E5%A4%A7%E5%AD%A6%E5%BE%AE%E7%BA%B3%E7%94%B5%E5%AD%90%E5%AD%A6%E7%B3%BB&amp;code=0054402&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">上海交通大学微纳电子学系</a>
            </h2>

        
<div class="link">
    <a id="aexport" class="icon icon-output"  onclick="" href="javascript:void(0);"><i></i>导出/参考文献</a>
    
    <span class="shareBoard" onmouseover="$('#sharedet').show();$('#this').addClass('shareBoardCUR')" onmouseout="$('#sharedet').hide();$('#this').removeClass('shareBoardCUR')">
        <a class="icon icon-share" href="#"><i></i>分享<em></em></a>
        <ul class="shareHide" id="sharedet" style="display: none;">
            <li><a title="复制链接" class="copy" onclick="" href="#"><i></i>复制链接</a></li>
            <li><a title="分享到新浪微博" class="xl" onclick="" href="javascript:common.ShareAction('xl');"><i></i>新浪微博</a></li>
            <li>
                <a title="分享到微信" class="wx" onclick="" href="#"><i></i>微信扫一扫</a>
                <div class="qrcode"><img src='' alt='' /></div>
            </li>
        </ul>

    </span>
    
    <a id="RefTrack" title="创建引文跟踪" class="icon icon-track" onclick="" href="javascript:void(0);"> <i></i>创建引文跟踪 </a>
    <a id="ashoucang" title="收藏" class="icon icon-favor" onclick="" href="javascript:void(0);"><i></i>收藏</a>
    <a class="icon icon-print" onclick="window.print();" href="javascript:void(0);"><i></i>打印</a>
    
    <!--版本切换 end-->
</div>
                            <div class="data" id="a_abstract">
                <span class="keys">摘<span style="font-family: 'Times New Roman';">&nbsp;&nbsp;&nbsp;&nbsp;</span>要：</span>
                <p>针对常关即开型应用,本文利用RRAM的多值存储特性,提出了一种基于多值RRAM(MLC)的高能效非易失性SRAM(nvSRAM)单元电路.通过引入新型的多比特数据备份电路,本文提出的MLC-nvSRAM单元实现了将2-bit SRAM数据值同时备份到一个四值RRAM中,明显减小了电路中RRAM的器件个数和平均写入电流,进而有效降低了数据备份能耗.仿真结果表明,与传统基于单值RRAM的SLC-nvSRAM单元相比,所提出的MLC-nvSRAM单元在保持正常SRAM高读写性能的基础上,数据备份能耗和系统盈亏时间的降幅分别高达76.80%和74.01%.</p>
            </div>
                    <div class="data" id="a_keywords">
                <span class="keys">关键词：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E9%9D%9E%E6%98%93%E5%A4%B1%E6%80%A7SRAM&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">非易失性SRAM;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E5%A4%9A%E5%80%BCRRAM&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">多值RRAM;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E6%95%B0%E6%8D%AE%E5%A4%87%E4%BB%BD%E8%83%BD%E8%80%97&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">数据备份能耗;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E6%95%B0%E6%8D%AE%E6%81%A2%E5%A4%8D%E8%83%BD%E8%80%97&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">数据恢复能耗;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E7%9B%88%E4%BA%8F%E6%97%B6%E9%97%B4&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">盈亏时间;</a>
                </p>
            </div>
        
        <!--brief start-->
        
            <div class="brief">
                    <p>
                            <b>作者简介：</b>
                                                        <span>
                                    顾家威,男,(1994-),硕士研究生.研究方向为数字电路设计与实现.E-mail:gujiaweia@sjtu.edu.cn.;
                                </span>
                                <span>
                                    孙亚男,女,(1987-),博士,讲师.研究方向为基于新型纳米器件技术的VLSI电路设计.;
                                </span>
                                <span>
                                    何卫锋,男,(1976-),博士,副研究员.研究方向为超低功耗集成电路技术.;
                                </span>
                    </p>
                                    <p><b>收稿日期：</b>2018-12-20</p>

                    <p>

                            <b>基金：</b>
                                                        <span>国家自然科学基金(61704104);</span>
                    </p>
            </div>
                    <h1><b>Energy-efficient nonvolatile SRAM design based on mltilevel RRAM</b></h1>
                    <h2>
                    <span>GU Jia-wei</span>
                    <span>SUN Ya-nan</span>
                    <span>HE Wei-feng</span>
            </h2>
                    <h2>
                    <span>Department of Micro-Nano Electronics, Shanghai Jiao Tong University</span>
            </h2>
                            <div class="data" id="a_abstractEN">
                <span class="keys">Abstract：</span>
                <p>A novel energy-efficient nonvolatile static random access memory(nvSRAM)design utilizing the multi-level cell(MLC)characteristics of resistive RAM(RRAM)cell is proposed for frequent-off and instant-on applications. The multi-bit data store circuitry is designed to enable the storage of every two-bit SRAM data into a single 4-level MLC-RRAM to achieve low store energy with reduced number and suppressed average write current of RRAM devices. Simulation results show that high data access speed is maintained with the proposed MLC-nvSRAM circuit when performing the SRAM operations. As compared to the previously published SLC-nvSRAM cells, the store energy and break-even time of the proposed MLC-nvSRAM cell are reduced by up to 76.80% and 74.01%, respectively.</p>
            </div>
                    <div class="data" id="a_keywordsEN">
                <span class="keys">Keyword：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=nonvolatile%20SRAM&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">nonvolatile SRAM;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=multilevel%20RRAM&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">multilevel RRAM;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=store%20energy&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">store energy;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=restore%20energy&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">restore energy;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=break-even%20time&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">break-even time;</a>
                </p>
            </div>
                    <div class="brief">
                
                    <p>
                                            </p>
                                    <p><b>Received：</b> 2018-12-20</p>
                                    <p>
                                            </p>
            </div>


        <!--brief start-->
                        <h3 id="19" name="19" class="anchor-tag">1 <b>引言</b></h3>
                <div class="p1">
                    <p id="20">静态随机存储(Static Random Access Memory,SRAM)作为片上缓存被广泛应用于数字芯片中,随着半导体器件的特征尺寸不断缩小,SRAM子系统消耗了整个微处理的很大一部分功耗.特别是对于物联网中类似于传感器和便携式设备等常关即开型应用,其芯片长时间处于休眠状态,因此降低片上存储子系统的漏电功耗对提升整体系统能效至关重要.阻变存储器(Resistive Radom Access Memory, RRAM)是一种极具潜力的非易失性存储器,具有集成度高、存取速度快、与CMOS工艺兼容性好以及多值存储能力等优点.通过将RRAM与SRAM单元进行集成,构成非易失性SRAM(Nonvolatile SRAM, nvSRAM)电路.在正常工作模式中,nvSRAM可以实现传统SRAM的高性能读写操作;而当系统即将进入到长时间的休眠模式前,利用数据备份操作将SRAM的数据写入和备份到RRAM中,并通过系统掉电,实现零漏电功耗; 在系统被唤醒后,再通过数据恢复操作将RRAM中的备份数据写回并恢复到对应的SRAM单元中.</p>
                </div>
                <div class="p1">
                    <p id="21">近年来已提出的nvSRAM单元<citation id="56" type="reference"><link href="3" rel="bibliography" /><link href="5" rel="bibliography" /><sup>[<a class="sup">1</a>,<a class="sup">2</a>]</sup></citation>均基于单值(Single-Level Cell, SLC)RRAM进行并行数据备份和恢复.在文献<citation id="57" type="reference">[<a class="sup">1</a>,<a class="sup">2</a>]</citation>中,每个SLC-nvSRAM单元均需要将一个SRAM单元的互补存储数据同时写入和备份到两个单值RRAM中,并且这两个单值RRAM需要同时在高阻和低阻之间达到全摆幅的阻值状态切换.为此,文献<citation id="58" type="reference">[<a class="sup">1</a>,<a class="sup">2</a>]</citation>中的SLC-nvSRAM阵列不仅需要大量的单值RRAM器件进行数据备份,而且为了达到全电阻摆幅切换,还导致RRAM的写入电流大,因此存在数据备份能耗大和整体能效低的严重问题.</p>
                </div>
                <div class="p1">
                    <p id="22">为了提高电路能效,本文利用RRAM的多值(Multi-Level Cell, MLC)存储特性,提出了基于多值RRAM的低功耗nvSRAM(MLC-nvSRAM)电路设计技术,其中每个MLC-nvSRAM单元可以实现将2 bit SRAM信息同时备份到同一个多值RRAM器件中,不仅有效减小了平均每比特SRAM备份时所需要写入的RRAM数量,而且大幅度降低了翻转多值RRAM的写入电流.所提出的MLC-nvSRAM电路在保证高性能SRAM读写的情况下,显著降低了电路数据备份能耗和盈亏时间.</p>
                </div>
                <h3 id="23" name="23" class="anchor-tag">2 RRAM<b>的多值存储特性</b></h3>
                <div class="p1">
                    <p id="24">本节分别从RRAM的基本结构、阻变特性和多值存储特性展开介绍.如图1(a)所示,RRAM是由金属层、绝缘层和金属层(Metal-Insulator-Metal, MIM)所组成的三明治结构,其中导电细丝主要是由金属氧化中氧空穴组成.RRAM的符号如图1(b)所示,其中黑色粗线的一端为负极,另一端为正极.</p>
                </div>
                <div class="area_img" id="25">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201909005_02500.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图1 RRAM结构和符号示意图" src="Detail/GetImg?filename=images/WXYJ201909005_02500.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>1 RRAM<b>结构和符号示意图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201909005_02500.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="26">RRAM的阻值变化主要包括置位(set)和复位(reset)两个过程,其阻变机制可以通过导电细丝模型来解释<citation id="59" type="reference"><link href="7" rel="bibliography" /><sup>[<a class="sup">3</a>]</sup></citation>.对于传统的单值RRAM而言,只有高阻(代表逻辑“1”)和低阻(代表逻辑“0”)两种阻值状态.在置位过程中,在RRAM器件的正负极之间施加一个正向置位电压,导电细丝的长度变长,其阻值会从高阻变化成低阻.而在复位过程中,在RRAM两端施加一个反向复位电压,导电细丝的长度变短,其阻值会从低阻变化成高阻.</p>
                </div>
                <div class="p1">
                    <p id="27">研究表明,由于导电细丝的连续变化,通过在置位过程中控制流过RRAM的限制电流,可以使RRAM置位到不同的阻值状态<citation id="60" type="reference"><link href="9" rel="bibliography" /><sup>[<a class="sup">4</a>]</sup></citation>.RRAM的多值存储特性可以通过如图2所示的由一个晶体管和一个RRAM(1T1R)串联得到的基本写入电路实现.通过在源线施加复位电压而位线接地,多值RRAM被初始化成高阻;再在位线施加置位电压并保持源线接地,通过控制字线上所施加的不同电压进而调节限制电流,从而将多值RRAM置位成不同的阻值.</p>
                </div>
                <div class="area_img" id="28">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201909005_028.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图2 1T1R写入电路" src="Detail/GetImg?filename=images/WXYJ201909005_028.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>2 1T1R<b>写入电路</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201909005_028.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="29">本文采用了4值RRAM来代表2 bit逻辑值,即一个多值RRAM器件具有“00”、“01”、“10”和“11”四种阻值状态,其中“01”和“10”的阻值状态介于传统单值RRAM的低阻和高阻之间.多值RRAM相比于单值RRAM拥有更高的存储密度,并且由于其相邻多个阻值状态的切换摆幅减小,其平均写入电流和写入能耗也随之降低.</p>
                </div>
                <h3 id="30" name="30" class="anchor-tag">3 <b>基于多值</b>RRAM<b>的低功耗</b>nvSRAM<b>电路设计</b></h3>
                <div class="p1">
                    <p id="31">图3所示为本文所提出的MLC-nvSRAM单元,由高位6T SRAM单元、低位6T SRMA单元、多比特数据备份电路和参考电路组成,2 bit SRAM数据<i>Q</i><sub>1</sub>和<i>Q</i><sub>2</sub>分别代表了高位数据和低位数据.数据备份电路是本文的设计核心,通过数据备份电路,将 “<i>Q</i><sub>1</sub><i>Q</i><sub>2</sub>”以对应的阻值状态同时备份到一个4值RRAM(<i>R</i><sub><i>S</i></sub>)中.此外,通过高位参考电路和低位参考电路,将存储在<i>R</i><sub><i>S</i></sub>中的阻值状态分别恢复到2 bit SRAM单元中.其中参考RRAM(<i>R</i><sub><i>r</i>1</sub>、<i>R</i><sub><i>r</i>2</sub>和<i>R</i><sub><i>r</i>3</sub>)提供了三个不同的阻值状态,可以实现对<i>R</i><sub><i>S</i></sub>的四种阻值状态的区分.其中这三个参考RRAM只需要初始化一次并在此之后一直保持阻值不变,因此不会引入额外的写能耗.下文分别对MLC-nvSRAM单元的SRAM读写模式、数据备份模式和数据恢复模式的工作原理进行描述.</p>
                </div>
                <div class="area_img" id="32">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201909005_032.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图3 基于多值RRAM的MLC-nvSRAM单元" src="Detail/GetImg?filename=images/WXYJ201909005_032.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>3 <b>基于多值</b>RRAM<b>的</b>MLC-nvSRAM<b>单元</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201909005_032.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h4 class="anchor-tag" id="33" name="33">3.1 SRAM<b>读写模式</b></h4>
                <div class="p1">
                    <p id="34">在正常的SRAM读写模式中,MLC-nvSRAM单元执行与6T SRAM相同的读写操作.SRAM读写模式中各个信号的情况如表1所示,数据备份信号线(STR<sub>1</sub>和STR<sub>2</sub>)接地并且复位使能信号线(RST_EN)置高,数据备份电路因此处于关闭状态.此外,数据恢复信号线(RSTR<sub>1</sub>和RSTR<sub>2</sub>)接地,进而关断恢复控制晶体管(N<sub>5</sub>、N<sub>6</sub>、N<sub>11</sub>和N<sub>12</sub>),使得RRAM器件和所有的SRAM存储节点相隔离.同时,置位信号线(SL)和复位信号线(RL)都接地,从而减小MLC-nvSRAM阵列的漏电流.</p>
                </div>
                <div class="area_img" id="35">
                    <p class="img_tit"><b>表</b>1 MLC-nvSRAM<b>电路在不同模式下的信号状态</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"></p>
                    <p class="img_note"></p>
                    <table id="35" border="1"><tr><td rowspan="2"><br />信号</td><td><br />SRAM读写模式</td><td colspan="2">数据备份模式</td><td colspan="2">数据恢复模式</td></tr><tr><td><br />读写</td><td>复位</td><td>置位</td><td>高位</td><td>低位</td></tr><tr><td>WL</td><td><i>V</i><sub>DD</sub></td><td>0 V</td><td>0 V</td><td>0 V</td><td>0 V</td></tr><tr><td><br />STR<sub>1</sub></td><td>0 V</td><td>0 V</td><td><i>V</i><sub>store_H</sub></td><td>0 V</td><td>0 V</td></tr><tr><td><br />STR<sub>2</sub></td><td>0 V</td><td>0 V</td><td><i>V</i><sub>store_L</sub></td><td>0 V</td><td>0 V</td></tr><tr><td><br />RSTR<sub>1</sub></td><td>0 V</td><td>0 V</td><td>0V</td><td><i>V</i><sub>DD</sub></td><td>0 V</td></tr><tr><td><br />RSTR<sub>2</sub></td><td>0 V</td><td>0 V</td><td>0 V</td><td>0 V</td><td><i>V</i><sub>DD</sub></td></tr><tr><td><br />SL</td><td>0 V</td><td>0 V</td><td>V<sub>SET</sub></td><td>0 V</td><td>0 V</td></tr><tr><td><br />RL</td><td>0 V</td><td>|<i>V</i><sub>RESET</sub>|</td><td>0 V</td><td>0 V</td><td>0 V</td></tr><tr><td><br />RST_EN</td><td><i>V</i><sub>DD</sub></td><td>0 V</td><td><i>V</i><sub>DD</sub></td><td><i>V</i><sub>DD</sub></td><td><i>V</i><sub>DD</sub></td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <h4 class="anchor-tag" id="36" name="36">3.2 <b>数据备份模式</b></h4>
                <div class="p1">
                    <p id="37">在数据备份模式中,在系统掉电前,通过数据备份电路,将2 bit SRAM数据值“<i>Q</i><sub>1</sub><i>Q</i><sub>2</sub>”备份到4值<i>R</i><sub><i>S</i></sub>中.如表1所示,MLC-nvSRAM单元的数据备份模式分为复位和置位两个阶段.</p>
                </div>
                <div class="p1">
                    <p id="38">首先,在复位阶段对<i>R</i><sub><i>S</i></sub>进行初始化.STR<sub>1</sub>和STR<sub>2</sub>接地,关断置位控制晶体管N<sub>15</sub>和N<sub>17</sub>.RL偏置到复位电压(|<i>V</i><sub>RESET</sub>|),SL维持接地状态.RST_EN置低打开P<sub>5</sub>,由于<i>R</i><sub><i>S</i></sub>正负极两端施加了一个反向复位电压,因此被复位成高阻(<i>R</i><sub>11</sub>).当<i>R</i><sub><i>S</i></sub>被复位成高阻之后,RST_EN置高关闭P<sub>5</sub>,并且RL接地.</p>
                </div>
                <div class="p1">
                    <p id="39">随后,在置位阶段,<i>R</i><sub><i>S</i></sub>的阻值根据2 bit SRAM数据值进行置位.如表1所示,先将SL偏置到置位电压(<i>V</i><sub>SET</sub>),再将STR<sub>1</sub>和STR<sub>2</sub>分别偏置在高数据备份电压(<i>V</i><sub>store_H</sub>)和低数据备份电压(<i>V</i><sub>store_L</sub>),进而打开 N<sub>15</sub>和N<sub>17</sub>.由于N<sub>16</sub>和N<sub>18</sub>的栅极分别由存储节点QB<sub>1</sub>和QB<sub>2</sub>控制,因此根据QB<sub>1</sub>和QB<sub>2</sub>存储的逻辑状态决定了N<sub>16</sub>和N<sub>18</sub>的打开或关断.当“<i>Q</i><sub>1</sub><i>Q</i><sub>2</sub>”为“11”时,QB<sub>1</sub>和QB<sub>2</sub>都是0 V,N<sub>16</sub>和N<sub>18</sub>都被关断,因此<i>R</i><sub><i>S</i></sub>维持在高阻(<i>R</i><sub>11</sub>).如果“<i>Q</i><sub>1</sub><i>Q</i><sub>2</sub>”为“10”,QB<sub>1</sub>为0 V而QB<sub>2</sub>为<i>V</i><sub>DD</sub>,N<sub>16</sub>关断而N<sub>18</sub>打开,因此存在一条流过N<sub>17</sub>和N<sub>18</sub>的导通电流路径,使得<i>R</i><sub><i>S</i></sub>被置位成较低阻值(对应为<i>R</i><sub>10</sub>).类似地,当“<i>Q</i><sub>1</sub><i>Q</i><sub>2</sub>”为“01”时,N<sub>16</sub>打开而N<sub>18</sub>关断,存在一条流过N<sub>15</sub>和N<sub>16</sub>的导通电流路径,由于所施加的<i>V</i><sub>store_H</sub>高于<i>V</i><sub>store_L</sub>,因此流过N<sub>15</sub>和N<sub>16</sub>的电流比流过N<sub>17</sub>和N<sub>18</sub>的电流更大,从而使得<i>R</i><sub><i>S</i></sub>被置位成更低的阻值(<i>R</i><sub>01</sub>).此外,当“<i>Q</i><sub>1</sub><i>Q</i><sub>2</sub>”为“00”时,两路路径同时导通(N<sub>15</sub>～ N<sub>18</sub>同时打开),<i>R</i><sub><i>S</i></sub>因此被置位成最低阻值状态(<i>R</i><sub>00</sub>).</p>
                </div>
                <h4 class="anchor-tag" id="40" name="40">3.3 <b>数据恢复模式</b></h4>
                <div class="p1">
                    <p id="41">在数据恢复模式中,存储在<i>R</i><sub><i>S</i></sub>中的2 bit SRAM数据值被依次恢复到高位和低位SRAM的存储节点<i>Q</i><sub>1</sub>和<i>Q</i><sub>2</sub>中.MLC-nvSRAM单元的数据恢复模式分为高位恢复和低位恢复阶段.</p>
                </div>
                <div class="p1">
                    <p id="42">如表1所示,在高位恢复阶段中,RSTR<sub>1</sub>置高, N<sub>5</sub>和N<sub>6</sub>被打开.随着<i>V</i><sub>DD1</sub>的上电,<i>Q</i><sub>1</sub>和QB<sub>1</sub>开始分别通过P<sub>1</sub>和P<sub>2</sub>进行充电,并分别经过N<sub>5</sub>/<i>R</i><sub><i>S</i></sub>和N<sub>6</sub>/<i>R</i><sub>r1</sub>进行放电.根据<i>R</i><sub><i>S</i></sub>和<i>R</i><sub><i>r</i>1</sub>阻值的不同,Q<sub>1</sub>和QB<sub>1</sub>对应的放电速度也不同,进而形成电压差.如果<i>R</i><sub><i>S</i></sub>的阻值比<i>R</i><sub><i>r</i>1</sub>小,则通过N<sub>5</sub>和<i>R</i><sub><i>S</i></sub>的电流大于通过N<sub>6</sub>和<i>R</i><sub><i>r</i>1</sub>的电流,因此QB<sub>1</sub>电压的上升速度比<i>Q</i><sub>1</sub>快,即在Q<sub>1</sub>和QB<sub>1</sub>之间建立了一个负的电压差.当QB<sub>1</sub>节点电压超过了N<sub>1</sub>阈值电压后,N<sub>1</sub>被打开,<i>Q</i><sub>1</sub>进一步通过N<sub>1</sub>进行放电,通过由P<sub>1</sub>、P<sub>2</sub>、N<sub>1</sub>和N<sub>2</sub>组成的交叉耦合反相器的正反馈,<i>Q</i><sub>1</sub>和QB<sub>1</sub>的电压被放大并分别接近于0 V和<i>V</i><sub>DD</sub>.当<i>Q</i><sub>1</sub>和QB<sub>1</sub>的电压稳定后,RSTR<sub>1</sub>偏置在0 V,从而Q<sub>1</sub>和QB<sub>1</sub>上的电压进一步被放大到全电压摆幅.类似地,当<i>R</i><sub><i>S</i></sub>的阻值大于<i>R</i><sub><i>r</i>1</sub>时,<i>Q</i><sub>1</sub>和QB<sub>1</sub>在高位恢复阶段被分别恢复到<i>V</i><sub>DD</sub>和0 V.</p>
                </div>
                <div class="p1">
                    <p id="43">在进入到低位恢复阶段时,RSTR<sub>2</sub>转变成高电平,N<sub>11</sub>与N<sub>12</sub>处于导通状态.根据在上一个高位恢复阶段中Q<sub>1</sub>和QB<sub>1</sub>所恢复的逻辑状态,N<sub>13</sub>或者N<sub>14</sub>打开.若Q<sub>1</sub>被恢复成逻辑状态“1”,那么N<sub>13</sub>打开,对应的<i>R</i><sub><i>r</i>3</sub>会被选择作为参考阻值和<i>R</i><sub><i>S</i></sub>进行对比;若QB<sub>1</sub>被恢复成逻辑状态“1”,那么N<sub>12</sub>打开,<i>R</i><sub><i>r</i>2</sub>作为参考阻值和<i>R</i><sub><i>S</i></sub>进行比较.和高位恢复阶段类似,随着<i>V</i><sub>DD2</sub>的上电,Q<sub>2</sub>和QB<sub>2</sub>的逻辑状态恢复与<i>R</i><sub><i>S</i></sub>和参考RRAM(<i>R</i><sub><i>r</i>3</sub>或<i>R</i><sub><i>r</i>2</sub>)的阻值大小相关.若<i>R</i><sub><i>S</i></sub>的阻值低于<i>R</i><sub><i>r</i>3</sub>或<i>R</i><sub><i>r</i>2</sub>,则Q<sub>2</sub>的放电速度快于QB<sub>2</sub>的放电速度,Q<sub>2</sub>和QB<sub>2</sub>最终被分别恢复到逻辑电平“0”和“1”;另外,若<i>R</i><sub><i>S</i></sub>的阻值高于<i>R</i><sub><i>r</i>3</sub>或<i>R</i><sub><i>r</i>2</sub>,则Q<sub>2</sub>和QB<sub>2</sub>被分别恢复到逻辑电平“1”和“0”.</p>
                </div>
                <h4 class="anchor-tag" id="44" name="44">3.4 <b>多值</b>R<sub>S</sub><b>的阻值优化</b></h4>
                <div class="p1">
                    <p id="45">在考虑RRAM阻值扰动的情况下,<i>R</i><sub><i>S</i></sub>的多值分布会影响MLC-RRAM数据恢复率<citation id="61" type="reference"><link href="11" rel="bibliography" /><sup>[<a class="sup">5</a>]</sup></citation>,通过优化中间阻值的大小可以保证MLC-nvSRAM单元数据的正确恢复.根据文献<citation id="62" type="reference">[<a class="sup">5</a>]</citation>所述,多值RRAM电导的线性分布可以实现读出裕度最大化,因此可以提高数据恢复率.此外,根据第3.2节介绍的数据备份模式,被置位成最低阻值<i>R</i><sub>00</sub>时所对应的路径电流是被分别置位成<i>R</i><sub>01</sub>和<i>R</i><sub>10</sub>的路径电流之和.同时,鉴于RRAM电导和流经的限制电流成线性关系<citation id="63" type="reference"><link href="13" rel="bibliography" /><sup>[<a class="sup">6</a>]</sup></citation>,因此本文在假设最低阻值(<i>R</i><sub>00</sub>)为50 kΩ和最高阻值(<i>R</i><sub>11</sub>)为1 MΩ<citation id="64" type="reference"><link href="15" rel="bibliography" /><sup>[<a class="sup">7</a>]</sup></citation>的情况下,优化后的<i>R</i><sub>01</sub>和<i>R</i><sub>10</sub>分别等于77 kΩ和143 kΩ.</p>
                </div>
                <h3 id="46" name="46" class="anchor-tag">4 <b>仿真结果与分析</b></h3>
                <div class="p1">
                    <p id="47">为了评估本文提出的MLC-nvSRAM单元和已有的传统SLC-nvSRAM单元结构,本文基于TSMC 65 nm工艺和Verilog-A RRAM模型<citation id="65" type="reference"><link href="17" rel="bibliography" /><sup>[<a class="sup">8</a>]</sup></citation>,对SRAM读写性能、数据备份和恢复能耗进行仿真分析.其中,仿真温度为25°C,电源电压为1.2 V,RRAM器件的<i>V</i><sub>SET</sub>和<i>V</i><sub>RESET</sub>分别为1 V和-1.4 V,所有MOS管均设为最小尺寸,参考阻值<i>R</i><sub><i>r</i>1</sub>、<i>R</i><sub><i>r</i>2</sub>和<i>R</i><sub><i>r</i>3</sub>分别为100 kΩ,62 kΩ和345 kΩ.</p>
                </div>
                <h4 class="anchor-tag" id="48" name="48">4.1 SRAM<b>读写性能</b></h4>
                <div class="p1">
                    <p id="49">nvSRAM处于正常SRAM读写模式下的仿真数据如表2所列,其中MLC-nvSRAM单元具有与文献<citation id="72" type="reference">[<a class="sup">1</a>,<a class="sup">2</a>]</citation>相同的读噪声容限;同时由于作为读写操作的6管SRAM尺寸相同,MLC-nvSRAM电路还提供与文献<citation id="66" type="reference">[<a class="sup">1</a>]</citation>类似的写裕量、读延时和读/写能耗.文献<citation id="67" type="reference">[<a class="sup">2</a>]</citation>由于增加了额外的写路径,因此比文献<citation id="68" type="reference">[<a class="sup">1</a>]</citation>和本文具有更高的写裕量和更小的写延时;但同时由于其位线寄生电容的增大,文献<citation id="69" type="reference">[<a class="sup">2</a>]</citation>的读延时和读/写能耗也都显著高出文献<citation id="70" type="reference">[<a class="sup">1</a>]</citation>和本文的MLC-nvSRAM.由于本文MLC-nvSRAM的数据备份电路和参考电路增加了SRAM单元中存储节点的寄生电容,因此比文献<citation id="71" type="reference">[<a class="sup">1</a>]</citation>具有更长的写延时.由于写延时仍远小于读延时,MLC-nvSRAM电路较慢的写操作因而并不会降低电路时钟频率.因此,本文提出的MLC-nvSRAM电路保证了SRAM工作模式下的高性能读写操作.</p>
                </div>
                <h4 class="anchor-tag" id="50" name="50">4.2 <b>数据备份和恢复性能</b></h4>
                <div class="p1">
                    <p id="51">在数据备份模式中,文献<citation id="73" type="reference">[<a class="sup">1</a>,<a class="sup">2</a>]</citation>中的SLC-nvSRAM单元中每个SRAM单元均采用了两个单值RRAM进行数据备份,相比而言,本文提出的MLC-nvSRAM单元中每两个SRAM单元仅需一个多值RRAM进行数据备份,因此显著减小了每次数据备份所需写入的RRAM个数.此外,为了达到电阻全摆幅,SLC RRAM在高阻值和低阻值来回切换时所需要的写入电流大,从而消耗的写入能量大.相对而言,MLC RRAM在状态切换时的平均阻值摆幅低.因此, MLC-nvSRAM单元的数据备份能耗相比于文献<citation id="74" type="reference">[<a class="sup">1</a>,<a class="sup">2</a>]</citation>中的SLC-nvSRAM单元分别降低了74.56%和76.80%.</p>
                </div>
                <div class="area_img" id="52">
                    <p class="img_tit"><b>表</b>2 <b>不同</b>nvSRAM<b>电路的</b>SRAM<b>读写性能 和数据备份和恢复能耗</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"></p>
                    <p class="img_note"></p>
                    <table id="52" border="1"><tr><td><br />设计指标</td><td>文献[1]</td><td>文献[2]</td><td>本文</td></tr><tr><td><br />读噪声容限/mV</td><td>170.90</td><td>170.90</td><td>170.90</td></tr><tr><td><br />写裕量/mV</td><td>397.90</td><td>431.80</td><td>397.90</td></tr><tr><td><br />读延时/ps</td><td>260.50</td><td>310.30</td><td>261.90</td></tr><tr><td><br />写延时/ps</td><td>21.95</td><td>18.63</td><td>26.04</td></tr><tr><td><br />读能耗/pJ</td><td>0.95</td><td>1.27</td><td>0.95</td></tr><tr><td><br />写能耗/pJ</td><td>1.65</td><td>2.85</td><td>1.66</td></tr><tr><td><br />数据备份能耗/pJ</td><td>1.14</td><td>1.25</td><td>0.29</td></tr><tr><td><br />数据恢复能耗/fJ</td><td>11.74</td><td>22.12</td><td>40.09</td></tr><tr><td><br />总备份和恢复能耗/pJ</td><td>1.15</td><td>1.27</td><td>0.33</td></tr><tr><td><br />盈亏时间/ms</td><td>156.46</td><td>172.79</td><td>44.90</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <div class="p1">
                    <p id="53">在数据恢复模式中,MLC-nvSRAM高位及低位参考电路中的参考阻值(<i>R</i><sub><i>r</i>1</sub>～<i>R</i><sub><i>r</i>3</sub>)均小于SLC-nvSRAM中的高阻阻值(<i>R</i><sub>11</sub>),从而使得高位及低位参考电路的导通电流更大.MLC-nvSRAM单元的数据恢复能耗因此相比于文献<citation id="76" type="reference">[<a class="sup">1</a>,<a class="sup">2</a>]</citation>分别增加了2.41倍和81.24%.然而,如表2所列,文献<citation id="77" type="reference">[<a class="sup">1</a>,<a class="sup">2</a>]</citation>及本文MLC-nvSRAM单元的数据恢复能耗均远小于对应的数据备份能耗.盈亏时间可用于表征系统总体能效,其定义为系统由于断电带来的漏电能耗降低并能够补偿数据备份及恢复总能耗损失的最短断电时间<citation id="75" type="reference"><link href="5" rel="bibliography" /><sup>[<a class="sup">2</a>]</sup></citation>.如表2所列,MLC-nvSRAM单元的盈亏时间相比于文献<citation id="78" type="reference">[<a class="sup">1</a>,<a class="sup">2</a>]</citation>分别降低了71.30%和74.01%.因此,本文提出的MLC-nvSRAM单元显著提升了电路总体能效.</p>
                </div>
                <h3 id="54" name="54" class="anchor-tag">5 <b>结束语</b></h3>
                <div class="p1">
                    <p id="55">本文利用RRAM的多值存储特性,提出了新型的基于多值RRAM器件的nvSRAM单元电路,设计了多比特数据备份电路和高低位参考电路,在MLC-nvSRAM单元中将每两位SRAM存储值同时备份到同一个四值RRAM中,显著降低了数据备份能耗,并有效提升了电路总体能效.仿真数据表明,本文提出的MLC-nvSRAM电路不仅可以保证正常SRAM工作模式下的高性能读写操作,而且其数据备份能耗和盈亏时间相比于文献<citation id="79" type="reference">[<a class="sup">1</a>,<a class="sup">2</a>]</citation>的降幅分别高达76.80%和74.01%.</p>
                </div>

        <!--brief end-->
        
        <!--conten left  end-->
        <!--增强附件-->
        

        <!--reference start-->
            <div class="reference anchor-tag" id="a_bibliography">
                    <h3>参考文献</h3>
                                        <p id="3">
                            <a id="bibliography_1" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Nonvolatile SRAM (NV-SRAM)using functional MOSFET merged with resistive switching devices">

                                <b>[1]</b> YAMAMOTO S,SHUTO Y,SUGAHARA S.Nonvolatile SRAM(NV-SRAM)using functional MOSFET merged with resistive switching devices[C]//Custom Integrated Circuits Conference.Rome,Italy,2009:531-534.
                            </a>
                        </p>
                        <p id="5">
                            <a id="bibliography_2" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Low store energy, low VDDmin, 8T2R nonvolatile latch and SRAM with vertical-stacked resistive memory (memristor) devices for low power mobile applications">

                                <b>[2]</b> CHIU P F,CHANG M F,WU C W,et al.Low store energy,low vddmin,8T2R nonvolatile latch and SRAM with vertical-stacked resistive memory(memristor)devices for low power mobile applications[J].IEEE Journal of Solid-State Circuits,2012,47(6):1483-1496.
                            </a>
                        </p>
                        <p id="7">
                            <a id="bibliography_3" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Metal–Oxide RRAM">

                                <b>[3]</b> WONG H S P,LEE H Y,YU S,et al.Metal-oxide RRAM[J].the IEEE,2012,100(6):1951-1970.
                            </a>
                        </p>
                        <p id="9">
                            <a id="bibliography_4" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Low power and high speed bipolar switching with a thin reactive Ti buffer layer in robust HfO2 based RRAM">

                                <b>[4]</b> LEE H Y,CHEN P S,WU T Y,et al.Low power and high speed bipolar switching with a thin reactive Ti buffer layer in robust HfO2 based RRAM[C]//International Electron Devices Meeting.San Francisco,CA,USA,2008:1-4.
                            </a>
                        </p>
                        <p id="11">
                            <a id="bibliography_5" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Understanding switching variability and random telegraph noise in resistive RAM">

                                <b>[5]</b> AMBROGIO S,BALATTI S,CUBETA A,et al.Understanding switching variability and random telegraph noise in resistive RAM[C]//International Electron Devices Meeting.Washington,DC,USA,2013:782-785.
                            </a>
                        </p>
                        <p id="13">
                            <a id="bibliography_6" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Understanding the trade-offs in multi-level cell reram memory design">

                                <b>[6]</b> XU C,NIU D,MURALIMANOHAR N,et al.Understanding the trade-offs in multi-level cell ReRAM memory design[C]//Design Automation Conference.Austin,TX,USA,2013:1-6.
                            </a>
                        </p>
                        <p id="15">
                            <a id="bibliography_7" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Bi-layered rram with unlimited endurance and extremelyuniform switching">

                                <b>[7]</b> KIM Y B,LEE S R,LEE D,et al.Bi-layered RRAM with unlimited endurance and extremely uniform switching[C]//Symposium on VLSI Technology.Honolulu,HI,USA,2011:52-53.
                            </a>
                        </p>
                        <p id="17">
                            <a id="bibliography_8" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Compact modeling of RRAM devices and its applications in 1T1R and 1S1R array design">

                                <b>[8]</b> CHEN P Y,YU S.Compact modeling of RRAM devices and its applications in 1T1R and 1S1R array design[J].IEEE Transactions on Electron Devices,2015,62(12):4022-4028.
                            </a>
                        </p>
            </div>
        <!--reference end-->
        <!--footnote start-->
        <!--footnote end-->



    </div>

        <input id="fileid" type="hidden" value="WXYJ201909005" />
        <input id="dpi" type="hidden" value="300" />
    </div>

<script>
var _hmt = _hmt || [];
(function() {
  var hm = document.createElement("script");
  hm.src = "https://hm.baidu.com/hm.js?6e967eb120601ea41b9d312166416aa6";
  var s = document.getElementsByTagName("script")[0];
  s.parentNode.insertBefore(hm, s);
})();
</script>

    


<input id="hid_uid" name="hid_uid" type="hidden" value="WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
<input id="hid_kLogin_headerUrl" name="hid_kLogin_headerUrl" type="hidden" value="/KLogin/Request/GetKHeader.ashx%3Fcallback%3D%3F" />
<input id="hid_kLogin_footerUrl" name="hid_kLogin_footerUrl" type="hidden" value="/KLogin/Request/GetKFooter.ashx%3Fcallback%3D%3F" />
<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXYJ201909005&amp;v=MTExMDc0SDlqTXBvOUZZWVFLREg4NHZSNFQ2ajU0TzN6cXFCdEdGckNVUkxPZVplVnVGeW5rV3I3Sk1qWFNaTEc=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>
<div class="popflow" id="popupTips" style="display: none;">
    <div class="popflowArr"></div>
    <div class="popflowCot">
        <div class="hd"><a href="javascript:void(0);" onclick="$('#popupTips').hide();$('#popupmsg').html('')" class="close">X</a></div>
        <div class="bd">
            <p class="mes" id="popupmsg" name="popupmsg"></p>
          
        </div>
    </div>
</div>
<input type="hidden" id="myexport" value="//kns.cnki.net" />

<input type="hidden" id="KPCAPIPATH" value="//ishufang.cnki.net" />
<input type="hidden" id="CitedTimes" value="" />
<div class="link" id="GLSearch" style="display: none;">
    <i class="icon-trangle"></i>
    <div class="inner">
        <a class="icon" id="copytext">复制</a>
        <a class="icon" target="_blank" onclick="searchCRFD(this)">工具书搜索</a>
    </div>
</div>




<input id="hidVirtualPath" name="hidVirtualPath" type="hidden" value="/kxreader" />
<script src="/kxreader/bundles/detail?v=-ULdk-c6FkZHtJA2KAXPgHnyA8mtgyPnBde_C2VZ2BY1"></script>

<script src="/kxreader/Scripts/layer.min.js" type="text/javascript"></script>

<div id="footerBox" class="rootw footer">
</div>
<script>
    if (typeof FlushLogin == 'function') {
        FlushLogin();
    }
    modifyEcpHeader(true);
</script>

<!--图片放大功能 start-->
<script src="/kxreader/bundles/imagebox?v=W4phPu9SNkGcuPeJclikuVE3PpRyIW_gnfjm_19nynI1"></script>

<script type="text/javascript">
    $(function () {
        var j = $.noConflict();
        j(function () {
            j(".zoom-in,.btn-zoomin").imgbox({
                'alignment': 'center',
                'allowMultiple': false,
                'overlayShow': true
            });
        })
    });
</script>
<!--图片放大功能 end-->
<div class="fixedbar">
    <div class="backtop hiddenV" id="backtop">
        <a id="backTopSide" href="javascript:scroll(0,0);" title=""></a>
    </div>
</div>
<script type="text/javascript" src="/kxreader/Scripts/MathJax-2.6-latest/MathJax.js?config=MML_HTMLorMML-full"></script>

</body>
</html>
