{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1591530157020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1591530157022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 07 14:42:36 2020 " "Processing started: Sun Jun 07 14:42:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1591530157022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1591530157022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW_Test -c HW_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off HW_Test -c HW_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1591530157022 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1591530157630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/counterenvelope.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/counterenvelope.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterEnvelope-rtl " "Found design unit 1: CounterEnvelope-rtl" {  } { { "vhdl/CounterEnvelope.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/CounterEnvelope.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1591530158098 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterEnvelope " "Found entity 1: CounterEnvelope" {  } { { "vhdl/CounterEnvelope.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/CounterEnvelope.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530158098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530158098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Found design unit 1: counter-rtl" {  } { { "vhdl/counter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/counter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1591530158101 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "vhdl/counter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530158101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530158101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-dfl " "Found design unit 1: Adder-dfl" {  } { { "vhdl/Adder.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1591530158104 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "vhdl/Adder.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530158104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530158104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/aux_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vhdl/aux_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aux_package " "Found design unit 1: aux_package" {  } { { "vhdl/aux_package.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/aux_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1591530158107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530158107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-dataflow " "Found design unit 1: FA-dataflow" {  } { { "vhdl/FA.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/FA.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1591530158110 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "vhdl/FA.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/FA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530158110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530158110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/outputselector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/outputselector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outputSelector-ops " "Found design unit 1: outputSelector-ops" {  } { { "vhdl/outputSelector.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/outputSelector.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1591530158112 ""} { "Info" "ISGN_ENTITY_NAME" "1 outputSelector " "Found entity 1: outputSelector" {  } { { "vhdl/outputSelector.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/outputSelector.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530158112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530158112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter-struct " "Found design unit 1: Shifter-struct" {  } { { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1591530158116 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530158116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530158116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arc_sys " "Found design unit 1: top-arc_sys" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1591530158119 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530158119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530158119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/topalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/topalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topALU-ops " "Found design unit 1: topALU-ops" {  } { { "vhdl/topALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/topALU.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1591530158122 ""} { "Info" "ISGN_ENTITY_NAME" "1 topALU " "Found entity 1: topALU" {  } { { "vhdl/topALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/topALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530158122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530158122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-struct " "Found design unit 1: ALU-struct" {  } { { "vhdl/ALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/ALU.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1591530158124 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "vhdl/ALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/ALU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530158124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530158124 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1591530158705 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "STA_Sig top.vhd(73) " "VHDL Process Statement warning at top.vhd(73): signal \"STA_Sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1591530158705 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alast top.vhd(78) " "VHDL Process Statement warning at top.vhd(78): signal \"Alast\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1591530158705 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPClast top.vhd(84) " "VHDL Process Statement warning at top.vhd(84): signal \"OPClast\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1591530158709 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Blast top.vhd(90) " "VHDL Process Statement warning at top.vhd(90): signal \"Blast\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1591530158709 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "topALU topALU:ALUBuild1 " "Elaborating entity \"topALU\" for hierarchy \"topALU:ALUBuild1\"" {  } { { "vhdl/top.vhd" "ALUBuild1" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591530158710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU topALU:ALUBuild1\|ALU:ALUBuild " "Elaborating entity \"ALU\" for hierarchy \"topALU:ALUBuild1\|ALU:ALUBuild\"" {  } { { "vhdl/topALU.vhd" "ALUBuild" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/topALU.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591530158710 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adderCout ALU.vhd(58) " "VHDL Process Statement warning at ALU.vhd(58): signal \"adderCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/ALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/ALU.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1591530158713 "|top|topALU:ALUBuild1|ALU:ALUBuild"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adderRes ALU.vhd(58) " "VHDL Process Statement warning at ALU.vhd(58): signal \"adderRes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/ALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/ALU.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1591530158713 "|top|topALU:ALUBuild1|ALU:ALUBuild"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adderCout ALU.vhd(60) " "VHDL Process Statement warning at ALU.vhd(60): signal \"adderCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/ALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/ALU.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1591530158714 "|top|topALU:ALUBuild1|ALU:ALUBuild"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adderRes ALU.vhd(60) " "VHDL Process Statement warning at ALU.vhd(60): signal \"adderRes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/ALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/ALU.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1591530158714 "|top|topALU:ALUBuild1|ALU:ALUBuild"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adderCout ALU.vhd(61) " "VHDL Process Statement warning at ALU.vhd(61): signal \"adderCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/ALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/ALU.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1591530158714 "|top|topALU:ALUBuild1|ALU:ALUBuild"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adderCout ALU.vhd(63) " "VHDL Process Statement warning at ALU.vhd(63): signal \"adderCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/ALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/ALU.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1591530158714 "|top|topALU:ALUBuild1|ALU:ALUBuild"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adderRes ALU.vhd(63) " "VHDL Process Statement warning at ALU.vhd(63): signal \"adderRes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/ALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/ALU.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1591530158714 "|top|topALU:ALUBuild1|ALU:ALUBuild"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ACC ALU.vhd(68) " "VHDL Process Statement warning at ALU.vhd(68): signal \"ACC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/ALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/ALU.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1591530158714 "|top|topALU:ALUBuild1|ALU:ALUBuild"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder topALU:ALUBuild1\|ALU:ALUBuild\|Adder:AddSub " "Elaborating entity \"Adder\" for hierarchy \"topALU:ALUBuild1\|ALU:ALUBuild\|Adder:AddSub\"" {  } { { "vhdl/ALU.vhd" "AddSub" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/ALU.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591530158716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA topALU:ALUBuild1\|ALU:ALUBuild\|Adder:AddSub\|FA:first " "Elaborating entity \"FA\" for hierarchy \"topALU:ALUBuild1\|ALU:ALUBuild\|Adder:AddSub\|FA:first\"" {  } { { "vhdl/Adder.vhd" "first" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Adder.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591530158718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter topALU:ALUBuild1\|Shifter:ShifterBuild " "Elaborating entity \"Shifter\" for hierarchy \"topALU:ALUBuild1\|Shifter:ShifterBuild\"" {  } { { "vhdl/topALU.vhd" "ShifterBuild" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/topALU.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591530158725 ""}
{ "Warning" "WVRFX_VHDL_RIGHT_BOUND_OF_RANGE_SHOULD_BE_CONSTANT" "Shifter.vhd(59) " "VHDL warning at Shifter.vhd(59): right bound of range must be a constant" {  } { { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 59 0 0 } }  } 0 11792 "VHDL warning at %1!s!: right bound of range must be a constant" 0 0 "" 0 -1 1591530158726 "|top|topALU:ALUBuild1|Shifter:ShifterBuild"}
{ "Warning" "WVRFX_VHDL_RIGHT_BOUND_OF_RANGE_SHOULD_BE_CONSTANT" "Shifter.vhd(75) " "VHDL warning at Shifter.vhd(75): right bound of range must be a constant" {  } { { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 75 0 0 } }  } 0 11792 "VHDL warning at %1!s!: right bound of range must be a constant" 0 0 "" 0 -1 1591530158726 "|top|topALU:ALUBuild1|Shifter:ShifterBuild"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AandCin Shifter.vhd(34) " "VHDL Process Statement warning at Shifter.vhd(34): inferring latch(es) for signal or variable \"AandCin\", which holds its previous value in one or more paths through the process" {  } { { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1591530158726 "|top|topALU:ALUBuild1|Shifter:ShifterBuild"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputSelector topALU:ALUBuild1\|outputSelector:tester " "Elaborating entity \"outputSelector\" for hierarchy \"topALU:ALUBuild1\|outputSelector:tester\"" {  } { { "vhdl/topALU.vhd" "tester" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/topALU.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591530158728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qs14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qs14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qs14 " "Found entity 1: altsyncram_qs14" {  } { { "db/altsyncram_qs14.tdf" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/db/altsyncram_qs14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530159596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530159596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2hq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2hq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2hq1 " "Found entity 1: altsyncram_2hq1" {  } { { "db/altsyncram_2hq1.tdf" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/db/altsyncram_2hq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530159676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530159676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_boc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_boc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_boc " "Found entity 1: mux_boc" {  } { { "db/mux_boc.tdf" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/db/mux_boc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530159849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530159849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530159935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530159935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ci " "Found entity 1: cntr_1ci" {  } { { "db/cntr_1ci.tdf" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/db/cntr_1ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530160071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530160071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530160138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530160138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_45j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_45j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_45j " "Found entity 1: cntr_45j" {  } { { "db/cntr_45j.tdf" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/db/cntr_45j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530160240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530160240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ubi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ubi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ubi " "Found entity 1: cntr_ubi" {  } { { "db/cntr_ubi.tdf" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/db/cntr_ubi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530160323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530160323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530160395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530160395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530160450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530160450 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1 1591530160530 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "topALU:ALUBuild1\|ALU:ALUBuild\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"topALU:ALUBuild1\|ALU:ALUBuild\|Mult0\"" {  } { { "vhdl/ALU.vhd" "Mult0" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/ALU.vhd" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1591530161086 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1591530161086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "topALU:ALUBuild1\|ALU:ALUBuild\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"topALU:ALUBuild1\|ALU:ALUBuild\|lpm_mult:Mult0\"" {  } { { "vhdl/ALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/ALU.vhd" 68 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1591530161134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "topALU:ALUBuild1\|ALU:ALUBuild\|lpm_mult:Mult0 " "Instantiated megafunction \"topALU:ALUBuild1\|ALU:ALUBuild\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591530161136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591530161136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591530161136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591530161136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591530161136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591530161136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591530161136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591530161136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591530161136 ""}  } { { "vhdl/ALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/ALU.vhd" 68 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1591530161136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o5t " "Found entity 1: mult_o5t" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/db/mult_o5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530161192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530161192 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1591530162727 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1591530162727 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 346 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 479 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1591530163217 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1591530163217 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_hub.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1591530163292 "|top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1591530163292 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 57 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 57 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1 1591530164153 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1591530164180 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1591530164180 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cin " "No output dependent on input pin \"cin\"" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591530164370 "|top|cin"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1591530164370 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1391 " "Implemented 1391 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1591530164370 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1591530164370 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1288 " "Implemented 1288 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1591530164370 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1591530164370 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1591530164370 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1591530164370 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1591530164407 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 07 14:42:44 2020 " "Processing ended: Sun Jun 07 14:42:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1591530164407 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1591530164407 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1591530164407 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1591530164407 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1591530165360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1591530165360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 07 14:42:45 2020 " "Processing started: Sun Jun 07 14:42:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1591530165360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1591530165360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HW_Test -c HW_Test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off HW_Test -c HW_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1591530165360 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1591530165564 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HW_Test EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"HW_Test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1591530165581 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1591530165615 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1591530165615 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1591530165806 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1591530165814 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1591530166176 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1591530166176 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1591530166176 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1591530166176 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 3391 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1591530166181 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 3392 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1591530166181 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 3393 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1591530166181 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1591530166181 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1591530166189 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 69 " "No exact pin location assignment(s) for 8 pins of 69 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[0\] " "Pin q\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { q[0] } } } { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 25 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 81 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591530166278 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[1\] " "Pin q\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { q[1] } } } { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 25 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 82 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591530166278 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[2\] " "Pin q\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { q[2] } } } { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 25 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 83 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591530166278 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[3\] " "Pin q\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { q[3] } } } { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 25 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 84 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591530166278 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[4\] " "Pin q\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { q[4] } } } { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 25 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 85 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591530166278 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[5\] " "Pin q\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { q[5] } } } { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 25 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 86 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591530166278 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[6\] " "Pin q\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { q[6] } } } { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 25 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 87 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591530166278 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[7\] " "Pin q\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { q[7] } } } { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 25 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 88 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591530166278 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1591530166278 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1591530166403 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1591530166407 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1591530166407 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1591530166407 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1591530166407 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1591530166449 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux2~4\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166466 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux2~0\|dataa " "Node \"ALUBuild1\|ShifterBuild\|Mux2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166466 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux2~0\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166466 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux2~4\|dataa " "Node \"ALUBuild1\|ShifterBuild\|Mux2~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166466 ""}  } { { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591530166466 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux1~4\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux1~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166468 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux1~0\|dataa " "Node \"ALUBuild1\|ShifterBuild\|Mux1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166468 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux1~0\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166468 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux1~4\|dataa " "Node \"ALUBuild1\|ShifterBuild\|Mux1~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166468 ""}  } { { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591530166468 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux6~4\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux6~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166468 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux6~0\|dataa " "Node \"ALUBuild1\|ShifterBuild\|Mux6~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166468 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux6~0\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166468 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux6~4\|dataa " "Node \"ALUBuild1\|ShifterBuild\|Mux6~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166468 ""}  } { { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591530166468 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux4~4\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux4~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166468 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux4~0\|dataa " "Node \"ALUBuild1\|ShifterBuild\|Mux4~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166468 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux4~0\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166468 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux4~4\|dataa " "Node \"ALUBuild1\|ShifterBuild\|Mux4~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166468 ""}  } { { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591530166468 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux3~4\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux3~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166469 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux3~0\|dataa " "Node \"ALUBuild1\|ShifterBuild\|Mux3~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166469 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux3~0\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166469 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux3~4\|dataa " "Node \"ALUBuild1\|ShifterBuild\|Mux3~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166469 ""}  } { { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591530166469 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux8~6\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux8~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166469 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux8~0\|dataa " "Node \"ALUBuild1\|ShifterBuild\|Mux8~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166469 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux8~0\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166469 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux8~6\|dataa " "Node \"ALUBuild1\|ShifterBuild\|Mux8~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166469 ""}  } { { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591530166469 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux7~4\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux7~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166469 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux7~0\|dataa " "Node \"ALUBuild1\|ShifterBuild\|Mux7~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166469 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux7~0\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166469 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux7~4\|dataa " "Node \"ALUBuild1\|ShifterBuild\|Mux7~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166469 ""}  } { { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591530166469 ""}
{ "Warning" "WSTA_SCC_LOOP" "90 " "Found combinational loop of 90 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|c0~1\|combout " "Node \"ALUBuild1\|ALUBuild\|AddSub\|c0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|first\|cout~0\|datac " "Node \"ALUBuild1\|ALUBuild\|AddSub\|first\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|first\|cout~0\|combout " "Node \"ALUBuild1\|ALUBuild\|AddSub\|first\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:1:chain\|cout~0\|datac " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:1:chain\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:1:chain\|cout~0\|combout " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:1:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:2:chain\|cout~0\|datac " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:2:chain\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:2:chain\|cout~0\|combout " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:2:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:3:chain\|cout~0\|datac " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:3:chain\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:3:chain\|cout~0\|combout " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:3:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:4:chain\|cout~0\|datac " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:4:chain\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:4:chain\|cout~0\|combout " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:4:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:5:chain\|cout~0\|datac " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:5:chain\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:5:chain\|cout~0\|combout " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:5:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:6:chain\|cout~0\|datac " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:6:chain\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:6:chain\|cout~0\|combout " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:6:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|last\|cout~0\|datac " "Node \"ALUBuild1\|ALUBuild\|AddSub\|last\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|last\|cout~0\|combout " "Node \"ALUBuild1\|ALUBuild\|AddSub\|last\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux7~0\|datab " "Node \"ALUBuild1\|ALUBuild\|Mux7~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux7~0\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux7~2\|dataa " "Node \"ALUBuild1\|ALUBuild\|Mux7~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux7~2\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux7~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|HI\[0\]~0\|datab " "Node \"ALUBuild1\|tester\|HI\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|HI\[0\]~0\|combout " "Node \"ALUBuild1\|tester\|HI\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "cinlast~0\|dataa " "Node \"cinlast~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "cinlast~0\|combout " "Node \"cinlast~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|RotateLeft0~15\|datab " "Node \"ALUBuild1\|ShifterBuild\|RotateLeft0~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|RotateLeft0~15\|combout " "Node \"ALUBuild1\|ShifterBuild\|RotateLeft0~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux0~1\|datab " "Node \"ALUBuild1\|ShifterBuild\|Mux0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux0~1\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux0~3\|datab " "Node \"ALUBuild1\|ShifterBuild\|Mux0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux0~3\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux0~2\|datab " "Node \"ALUBuild1\|ShifterBuild\|Mux0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux0~2\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux0~3\|datad " "Node \"ALUBuild1\|ShifterBuild\|Mux0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~3\|datab " "Node \"ALUBuild1\|tester\|Status\[0\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~3\|combout " "Node \"ALUBuild1\|tester\|Status\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "cinlast~0\|datac " "Node \"cinlast~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|RotateRight0~18\|datab " "Node \"ALUBuild1\|ShifterBuild\|RotateRight0~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|RotateRight0~18\|combout " "Node \"ALUBuild1\|ShifterBuild\|RotateRight0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux0~0\|datad " "Node \"ALUBuild1\|ShifterBuild\|Mux0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux0~0\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux0~1\|datad " "Node \"ALUBuild1\|ShifterBuild\|Mux0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux0~2\|dataa " "Node \"ALUBuild1\|ShifterBuild\|Mux0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|c0~1\|datab " "Node \"ALUBuild1\|ALUBuild\|AddSub\|c0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|last\|s~2\|datad " "Node \"ALUBuild1\|ALUBuild\|AddSub\|last\|s~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|last\|s~2\|combout " "Node \"ALUBuild1\|ALUBuild\|AddSub\|last\|s~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux7~3\|datad " "Node \"ALUBuild1\|ALUBuild\|Mux7~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux7~3\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux7~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|HI\[0\]~0\|datac " "Node \"ALUBuild1\|tester\|HI\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux4~1\|datac " "Node \"ALUBuild1\|ALUBuild\|Mux4~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux4~1\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux4~2\|datab " "Node \"ALUBuild1\|ALUBuild\|Mux4~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux4~2\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux0~3\|datac " "Node \"ALUBuild1\|ALUBuild\|Mux0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux0~3\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~2\|datac " "Node \"ALUBuild1\|tester\|Status\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~2\|combout " "Node \"ALUBuild1\|tester\|Status\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~3\|datad " "Node \"ALUBuild1\|tester\|Status\[0\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux4~0\|datac " "Node \"ALUBuild1\|ALUBuild\|Mux4~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux4~0\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~1\|dataa " "Node \"ALUBuild1\|tester\|Status\[0\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~1\|combout " "Node \"ALUBuild1\|tester\|Status\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~2\|datad " "Node \"ALUBuild1\|tester\|Status\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux2~0\|datac " "Node \"ALUBuild1\|ALUBuild\|Mux2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux2~0\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~1\|datac " "Node \"ALUBuild1\|tester\|Status\[0\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux0~2\|datab " "Node \"ALUBuild1\|ALUBuild\|Mux0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux0~2\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux6~0\|datad " "Node \"ALUBuild1\|ALUBuild\|Mux6~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux6~0\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux6~1\|datac " "Node \"ALUBuild1\|ALUBuild\|Mux6~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux6~1\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~0\|datab " "Node \"ALUBuild1\|tester\|Status\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~0\|combout " "Node \"ALUBuild1\|tester\|Status\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "cinlast~0\|datab " "Node \"cinlast~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux5~0\|datad " "Node \"ALUBuild1\|ALUBuild\|Mux5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux5~0\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux5~1\|datac " "Node \"ALUBuild1\|ALUBuild\|Mux5~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux5~1\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~0\|datac " "Node \"ALUBuild1\|tester\|Status\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux3~0\|datad " "Node \"ALUBuild1\|ALUBuild\|Mux3~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux3~0\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux3~1\|datac " "Node \"ALUBuild1\|ALUBuild\|Mux3~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux3~1\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux3~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~1\|datab " "Node \"ALUBuild1\|tester\|Status\[0\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux1~3\|datad " "Node \"ALUBuild1\|ALUBuild\|Mux1~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux1~3\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux1~4\|datac " "Node \"ALUBuild1\|ALUBuild\|Mux1~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux1~4\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux1~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~1\|datad " "Node \"ALUBuild1\|tester\|Status\[0\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530166471 ""}  } { { "vhdl/Adder.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Adder.vhd" 19 -1 0 } } { "vhdl/FA.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/FA.vhd" 6 -1 0 } } { "vhdl/ALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/ALU.vhd" 56 -1 0 } } { "vhdl/outputSelector.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/outputSelector.vhd" 19 -1 0 } } { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 33 -1 0 } } { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 69 -1 0 } } { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 54 -1 0 } } { "vhdl/outputSelector.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/outputSelector.vhd" 20 -1 0 } } { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 84 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591530166471 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "90 " "Design contains combinational loop of 90 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "" 0 -1 1591530166476 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Key2 " "Node: Key2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1591530166478 "|top|Key2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Key0 " "Node: Key0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1591530166478 "|top|Key0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Key3 " "Node: Key3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1591530166478 "|top|Key3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Key1 " "Node: Key1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1591530166482 "|top|Key1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "q_int\[0\] " "Node: q_int\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1591530166482 "|top|q_int[0]"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1591530166500 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1591530166500 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1591530166500 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1591530166500 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1591530166500 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1591530166500 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN E12 (CLK11, LVDSCLK5p, Input)) " "Automatically promoted node clk (placed in PIN E12 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1591530166588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_int\[21\] " "Destination node q_int\[21\]" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 46 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_int[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 26 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530166588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_int\[20\] " "Destination node q_int\[20\]" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 46 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_int[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 286 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530166588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_int\[19\] " "Destination node q_int\[19\]" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 46 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_int[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 285 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530166588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_int\[18\] " "Destination node q_int\[18\]" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 46 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_int[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 284 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530166588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_int\[17\] " "Destination node q_int\[17\]" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 46 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_int[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 283 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530166588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_int\[16\] " "Destination node q_int\[16\]" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 46 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_int[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 282 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530166588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_int\[15\] " "Destination node q_int\[15\]" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 46 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_int[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 281 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530166588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_int\[14\] " "Destination node q_int\[14\]" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 46 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_int[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 280 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530166588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_int\[13\] " "Destination node q_int\[13\]" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 46 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_int[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 279 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530166588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_int\[12\] " "Destination node q_int\[12\]" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 46 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_int[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 278 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530166588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1591530166588 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1591530166588 ""}  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 89 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1591530166588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "q_int\[21\]~71  " "Automatically promoted node q_int\[21\]~71 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1591530166588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_int\[21\] " "Destination node q_int\[21\]" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 46 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_int[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 26 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530166588 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1591530166588 ""}  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 46 0 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q_int\[21\]~71" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_int[21]~71 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 168 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1591530166588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1591530166588 ""}  } { { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 738 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1591530166588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN L2 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node rst (placed in PIN L2 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1591530166590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cinlast~0 " "Destination node cinlast~0" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 33 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cinlast~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 577 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530166590 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1591530166590 ""}  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { rst } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 90 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1591530166590 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1591530166590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 2358 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530166590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 2451 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530166590 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1591530166590 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 821 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 1834 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1591530166590 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1591530166593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 1085 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530166593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 821 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 2206 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530166593 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1591530166593 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 863 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1591530166593 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "topALU:ALUBuild1\|ALU:ALUBuild\|Equal0~1  " "Automatically promoted node topALU:ALUBuild1\|ALU:ALUBuild\|Equal0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1591530166594 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { topALU:ALUBuild1|ALU:ALUBuild|Equal0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 588 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1591530166594 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1591530166594 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1076 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 976 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530166594 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1076 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 977 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530166594 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1090 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 1086 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530166594 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1591530166594 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1090 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 762 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1591530166594 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1591530166799 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1591530166799 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1591530166801 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1591530166802 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1591530166805 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1591530166807 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1591530166830 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Embedded multiplier block " "Packed 8 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1591530166993 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "8 " "Created 8 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1 1591530166993 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1591530166993 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1591530167007 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1591530167007 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1591530167007 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1591530167008 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 35 2 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 35 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1591530167008 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1591530167008 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1591530167008 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1591530167008 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 24 12 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1591530167008 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 38 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1591530167008 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1591530167008 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1591530167008 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1591530167008 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1591530167048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1591530167676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1591530168014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1591530168024 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1591530168813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1591530168813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1591530169249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1591530170280 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1591530170280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1591530170536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1591530170538 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1591530170538 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1591530170538 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1591530170574 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "54 " "Found 54 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[0\] 0 " "Pin \"RES\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[1\] 0 " "Pin \"RES\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[2\] 0 " "Pin \"RES\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[3\] 0 " "Pin \"RES\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[4\] 0 " "Pin \"RES\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[5\] 0 " "Pin \"RES\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[6\] 0 " "Pin \"RES\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[7\] 0 " "Pin \"RES\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[8\] 0 " "Pin \"RES\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[9\] 0 " "Pin \"RES\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[10\] 0 " "Pin \"RES\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[11\] 0 " "Pin \"RES\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[12\] 0 " "Pin \"RES\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[13\] 0 " "Pin \"RES\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[14\] 0 " "Pin \"RES\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[15\] 0 " "Pin \"RES\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STATUS\[0\] 0 " "Pin \"STATUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STATUS\[1\] 0 " "Pin \"STATUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg0\[6\] 0 " "Pin \"seg0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg0\[5\] 0 " "Pin \"seg0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg0\[4\] 0 " "Pin \"seg0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg0\[3\] 0 " "Pin \"seg0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg0\[2\] 0 " "Pin \"seg0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg0\[1\] 0 " "Pin \"seg0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg0\[0\] 0 " "Pin \"seg0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[6\] 0 " "Pin \"seg1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[5\] 0 " "Pin \"seg1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[4\] 0 " "Pin \"seg1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[3\] 0 " "Pin \"seg1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[2\] 0 " "Pin \"seg1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[1\] 0 " "Pin \"seg1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[0\] 0 " "Pin \"seg1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[6\] 0 " "Pin \"seg2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[5\] 0 " "Pin \"seg2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[4\] 0 " "Pin \"seg2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[3\] 0 " "Pin \"seg2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[2\] 0 " "Pin \"seg2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[1\] 0 " "Pin \"seg2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[0\] 0 " "Pin \"seg2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[6\] 0 " "Pin \"seg3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[5\] 0 " "Pin \"seg3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[4\] 0 " "Pin \"seg3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[3\] 0 " "Pin \"seg3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[2\] 0 " "Pin \"seg3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[1\] 0 " "Pin \"seg3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[0\] 0 " "Pin \"seg3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[0\] 0 " "Pin \"q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[1\] 0 " "Pin \"q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[2\] 0 " "Pin \"q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[3\] 0 " "Pin \"q\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[4\] 0 " "Pin \"q\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[5\] 0 " "Pin \"q\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[6\] 0 " "Pin \"q\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[7\] 0 " "Pin \"q\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530170604 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1591530170604 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1591530170809 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1591530170956 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1591530171187 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1591530171416 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1591530171434 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1591530171524 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/output_files/HW_Test.fit.smsg " "Generated suppressed messages file C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/output_files/HW_Test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1591530171741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 137 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 137 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1591530172182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 07 14:42:52 2020 " "Processing ended: Sun Jun 07 14:42:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1591530172182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1591530172182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1591530172182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1591530172182 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1591530173132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1591530173133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 07 14:42:53 2020 " "Processing started: Sun Jun 07 14:42:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1591530173133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1591530173133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off HW_Test -c HW_Test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off HW_Test -c HW_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1591530173133 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1591530174113 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1591530174140 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4588 " "Peak virtual memory: 4588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1591530174630 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 07 14:42:54 2020 " "Processing ended: Sun Jun 07 14:42:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1591530174630 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1591530174630 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1591530174630 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1591530174630 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1591530175250 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1591530175781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1591530175782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 07 14:42:55 2020 " "Processing started: Sun Jun 07 14:42:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1591530175782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1591530175782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta HW_Test -c HW_Test " "Command: quartus_sta HW_Test -c HW_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1591530175782 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1591530175885 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1591530176222 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1591530176288 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1591530176288 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1591530176430 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1591530176454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1591530176454 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1591530176454 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1591530176454 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1591530176466 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux1~4\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux1~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176473 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux1~0\|dataa " "Node \"ALUBuild1\|ShifterBuild\|Mux1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176473 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux1~0\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176473 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux1~4\|datac " "Node \"ALUBuild1\|ShifterBuild\|Mux1~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176473 ""}  } { { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591530176473 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux2~4\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176473 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux2~0\|datad " "Node \"ALUBuild1\|ShifterBuild\|Mux2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176473 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux2~0\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176473 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux2~4\|datad " "Node \"ALUBuild1\|ShifterBuild\|Mux2~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176473 ""}  } { { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591530176473 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux6~4\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux6~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176476 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux6~0\|datad " "Node \"ALUBuild1\|ShifterBuild\|Mux6~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176476 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux6~0\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176476 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux6~4\|datab " "Node \"ALUBuild1\|ShifterBuild\|Mux6~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176476 ""}  } { { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591530176476 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux3~4\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux3~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176476 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux3~0\|dataa " "Node \"ALUBuild1\|ShifterBuild\|Mux3~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176476 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux3~0\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176476 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux3~4\|datad " "Node \"ALUBuild1\|ShifterBuild\|Mux3~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176476 ""}  } { { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591530176476 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux4~4\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux4~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176476 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux4~0\|datab " "Node \"ALUBuild1\|ShifterBuild\|Mux4~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176476 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux4~0\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176476 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux4~4\|dataa " "Node \"ALUBuild1\|ShifterBuild\|Mux4~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176476 ""}  } { { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591530176476 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux8~6\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux8~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176477 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux8~0\|datab " "Node \"ALUBuild1\|ShifterBuild\|Mux8~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176477 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux8~0\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176477 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux8~6\|datad " "Node \"ALUBuild1\|ShifterBuild\|Mux8~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176477 ""}  } { { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591530176477 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux7~4\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux7~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176478 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux7~0\|datab " "Node \"ALUBuild1\|ShifterBuild\|Mux7~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176478 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux7~0\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176478 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux7~4\|datad " "Node \"ALUBuild1\|ShifterBuild\|Mux7~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176478 ""}  } { { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591530176478 ""}
{ "Warning" "WSTA_SCC_LOOP" "90 " "Found combinational loop of 90 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|c0~1\|combout " "Node \"ALUBuild1\|ALUBuild\|AddSub\|c0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|first\|cout~0\|dataa " "Node \"ALUBuild1\|ALUBuild\|AddSub\|first\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|first\|cout~0\|combout " "Node \"ALUBuild1\|ALUBuild\|AddSub\|first\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:1:chain\|cout~0\|datac " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:1:chain\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:1:chain\|cout~0\|combout " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:1:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:2:chain\|cout~0\|datab " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:2:chain\|cout~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:2:chain\|cout~0\|combout " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:2:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:3:chain\|cout~0\|datad " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:3:chain\|cout~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:3:chain\|cout~0\|combout " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:3:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:4:chain\|cout~0\|datab " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:4:chain\|cout~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:4:chain\|cout~0\|combout " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:4:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:5:chain\|cout~0\|dataa " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:5:chain\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:5:chain\|cout~0\|combout " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:5:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:6:chain\|cout~0\|dataa " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:6:chain\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:6:chain\|cout~0\|combout " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:6:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux0~2\|datac " "Node \"ALUBuild1\|ALUBuild\|Mux0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux0~2\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux5~0\|datad " "Node \"ALUBuild1\|ALUBuild\|Mux5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux5~0\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux5~1\|datab " "Node \"ALUBuild1\|ALUBuild\|Mux5~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux5~1\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~0\|dataa " "Node \"ALUBuild1\|tester\|Status\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~0\|combout " "Node \"ALUBuild1\|tester\|Status\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "cinlast~0\|dataa " "Node \"cinlast~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "cinlast~0\|combout " "Node \"cinlast~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux0~2\|datab " "Node \"ALUBuild1\|ShifterBuild\|Mux0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux0~2\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux0~3\|datac " "Node \"ALUBuild1\|ShifterBuild\|Mux0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux0~3\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux0~2\|datac " "Node \"ALUBuild1\|ShifterBuild\|Mux0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~3\|datac " "Node \"ALUBuild1\|tester\|Status\[0\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~3\|combout " "Node \"ALUBuild1\|tester\|Status\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "cinlast~0\|datab " "Node \"cinlast~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|RotateRight0~18\|datad " "Node \"ALUBuild1\|ShifterBuild\|RotateRight0~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|RotateRight0~18\|combout " "Node \"ALUBuild1\|ShifterBuild\|RotateRight0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux0~0\|datad " "Node \"ALUBuild1\|ShifterBuild\|Mux0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux0~0\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux0~1\|datab " "Node \"ALUBuild1\|ShifterBuild\|Mux0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux0~1\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux0~3\|datad " "Node \"ALUBuild1\|ShifterBuild\|Mux0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|RotateLeft0~15\|datad " "Node \"ALUBuild1\|ShifterBuild\|RotateLeft0~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|RotateLeft0~15\|combout " "Node \"ALUBuild1\|ShifterBuild\|RotateLeft0~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux0~1\|datad " "Node \"ALUBuild1\|ShifterBuild\|Mux0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|c0~1\|datab " "Node \"ALUBuild1\|ALUBuild\|AddSub\|c0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux6~0\|datad " "Node \"ALUBuild1\|ALUBuild\|Mux6~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux6~0\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux6~1\|datab " "Node \"ALUBuild1\|ALUBuild\|Mux6~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux6~1\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~0\|datad " "Node \"ALUBuild1\|tester\|Status\[0\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux1~3\|datad " "Node \"ALUBuild1\|ALUBuild\|Mux1~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux1~3\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux1~4\|dataa " "Node \"ALUBuild1\|ALUBuild\|Mux1~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux1~4\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux1~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~1\|dataa " "Node \"ALUBuild1\|tester\|Status\[0\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~1\|combout " "Node \"ALUBuild1\|tester\|Status\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~2\|datac " "Node \"ALUBuild1\|tester\|Status\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~2\|combout " "Node \"ALUBuild1\|tester\|Status\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~3\|datab " "Node \"ALUBuild1\|tester\|Status\[0\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux3~0\|datad " "Node \"ALUBuild1\|ALUBuild\|Mux3~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux3~0\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux3~1\|datac " "Node \"ALUBuild1\|ALUBuild\|Mux3~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux3~1\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux3~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~1\|datab " "Node \"ALUBuild1\|tester\|Status\[0\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux4~1\|dataa " "Node \"ALUBuild1\|ALUBuild\|Mux4~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux4~1\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux4~2\|datab " "Node \"ALUBuild1\|ALUBuild\|Mux4~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux4~2\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux0~3\|datac " "Node \"ALUBuild1\|ALUBuild\|Mux0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux0~3\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~2\|dataa " "Node \"ALUBuild1\|tester\|Status\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux4~0\|datab " "Node \"ALUBuild1\|ALUBuild\|Mux4~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux4~0\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~1\|datac " "Node \"ALUBuild1\|tester\|Status\[0\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux2~0\|datac " "Node \"ALUBuild1\|ALUBuild\|Mux2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux2~0\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~1\|datad " "Node \"ALUBuild1\|tester\|Status\[0\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|last\|cout~0\|dataa " "Node \"ALUBuild1\|ALUBuild\|AddSub\|last\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|last\|cout~0\|combout " "Node \"ALUBuild1\|ALUBuild\|AddSub\|last\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux7~0\|dataa " "Node \"ALUBuild1\|ALUBuild\|Mux7~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux7~0\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux7~2\|datab " "Node \"ALUBuild1\|ALUBuild\|Mux7~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux7~2\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux7~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|HI\[0\]~0\|dataa " "Node \"ALUBuild1\|tester\|HI\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|HI\[0\]~0\|combout " "Node \"ALUBuild1\|tester\|HI\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "cinlast~0\|datad " "Node \"cinlast~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|last\|s~2\|dataa " "Node \"ALUBuild1\|ALUBuild\|AddSub\|last\|s~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|last\|s~2\|combout " "Node \"ALUBuild1\|ALUBuild\|AddSub\|last\|s~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux7~3\|datab " "Node \"ALUBuild1\|ALUBuild\|Mux7~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux7~3\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux7~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|HI\[0\]~0\|datab " "Node \"ALUBuild1\|tester\|HI\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530176479 ""}  } { { "vhdl/Adder.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Adder.vhd" 19 -1 0 } } { "vhdl/FA.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/FA.vhd" 6 -1 0 } } { "vhdl/ALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/ALU.vhd" 56 -1 0 } } { "vhdl/outputSelector.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/outputSelector.vhd" 20 -1 0 } } { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 33 -1 0 } } { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 54 -1 0 } } { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 84 -1 0 } } { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 69 -1 0 } } { "vhdl/outputSelector.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/outputSelector.vhd" 19 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591530176479 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "90 " "Design contains combinational loop of 90 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "" 0 -1 1591530176485 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Key2 " "Node: Key2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1591530176489 "|top|Key2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Key0 " "Node: Key0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1591530176489 "|top|Key0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Key3 " "Node: Key3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1591530176489 "|top|Key3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Key1 " "Node: Key1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1591530176491 "|top|Key1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "q_int\[0\] " "Node: q_int\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1591530176491 "|top|q_int[0]"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1591530176523 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1591530176545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.981 " "Worst-case setup slack is 15.981" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591530176557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591530176557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.981         0.000 clk  " "   15.981         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591530176557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1591530176557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591530176563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591530176563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 clk  " "    0.445         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591530176563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1591530176563 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1591530176569 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1591530176574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.889 " "Worst-case minimum pulse width slack is 8.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591530176577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591530176577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.889         0.000 clk  " "    8.889         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591530176577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.531         0.000 altera_reserved_tck  " "   97.531         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591530176577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1591530176577 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1591530176630 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1591530176631 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Key2 " "Node: Key2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1591530176721 "|top|Key2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Key0 " "Node: Key0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1591530176721 "|top|Key0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Key3 " "Node: Key3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1591530176721 "|top|Key3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Key1 " "Node: Key1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1591530176721 "|top|Key1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "q_int\[0\] " "Node: q_int\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1591530176722 "|top|q_int[0]"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.531 " "Worst-case setup slack is 18.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591530176733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591530176733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.531         0.000 clk  " "   18.531         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591530176733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1591530176733 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1591530176734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.101 " "Worst-case hold slack is -0.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591530176738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591530176738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.101        -0.167 clk  " "   -0.101        -0.167 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591530176738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1591530176738 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1591530176743 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1591530176748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.000 " "Worst-case minimum pulse width slack is 9.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591530176751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591530176751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 clk  " "    9.000         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591530176751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591530176751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1591530176751 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1591530176790 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1591530177060 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1591530177064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 139 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 139 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1591530177150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 07 14:42:57 2020 " "Processing ended: Sun Jun 07 14:42:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1591530177150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1591530177150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1591530177150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1591530177150 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1591530178114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1591530178114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 07 14:42:58 2020 " "Processing started: Sun Jun 07 14:42:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1591530178114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1591530178114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off HW_Test -c HW_Test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off HW_Test -c HW_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1591530178114 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "HW_Test.vho\", \"HW_Test_fast.vho HW_Test_vhd.sdo HW_Test_vhd_fast.sdo C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/simulation/modelsim/ simulation " "Generated files \"HW_Test.vho\", \"HW_Test_fast.vho\", \"HW_Test_vhd.sdo\" and \"HW_Test_vhd_fast.sdo\" in directory \"C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1591530179130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1591530179299 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 07 14:42:59 2020 " "Processing ended: Sun Jun 07 14:42:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1591530179299 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1591530179299 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1591530179299 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1591530179299 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 295 s " "Quartus II Full Compilation was successful. 0 errors, 295 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1591530179946 ""}
