--------------------------------------------------------------------------------
-- Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: J.40
--  \   \         Application: netgen
--  /   /         Filename: PatGen_32_WB_sim.vhd
-- /___/   /\     Timestamp: Wed Jan 28 10:22:37 2009
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -ofmt vhdl -intstyle xflow -w PatGen_32_WB.ngc PatGen_32_WB_sim.vhd 
-- Device	: xc4vfx100ff1152-10
-- Input file	: PatGen_32_WB.ngc
-- Output file	: PatGen_32_WB_sim.vhd
-- # of Entities	: 9
-- Design Name	: PatGen_32_WB
-- Xilinx	: C:\Xilinx
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Development System Reference Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;
-- Library elements added by std2rec from file D:\Telops\Common_HDL\Common_Projects\CAMEL\Pattern_gen\Active-hdl\compile\PatGen_32_WB.vhd
library IEEE;
use IEEE.std_logic_1164.all;
library Common_HDL; 
use Common_HDL.Telops.all;
library work;
use work.DPB_define.all;
use work.CAMEL_define.all;

entity sync_reset_INST_1 is
  port (
    CLK : in STD_LOGIC := 'X'; 
    SRESET : out STD_LOGIC; 
    ARESET : in STD_LOGIC := 'X' 
  );
end sync_reset_INST_1;

architecture STRUCTURE of sync_reset_INST_1 is
  signal temp_1 : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal N01 : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  temp : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => N0,
      PRE => ARESET,
      Q => temp_1
    );
  SRESET_0 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => temp_1,
      PRE => ARESET,
      Q => SRESET
    );
  XST_VCC : VCC
    port map (
      P => N01
    );

end STRUCTURE;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;
-- Library elements added by std2rec from file D:\Telops\Common_HDL\Common_Projects\CAMEL\Pattern_gen\Active-hdl\compile\PatGen_32_WB.vhd
library IEEE;
use IEEE.std_logic_1164.all;
library Common_HDL; 
use Common_HDL.Telops.all;
library work;
use work.DPB_define.all;
use work.CAMEL_define.all;

entity PatGen_WB_interface is
  port (
    FPGA_ID : in STD_LOGIC := 'X'; 
    CLK : in STD_LOGIC := 'X'; 
    KERNEL_DONE : in STD_LOGIC := 'X'; 
    DONE : out STD_LOGIC; 
    ARESET : in STD_LOGIC := 'X'; 
    PG_CTRL_Trig : out STD_LOGIC; 
    WB_MOSI_WE : in STD_LOGIC := 'X'; 
    WB_MISO_ACK : out STD_LOGIC; 
    WB_MOSI_STB : in STD_LOGIC := 'X'; 
    WB_MOSI_CYC : in STD_LOGIC := 'X'; 
    ODD_EVENn : out STD_LOGIC; 
    PG_CTRL_XSize : out STD_LOGIC_VECTOR ( 9 downto 0 ); 
    PG_CTRL_PayloadSize : out STD_LOGIC_VECTOR ( 23 downto 0 ); 
    WB_MISO_DAT : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    PG_CTRL_FrameType : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    PG_CTRL_YSize : out STD_LOGIC_VECTOR ( 9 downto 0 ); 
    PG_CTRL_ImagePause : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    PG_CTRL_ZSize : out STD_LOGIC_VECTOR ( 23 downto 0 ); 
    PG_CTRL_IMGSIZE : out STD_LOGIC_VECTOR ( 19 downto 0 ); 
    PG_CTRL_ROM_Z_START : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    PG_CTRL_DiagSize : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    PG_CTRL_TagSize : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    PG_CTRL_ROM_INIT_INDEX : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    DP_CONF_ARRAY32 : out STD_LOGIC_VECTOR2 ( 18 downto 1 , 31 downto 0 ); 
    PG_CTRL_DiagMode : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    WB_MOSI_ADR : in STD_LOGIC_VECTOR ( 11 downto 0 ); 
    WB_MOSI_DAT : in STD_LOGIC_VECTOR ( 15 downto 0 ) 
  );
end PatGen_WB_interface;

architecture STRUCTURE of PatGen_WB_interface is
  component sync_reset_INST_1
    port (
      CLK : in STD_LOGIC := 'X'; 
      SRESET : out STD_LOGIC; 
      ARESET : in STD_LOGIC := 'X' 
    );
  end component;
  signal NlwRenamedSig_OI_PG_CTRL_Trig : STD_LOGIC; 
  signal WSHB_Interface_SM_FFd1_3 : STD_LOGIC; 
  signal Cfg_ZSize_20_not0001_4 : STD_LOGIC; 
  signal Cfg_PayloadSize_7_not0001 : STD_LOGIC; 
  signal Cfg_ImagePause_not0002 : STD_LOGIC; 
  signal sreset : STD_LOGIC; 
  signal Config_1_not0001 : STD_LOGIC; 
  signal Control_0_not0001_5 : STD_LOGIC; 
  signal Cfg_ZSize_10_not0001 : STD_LOGIC; 
  signal Cfg_TagSize_not0002 : STD_LOGIC; 
  signal Cfg_IMGSIZE_16_not0001_6 : STD_LOGIC; 
  signal Status_7 : STD_LOGIC; 
  signal Control_1_not0001_8 : STD_LOGIC; 
  signal Cfg_PayloadSize_20_not0001_9 : STD_LOGIC; 
  signal Cfg_ROM_Z_START_not0002 : STD_LOGIC; 
  signal Cfg_DiagSize_not0002 : STD_LOGIC; 
  signal Cfg_YSize_not0002 : STD_LOGIC; 
  signal Cfg_ROM_INIT_INDEX_not0002 : STD_LOGIC; 
  signal WB_MISO_DAT_cmp_eq0020 : STD_LOGIC; 
  signal WB_MISO_DAT_cmp_eq0022 : STD_LOGIC; 
  signal WB_MISO_DAT_cmp_eq0023 : STD_LOGIC; 
  signal WB_MISO_DAT_cmp_eq0019 : STD_LOGIC; 
  signal WB_MISO_DAT_cmp_eq0024 : STD_LOGIC; 
  signal Cfg_Trig_mux0001 : STD_LOGIC; 
  signal Cfg_XSize_not0002 : STD_LOGIC; 
  signal Cfg_IMGSIZE_13_not0001 : STD_LOGIC; 
  signal DiagMode_from_ppc_not0002 : STD_LOGIC; 
  signal Last_KERNEL_DONE_10 : STD_LOGIC; 
  signal WB_MISO_DAT_and0000 : STD_LOGIC; 
  signal Config_0_not0001 : STD_LOGIC; 
  signal WSHB_Interface_SM_FFd2_11 : STD_LOGIC; 
  signal NlwRenamedSig_OI_PG_CTRL_FrameType_6_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_PG_CTRL_FrameType_5_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_PG_CTRL_FrameType_2_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_PG_CTRL_FrameType_0_Q : STD_LOGIC; 
  signal WSHB_Interface_SM_FFd2_In : STD_LOGIC; 
  signal WSHB_Interface_SM_FFd1_In_12 : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal N7 : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal N11 : STD_LOGIC; 
  signal N21 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal N17 : STD_LOGIC; 
  signal N221 : STD_LOGIC; 
  signal N241 : STD_LOGIC; 
  signal N29 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_5_map4 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_5_map5 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_5_map15 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_5_map17 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_4_map4 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_4_map5 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_4_map15 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_4_map17 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_3_map4 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_3_map5 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_3_map15 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_3_map17 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_2_map4 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_2_map5 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_2_map15 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_2_map17 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_1_map4 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_1_map5 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_1_map15 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_1_map17 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_0_map4 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_0_map5 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_0_map10 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_0_map15 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_0_map20 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_7_map1 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_7_map4 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_7_map8 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_7_map10 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_7_map21 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_6_map1 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_6_map4 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_6_map8 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_6_map10 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_6_map21 : STD_LOGIC; 
  signal N403 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_9_map8 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_9_map12 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_9_map18 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_9_map19 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_9_map21 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_9_map22 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_9_map27 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_9_map35 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_9_map40 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_9_map46 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_8_map8 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_8_map12 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_8_map18 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_8_map19 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_8_map21 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_8_map22 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_8_map27 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_8_map35 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_8_map40 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_8_map46 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_11_map7 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_11_map8 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_11_map17 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_11_map19 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_11_map31 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_11_map32 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_11_map39 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_11_map44 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_11_map50 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_11_map52 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_10_map7 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_10_map8 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_10_map17 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_10_map19 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_10_map31 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_10_map32 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_10_map35 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_10_map39 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_10_map44 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_10_map50 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_10_map52 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_15_map14 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_15_map18 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_15_map29 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_15_map41 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_15_map42 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_15_map45 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_15_map51 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_15_map55 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_15_map58 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_15_map63 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_14_map5 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_14_map12 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_14_map19 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_14_map25 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_14_map39 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_14_map40 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_14_map43 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_14_map49 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_14_map54 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_14_map55 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_13_map5 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_13_map12 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_13_map19 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_13_map25 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_13_map39 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_13_map40 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_13_map43 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_13_map49 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_13_map54 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_13_map55 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_12_map3 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_12_map5 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_12_map12 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_12_map19 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_12_map25 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_12_map39 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_12_map40 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_12_map43 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_12_map49 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_12_map54 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_12_map55 : STD_LOGIC; 
  signal N1515 : STD_LOGIC; 
  signal N1516 : STD_LOGIC; 
  signal N1517 : STD_LOGIC; 
  signal N1518 : STD_LOGIC; 
  signal N1519 : STD_LOGIC; 
  signal N1520 : STD_LOGIC; 
  signal N1521 : STD_LOGIC; 
  signal N1523 : STD_LOGIC; 
  signal N1524 : STD_LOGIC; 
  signal N1526 : STD_LOGIC; 
  signal N1527 : STD_LOGIC; 
  signal N1528 : STD_LOGIC; 
  signal N1530 : STD_LOGIC; 
  signal N1532 : STD_LOGIC; 
  signal N1534 : STD_LOGIC; 
  signal N1536 : STD_LOGIC; 
  signal N1538 : STD_LOGIC; 
  signal N1540 : STD_LOGIC; 
  signal N1542 : STD_LOGIC; 
  signal N1544 : STD_LOGIC; 
  signal N1546 : STD_LOGIC; 
  signal N1548 : STD_LOGIC; 
  signal N1550 : STD_LOGIC; 
  signal N1562 : STD_LOGIC; 
  signal N1564 : STD_LOGIC; 
  signal N1565 : STD_LOGIC; 
  signal N1566 : STD_LOGIC; 
  signal N1567 : STD_LOGIC; 
  signal N1568 : STD_LOGIC; 
  signal N1569 : STD_LOGIC; 
  signal N1570 : STD_LOGIC; 
  signal N1571 : STD_LOGIC; 
  signal N1572 : STD_LOGIC; 
  signal N1573 : STD_LOGIC; 
  signal N1574 : STD_LOGIC; 
  signal N1575 : STD_LOGIC; 
  signal N1576 : STD_LOGIC; 
  signal N1577 : STD_LOGIC; 
  signal N1578 : STD_LOGIC; 
  signal N1579 : STD_LOGIC; 
  signal N1580 : STD_LOGIC; 
  signal N1581 : STD_LOGIC; 
  signal N1582 : STD_LOGIC; 
  signal N1583 : STD_LOGIC; 
  signal N1584 : STD_LOGIC; 
  signal N1585 : STD_LOGIC; 
  signal N1586 : STD_LOGIC; 
  signal N1587 : STD_LOGIC; 
  signal N1588 : STD_LOGIC; 
  signal N1589 : STD_LOGIC; 
  signal N1590 : STD_LOGIC; 
  signal N1591 : STD_LOGIC; 
  signal N1592 : STD_LOGIC; 
  signal N1593 : STD_LOGIC; 
  signal N1594 : STD_LOGIC; 
  signal N1595 : STD_LOGIC; 
  signal N1596 : STD_LOGIC; 
  signal N1597 : STD_LOGIC; 
  signal N1598 : STD_LOGIC; 
  signal N1599 : STD_LOGIC; 
  signal N1608 : STD_LOGIC; 
  signal NlwRenamedSig_OI_PG_CTRL_XSize : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal NlwRenamedSig_OI_PG_CTRL_PayloadSize : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal NlwRenamedSig_OI_PG_CTRL_YSize : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal NlwRenamedSig_OI_PG_CTRL_ImagePause : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal NlwRenamedSig_OI_PG_CTRL_ZSize : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal NlwRenamedSig_OI_PG_CTRL_IMGSIZE : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal NlwRenamedSig_OI_PG_CTRL_ROM_Z_START : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal NlwRenamedSig_OI_PG_CTRL_DiagSize : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal NlwRenamedSig_OI_PG_CTRL_TagSize : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal NlwRenamedSig_OI_PG_CTRL_DiagMode : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal DiagMode_from_ppc : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Control : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal Config_13 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
begin
  PG_CTRL_Trig <= NlwRenamedSig_OI_PG_CTRL_Trig;
  PG_CTRL_XSize(9) <= NlwRenamedSig_OI_PG_CTRL_XSize(9);
  PG_CTRL_XSize(8) <= NlwRenamedSig_OI_PG_CTRL_XSize(8);
  PG_CTRL_XSize(7) <= NlwRenamedSig_OI_PG_CTRL_XSize(7);
  PG_CTRL_XSize(6) <= NlwRenamedSig_OI_PG_CTRL_XSize(6);
  PG_CTRL_XSize(5) <= NlwRenamedSig_OI_PG_CTRL_XSize(5);
  PG_CTRL_XSize(4) <= NlwRenamedSig_OI_PG_CTRL_XSize(4);
  PG_CTRL_XSize(3) <= NlwRenamedSig_OI_PG_CTRL_XSize(3);
  PG_CTRL_XSize(2) <= NlwRenamedSig_OI_PG_CTRL_XSize(2);
  PG_CTRL_XSize(1) <= NlwRenamedSig_OI_PG_CTRL_XSize(1);
  PG_CTRL_XSize(0) <= NlwRenamedSig_OI_PG_CTRL_XSize(0);
  PG_CTRL_PayloadSize(23) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(23);
  PG_CTRL_PayloadSize(22) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(22);
  PG_CTRL_PayloadSize(21) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(21);
  PG_CTRL_PayloadSize(20) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(20);
  PG_CTRL_PayloadSize(19) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(19);
  PG_CTRL_PayloadSize(18) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(18);
  PG_CTRL_PayloadSize(17) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(17);
  PG_CTRL_PayloadSize(16) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(16);
  PG_CTRL_PayloadSize(15) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(15);
  PG_CTRL_PayloadSize(14) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(14);
  PG_CTRL_PayloadSize(13) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(13);
  PG_CTRL_PayloadSize(12) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(12);
  PG_CTRL_PayloadSize(11) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(11);
  PG_CTRL_PayloadSize(10) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(10);
  PG_CTRL_PayloadSize(9) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(9);
  PG_CTRL_PayloadSize(8) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(8);
  PG_CTRL_PayloadSize(7) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(7);
  PG_CTRL_PayloadSize(6) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(6);
  PG_CTRL_PayloadSize(5) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(5);
  PG_CTRL_PayloadSize(4) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(4);
  PG_CTRL_PayloadSize(3) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(3);
  PG_CTRL_PayloadSize(2) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(2);
  PG_CTRL_PayloadSize(1) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(1);
  PG_CTRL_PayloadSize(0) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(0);
  PG_CTRL_FrameType(6) <= NlwRenamedSig_OI_PG_CTRL_FrameType_6_Q;
  PG_CTRL_FrameType(5) <= NlwRenamedSig_OI_PG_CTRL_FrameType_5_Q;
  PG_CTRL_FrameType(2) <= NlwRenamedSig_OI_PG_CTRL_FrameType_2_Q;
  PG_CTRL_FrameType(0) <= NlwRenamedSig_OI_PG_CTRL_FrameType_0_Q;
  PG_CTRL_YSize(9) <= NlwRenamedSig_OI_PG_CTRL_YSize(9);
  PG_CTRL_YSize(8) <= NlwRenamedSig_OI_PG_CTRL_YSize(8);
  PG_CTRL_YSize(7) <= NlwRenamedSig_OI_PG_CTRL_YSize(7);
  PG_CTRL_YSize(6) <= NlwRenamedSig_OI_PG_CTRL_YSize(6);
  PG_CTRL_YSize(5) <= NlwRenamedSig_OI_PG_CTRL_YSize(5);
  PG_CTRL_YSize(4) <= NlwRenamedSig_OI_PG_CTRL_YSize(4);
  PG_CTRL_YSize(3) <= NlwRenamedSig_OI_PG_CTRL_YSize(3);
  PG_CTRL_YSize(2) <= NlwRenamedSig_OI_PG_CTRL_YSize(2);
  PG_CTRL_YSize(1) <= NlwRenamedSig_OI_PG_CTRL_YSize(1);
  PG_CTRL_YSize(0) <= NlwRenamedSig_OI_PG_CTRL_YSize(0);
  PG_CTRL_ImagePause(15) <= NlwRenamedSig_OI_PG_CTRL_ImagePause(15);
  PG_CTRL_ImagePause(14) <= NlwRenamedSig_OI_PG_CTRL_ImagePause(14);
  PG_CTRL_ImagePause(13) <= NlwRenamedSig_OI_PG_CTRL_ImagePause(13);
  PG_CTRL_ImagePause(12) <= NlwRenamedSig_OI_PG_CTRL_ImagePause(12);
  PG_CTRL_ImagePause(11) <= NlwRenamedSig_OI_PG_CTRL_ImagePause(11);
  PG_CTRL_ImagePause(10) <= NlwRenamedSig_OI_PG_CTRL_ImagePause(10);
  PG_CTRL_ImagePause(9) <= NlwRenamedSig_OI_PG_CTRL_ImagePause(9);
  PG_CTRL_ImagePause(8) <= NlwRenamedSig_OI_PG_CTRL_ImagePause(8);
  PG_CTRL_ImagePause(7) <= NlwRenamedSig_OI_PG_CTRL_ImagePause(7);
  PG_CTRL_ImagePause(6) <= NlwRenamedSig_OI_PG_CTRL_ImagePause(6);
  PG_CTRL_ImagePause(5) <= NlwRenamedSig_OI_PG_CTRL_ImagePause(5);
  PG_CTRL_ImagePause(4) <= NlwRenamedSig_OI_PG_CTRL_ImagePause(4);
  PG_CTRL_ImagePause(3) <= NlwRenamedSig_OI_PG_CTRL_ImagePause(3);
  PG_CTRL_ImagePause(2) <= NlwRenamedSig_OI_PG_CTRL_ImagePause(2);
  PG_CTRL_ImagePause(1) <= NlwRenamedSig_OI_PG_CTRL_ImagePause(1);
  PG_CTRL_ImagePause(0) <= NlwRenamedSig_OI_PG_CTRL_ImagePause(0);
  PG_CTRL_ZSize(23) <= NlwRenamedSig_OI_PG_CTRL_ZSize(23);
  PG_CTRL_ZSize(22) <= NlwRenamedSig_OI_PG_CTRL_ZSize(22);
  PG_CTRL_ZSize(21) <= NlwRenamedSig_OI_PG_CTRL_ZSize(21);
  PG_CTRL_ZSize(20) <= NlwRenamedSig_OI_PG_CTRL_ZSize(20);
  PG_CTRL_ZSize(19) <= NlwRenamedSig_OI_PG_CTRL_ZSize(19);
  PG_CTRL_ZSize(18) <= NlwRenamedSig_OI_PG_CTRL_ZSize(18);
  PG_CTRL_ZSize(17) <= NlwRenamedSig_OI_PG_CTRL_ZSize(17);
  PG_CTRL_ZSize(16) <= NlwRenamedSig_OI_PG_CTRL_ZSize(16);
  PG_CTRL_ZSize(15) <= NlwRenamedSig_OI_PG_CTRL_ZSize(15);
  PG_CTRL_ZSize(14) <= NlwRenamedSig_OI_PG_CTRL_ZSize(14);
  PG_CTRL_ZSize(13) <= NlwRenamedSig_OI_PG_CTRL_ZSize(13);
  PG_CTRL_ZSize(12) <= NlwRenamedSig_OI_PG_CTRL_ZSize(12);
  PG_CTRL_ZSize(11) <= NlwRenamedSig_OI_PG_CTRL_ZSize(11);
  PG_CTRL_ZSize(10) <= NlwRenamedSig_OI_PG_CTRL_ZSize(10);
  PG_CTRL_ZSize(9) <= NlwRenamedSig_OI_PG_CTRL_ZSize(9);
  PG_CTRL_ZSize(8) <= NlwRenamedSig_OI_PG_CTRL_ZSize(8);
  PG_CTRL_ZSize(7) <= NlwRenamedSig_OI_PG_CTRL_ZSize(7);
  PG_CTRL_ZSize(6) <= NlwRenamedSig_OI_PG_CTRL_ZSize(6);
  PG_CTRL_ZSize(5) <= NlwRenamedSig_OI_PG_CTRL_ZSize(5);
  PG_CTRL_ZSize(4) <= NlwRenamedSig_OI_PG_CTRL_ZSize(4);
  PG_CTRL_ZSize(3) <= NlwRenamedSig_OI_PG_CTRL_ZSize(3);
  PG_CTRL_ZSize(2) <= NlwRenamedSig_OI_PG_CTRL_ZSize(2);
  PG_CTRL_ZSize(1) <= NlwRenamedSig_OI_PG_CTRL_ZSize(1);
  PG_CTRL_ZSize(0) <= NlwRenamedSig_OI_PG_CTRL_ZSize(0);
  PG_CTRL_IMGSIZE(19) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(19);
  PG_CTRL_IMGSIZE(18) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(18);
  PG_CTRL_IMGSIZE(17) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(17);
  PG_CTRL_IMGSIZE(16) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(16);
  PG_CTRL_IMGSIZE(15) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(15);
  PG_CTRL_IMGSIZE(14) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(14);
  PG_CTRL_IMGSIZE(13) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(13);
  PG_CTRL_IMGSIZE(12) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(12);
  PG_CTRL_IMGSIZE(11) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(11);
  PG_CTRL_IMGSIZE(10) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(10);
  PG_CTRL_IMGSIZE(9) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(9);
  PG_CTRL_IMGSIZE(8) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(8);
  PG_CTRL_IMGSIZE(7) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(7);
  PG_CTRL_IMGSIZE(6) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(6);
  PG_CTRL_IMGSIZE(5) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(5);
  PG_CTRL_IMGSIZE(4) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(4);
  PG_CTRL_IMGSIZE(3) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(3);
  PG_CTRL_IMGSIZE(2) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(2);
  PG_CTRL_IMGSIZE(1) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(1);
  PG_CTRL_IMGSIZE(0) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(0);
  PG_CTRL_ROM_Z_START(15) <= NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(15);
  PG_CTRL_ROM_Z_START(14) <= NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(14);
  PG_CTRL_ROM_Z_START(13) <= NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(13);
  PG_CTRL_ROM_Z_START(12) <= NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(12);
  PG_CTRL_ROM_Z_START(11) <= NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(11);
  PG_CTRL_ROM_Z_START(10) <= NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(10);
  PG_CTRL_ROM_Z_START(9) <= NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(9);
  PG_CTRL_ROM_Z_START(8) <= NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(8);
  PG_CTRL_ROM_Z_START(7) <= NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(7);
  PG_CTRL_ROM_Z_START(6) <= NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(6);
  PG_CTRL_ROM_Z_START(5) <= NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(5);
  PG_CTRL_ROM_Z_START(4) <= NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(4);
  PG_CTRL_ROM_Z_START(3) <= NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(3);
  PG_CTRL_ROM_Z_START(2) <= NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(2);
  PG_CTRL_ROM_Z_START(1) <= NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(1);
  PG_CTRL_ROM_Z_START(0) <= NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(0);
  PG_CTRL_DiagSize(15) <= NlwRenamedSig_OI_PG_CTRL_DiagSize(15);
  PG_CTRL_DiagSize(14) <= NlwRenamedSig_OI_PG_CTRL_DiagSize(14);
  PG_CTRL_DiagSize(13) <= NlwRenamedSig_OI_PG_CTRL_DiagSize(13);
  PG_CTRL_DiagSize(12) <= NlwRenamedSig_OI_PG_CTRL_DiagSize(12);
  PG_CTRL_DiagSize(11) <= NlwRenamedSig_OI_PG_CTRL_DiagSize(11);
  PG_CTRL_DiagSize(10) <= NlwRenamedSig_OI_PG_CTRL_DiagSize(10);
  PG_CTRL_DiagSize(9) <= NlwRenamedSig_OI_PG_CTRL_DiagSize(9);
  PG_CTRL_DiagSize(8) <= NlwRenamedSig_OI_PG_CTRL_DiagSize(8);
  PG_CTRL_DiagSize(7) <= NlwRenamedSig_OI_PG_CTRL_DiagSize(7);
  PG_CTRL_DiagSize(6) <= NlwRenamedSig_OI_PG_CTRL_DiagSize(6);
  PG_CTRL_DiagSize(5) <= NlwRenamedSig_OI_PG_CTRL_DiagSize(5);
  PG_CTRL_DiagSize(4) <= NlwRenamedSig_OI_PG_CTRL_DiagSize(4);
  PG_CTRL_DiagSize(3) <= NlwRenamedSig_OI_PG_CTRL_DiagSize(3);
  PG_CTRL_DiagSize(2) <= NlwRenamedSig_OI_PG_CTRL_DiagSize(2);
  PG_CTRL_DiagSize(1) <= NlwRenamedSig_OI_PG_CTRL_DiagSize(1);
  PG_CTRL_DiagSize(0) <= NlwRenamedSig_OI_PG_CTRL_DiagSize(0);
  PG_CTRL_TagSize(7) <= NlwRenamedSig_OI_PG_CTRL_TagSize(7);
  PG_CTRL_TagSize(6) <= NlwRenamedSig_OI_PG_CTRL_TagSize(6);
  PG_CTRL_TagSize(5) <= NlwRenamedSig_OI_PG_CTRL_TagSize(5);
  PG_CTRL_TagSize(4) <= NlwRenamedSig_OI_PG_CTRL_TagSize(4);
  PG_CTRL_TagSize(3) <= NlwRenamedSig_OI_PG_CTRL_TagSize(3);
  PG_CTRL_TagSize(2) <= NlwRenamedSig_OI_PG_CTRL_TagSize(2);
  PG_CTRL_TagSize(1) <= NlwRenamedSig_OI_PG_CTRL_TagSize(1);
  PG_CTRL_TagSize(0) <= NlwRenamedSig_OI_PG_CTRL_TagSize(0);
  PG_CTRL_ROM_INIT_INDEX(15) <= NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(15);
  PG_CTRL_ROM_INIT_INDEX(14) <= NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(14);
  PG_CTRL_ROM_INIT_INDEX(13) <= NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(13);
  PG_CTRL_ROM_INIT_INDEX(12) <= NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(12);
  PG_CTRL_ROM_INIT_INDEX(11) <= NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(11);
  PG_CTRL_ROM_INIT_INDEX(10) <= NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(10);
  PG_CTRL_ROM_INIT_INDEX(9) <= NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(9);
  PG_CTRL_ROM_INIT_INDEX(8) <= NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(8);
  PG_CTRL_ROM_INIT_INDEX(7) <= NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(7);
  PG_CTRL_ROM_INIT_INDEX(6) <= NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(6);
  PG_CTRL_ROM_INIT_INDEX(5) <= NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(5);
  PG_CTRL_ROM_INIT_INDEX(4) <= NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(4);
  PG_CTRL_ROM_INIT_INDEX(3) <= NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(3);
  PG_CTRL_ROM_INIT_INDEX(2) <= NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(2);
  PG_CTRL_ROM_INIT_INDEX(1) <= NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(1);
  PG_CTRL_ROM_INIT_INDEX(0) <= NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(0);
  PG_CTRL_DiagMode(3) <= NlwRenamedSig_OI_PG_CTRL_DiagMode(3);
  PG_CTRL_DiagMode(2) <= NlwRenamedSig_OI_PG_CTRL_DiagMode(2);
  PG_CTRL_DiagMode(1) <= NlwRenamedSig_OI_PG_CTRL_DiagMode(1);
  PG_CTRL_DiagMode(0) <= NlwRenamedSig_OI_PG_CTRL_DiagMode(0);
  Cfg_IMGSIZE_13 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_13_not0001,
      D => WB_MOSI_DAT(13),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(13)
    );
  Cfg_PayloadSize_7 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_7_not0001,
      D => WB_MOSI_DAT(7),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(7)
    );
  Cfg_ImagePause_0 : FDE
    port map (
      C => CLK,
      CE => Cfg_ImagePause_not0002,
      D => WB_MOSI_DAT(0),
      Q => NlwRenamedSig_OI_PG_CTRL_ImagePause(0)
    );
  Cfg_ImagePause_1 : FDE
    port map (
      C => CLK,
      CE => Cfg_ImagePause_not0002,
      D => WB_MOSI_DAT(1),
      Q => NlwRenamedSig_OI_PG_CTRL_ImagePause(1)
    );
  Cfg_ImagePause_2 : FDE
    port map (
      C => CLK,
      CE => Cfg_ImagePause_not0002,
      D => WB_MOSI_DAT(2),
      Q => NlwRenamedSig_OI_PG_CTRL_ImagePause(2)
    );
  Cfg_ImagePause_3 : FDE
    port map (
      C => CLK,
      CE => Cfg_ImagePause_not0002,
      D => WB_MOSI_DAT(3),
      Q => NlwRenamedSig_OI_PG_CTRL_ImagePause(3)
    );
  Cfg_ImagePause_4 : FDE
    port map (
      C => CLK,
      CE => Cfg_ImagePause_not0002,
      D => WB_MOSI_DAT(4),
      Q => NlwRenamedSig_OI_PG_CTRL_ImagePause(4)
    );
  Cfg_ImagePause_5 : FDE
    port map (
      C => CLK,
      CE => Cfg_ImagePause_not0002,
      D => WB_MOSI_DAT(5),
      Q => NlwRenamedSig_OI_PG_CTRL_ImagePause(5)
    );
  Cfg_ImagePause_6 : FDE
    port map (
      C => CLK,
      CE => Cfg_ImagePause_not0002,
      D => WB_MOSI_DAT(6),
      Q => NlwRenamedSig_OI_PG_CTRL_ImagePause(6)
    );
  Cfg_ImagePause_7 : FDE
    port map (
      C => CLK,
      CE => Cfg_ImagePause_not0002,
      D => WB_MOSI_DAT(7),
      Q => NlwRenamedSig_OI_PG_CTRL_ImagePause(7)
    );
  Cfg_ImagePause_8 : FDE
    port map (
      C => CLK,
      CE => Cfg_ImagePause_not0002,
      D => WB_MOSI_DAT(8),
      Q => NlwRenamedSig_OI_PG_CTRL_ImagePause(8)
    );
  Cfg_ImagePause_9 : FDE
    port map (
      C => CLK,
      CE => Cfg_ImagePause_not0002,
      D => WB_MOSI_DAT(9),
      Q => NlwRenamedSig_OI_PG_CTRL_ImagePause(9)
    );
  Cfg_ImagePause_10 : FDE
    port map (
      C => CLK,
      CE => Cfg_ImagePause_not0002,
      D => WB_MOSI_DAT(10),
      Q => NlwRenamedSig_OI_PG_CTRL_ImagePause(10)
    );
  Cfg_ImagePause_11 : FDE
    port map (
      C => CLK,
      CE => Cfg_ImagePause_not0002,
      D => WB_MOSI_DAT(11),
      Q => NlwRenamedSig_OI_PG_CTRL_ImagePause(11)
    );
  Cfg_ImagePause_12 : FDE
    port map (
      C => CLK,
      CE => Cfg_ImagePause_not0002,
      D => WB_MOSI_DAT(12),
      Q => NlwRenamedSig_OI_PG_CTRL_ImagePause(12)
    );
  Cfg_ImagePause_13 : FDE
    port map (
      C => CLK,
      CE => Cfg_ImagePause_not0002,
      D => WB_MOSI_DAT(13),
      Q => NlwRenamedSig_OI_PG_CTRL_ImagePause(13)
    );
  Cfg_ImagePause_14 : FDE
    port map (
      C => CLK,
      CE => Cfg_ImagePause_not0002,
      D => WB_MOSI_DAT(14),
      Q => NlwRenamedSig_OI_PG_CTRL_ImagePause(14)
    );
  Cfg_ImagePause_15 : FDE
    port map (
      C => CLK,
      CE => Cfg_ImagePause_not0002,
      D => WB_MOSI_DAT(15),
      Q => NlwRenamedSig_OI_PG_CTRL_ImagePause(15)
    );
  Cfg_IMGSIZE_2 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_13_not0001,
      D => WB_MOSI_DAT(2),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(2)
    );
  Cfg_PayloadSize_8 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_7_not0001,
      D => WB_MOSI_DAT(8),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(8)
    );
  Cfg_IMGSIZE_14 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_13_not0001,
      D => WB_MOSI_DAT(14),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(14)
    );
  Cfg_PayloadSize_9 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_7_not0001,
      D => WB_MOSI_DAT(9),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(9)
    );
  Cfg_IMGSIZE_3 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_13_not0001,
      D => WB_MOSI_DAT(3),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(3)
    );
  Cfg_IMGSIZE_15 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_13_not0001,
      D => WB_MOSI_DAT(15),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(15)
    );
  Cfg_IMGSIZE_5 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_13_not0001,
      D => WB_MOSI_DAT(5),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(5)
    );
  Cfg_IMGSIZE_4 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_13_not0001,
      D => WB_MOSI_DAT(4),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(4)
    );
  Cfg_IMGSIZE_16 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_16_not0001_6,
      D => WB_MOSI_DAT(0),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(16)
    );
  Cfg_IMGSIZE_18 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_16_not0001_6,
      D => WB_MOSI_DAT(2),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(18)
    );
  Cfg_IMGSIZE_17 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_16_not0001_6,
      D => WB_MOSI_DAT(1),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(17)
    );
  Cfg_IMGSIZE_6 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_13_not0001,
      D => WB_MOSI_DAT(6),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(6)
    );
  Cfg_IMGSIZE_19 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_16_not0001_6,
      D => WB_MOSI_DAT(3),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(19)
    );
  Cfg_PayloadSize_10 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_7_not0001,
      D => WB_MOSI_DAT(10),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(10)
    );
  Cfg_IMGSIZE_7 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_13_not0001,
      D => WB_MOSI_DAT(7),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(7)
    );
  Cfg_PayloadSize_11 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_7_not0001,
      D => WB_MOSI_DAT(11),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(11)
    );
  Cfg_IMGSIZE_8 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_13_not0001,
      D => WB_MOSI_DAT(8),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(8)
    );
  Cfg_TagSize_0 : FDE
    port map (
      C => CLK,
      CE => Cfg_TagSize_not0002,
      D => WB_MOSI_DAT(0),
      Q => NlwRenamedSig_OI_PG_CTRL_TagSize(0)
    );
  Cfg_TagSize_1 : FDE
    port map (
      C => CLK,
      CE => Cfg_TagSize_not0002,
      D => WB_MOSI_DAT(1),
      Q => NlwRenamedSig_OI_PG_CTRL_TagSize(1)
    );
  Cfg_TagSize_2 : FDE
    port map (
      C => CLK,
      CE => Cfg_TagSize_not0002,
      D => WB_MOSI_DAT(2),
      Q => NlwRenamedSig_OI_PG_CTRL_TagSize(2)
    );
  Cfg_TagSize_3 : FDE
    port map (
      C => CLK,
      CE => Cfg_TagSize_not0002,
      D => WB_MOSI_DAT(3),
      Q => NlwRenamedSig_OI_PG_CTRL_TagSize(3)
    );
  Cfg_TagSize_4 : FDE
    port map (
      C => CLK,
      CE => Cfg_TagSize_not0002,
      D => WB_MOSI_DAT(4),
      Q => NlwRenamedSig_OI_PG_CTRL_TagSize(4)
    );
  Cfg_TagSize_5 : FDE
    port map (
      C => CLK,
      CE => Cfg_TagSize_not0002,
      D => WB_MOSI_DAT(5),
      Q => NlwRenamedSig_OI_PG_CTRL_TagSize(5)
    );
  Cfg_TagSize_6 : FDE
    port map (
      C => CLK,
      CE => Cfg_TagSize_not0002,
      D => WB_MOSI_DAT(6),
      Q => NlwRenamedSig_OI_PG_CTRL_TagSize(6)
    );
  Cfg_TagSize_7 : FDE
    port map (
      C => CLK,
      CE => Cfg_TagSize_not0002,
      D => WB_MOSI_DAT(7),
      Q => NlwRenamedSig_OI_PG_CTRL_TagSize(7)
    );
  Cfg_PayloadSize_12 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_7_not0001,
      D => WB_MOSI_DAT(12),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(12)
    );
  Cfg_IMGSIZE_9 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_13_not0001,
      D => WB_MOSI_DAT(9),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(9)
    );
  Cfg_PayloadSize_13 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_7_not0001,
      D => WB_MOSI_DAT(13),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(13)
    );
  Cfg_PayloadSize_15 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_7_not0001,
      D => WB_MOSI_DAT(15),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(15)
    );
  Cfg_YSize_0 : FDE
    port map (
      C => CLK,
      CE => Cfg_YSize_not0002,
      D => WB_MOSI_DAT(0),
      Q => NlwRenamedSig_OI_PG_CTRL_YSize(0)
    );
  Cfg_YSize_1 : FDE
    port map (
      C => CLK,
      CE => Cfg_YSize_not0002,
      D => WB_MOSI_DAT(1),
      Q => NlwRenamedSig_OI_PG_CTRL_YSize(1)
    );
  Cfg_YSize_2 : FDE
    port map (
      C => CLK,
      CE => Cfg_YSize_not0002,
      D => WB_MOSI_DAT(2),
      Q => NlwRenamedSig_OI_PG_CTRL_YSize(2)
    );
  Cfg_YSize_3 : FDE
    port map (
      C => CLK,
      CE => Cfg_YSize_not0002,
      D => WB_MOSI_DAT(3),
      Q => NlwRenamedSig_OI_PG_CTRL_YSize(3)
    );
  Cfg_YSize_4 : FDE
    port map (
      C => CLK,
      CE => Cfg_YSize_not0002,
      D => WB_MOSI_DAT(4),
      Q => NlwRenamedSig_OI_PG_CTRL_YSize(4)
    );
  Cfg_YSize_5 : FDE
    port map (
      C => CLK,
      CE => Cfg_YSize_not0002,
      D => WB_MOSI_DAT(5),
      Q => NlwRenamedSig_OI_PG_CTRL_YSize(5)
    );
  Cfg_YSize_6 : FDE
    port map (
      C => CLK,
      CE => Cfg_YSize_not0002,
      D => WB_MOSI_DAT(6),
      Q => NlwRenamedSig_OI_PG_CTRL_YSize(6)
    );
  Cfg_YSize_7 : FDE
    port map (
      C => CLK,
      CE => Cfg_YSize_not0002,
      D => WB_MOSI_DAT(7),
      Q => NlwRenamedSig_OI_PG_CTRL_YSize(7)
    );
  Cfg_YSize_8 : FDE
    port map (
      C => CLK,
      CE => Cfg_YSize_not0002,
      D => WB_MOSI_DAT(8),
      Q => NlwRenamedSig_OI_PG_CTRL_YSize(8)
    );
  Cfg_YSize_9 : FDE
    port map (
      C => CLK,
      CE => Cfg_YSize_not0002,
      D => WB_MOSI_DAT(9),
      Q => NlwRenamedSig_OI_PG_CTRL_YSize(9)
    );
  Cfg_PayloadSize_14 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_7_not0001,
      D => WB_MOSI_DAT(14),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(14)
    );
  Cfg_PayloadSize_21 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_20_not0001_9,
      D => WB_MOSI_DAT(5),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(21)
    );
  Cfg_PayloadSize_20 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_20_not0001_9,
      D => WB_MOSI_DAT(4),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(20)
    );
  Cfg_PayloadSize_16 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_20_not0001_9,
      D => WB_MOSI_DAT(0),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(16)
    );
  Cfg_PayloadSize_18 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_20_not0001_9,
      D => WB_MOSI_DAT(2),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(18)
    );
  Cfg_PayloadSize_17 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_20_not0001_9,
      D => WB_MOSI_DAT(1),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(17)
    );
  Cfg_PayloadSize_22 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_20_not0001_9,
      D => WB_MOSI_DAT(6),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(22)
    );
  Cfg_PayloadSize_19 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_20_not0001_9,
      D => WB_MOSI_DAT(3),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(19)
    );
  Cfg_PayloadSize_23 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_20_not0001_9,
      D => WB_MOSI_DAT(7),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(23)
    );
  Cfg_ROM_INIT_INDEX_0 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_INIT_INDEX_not0002,
      D => WB_MOSI_DAT(0),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(0)
    );
  Cfg_ROM_INIT_INDEX_1 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_INIT_INDEX_not0002,
      D => WB_MOSI_DAT(1),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(1)
    );
  Cfg_ROM_INIT_INDEX_2 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_INIT_INDEX_not0002,
      D => WB_MOSI_DAT(2),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(2)
    );
  Cfg_ROM_INIT_INDEX_3 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_INIT_INDEX_not0002,
      D => WB_MOSI_DAT(3),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(3)
    );
  Cfg_ROM_INIT_INDEX_4 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_INIT_INDEX_not0002,
      D => WB_MOSI_DAT(4),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(4)
    );
  Cfg_ROM_INIT_INDEX_5 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_INIT_INDEX_not0002,
      D => WB_MOSI_DAT(5),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(5)
    );
  Cfg_ROM_INIT_INDEX_6 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_INIT_INDEX_not0002,
      D => WB_MOSI_DAT(6),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(6)
    );
  Cfg_ROM_INIT_INDEX_7 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_INIT_INDEX_not0002,
      D => WB_MOSI_DAT(7),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(7)
    );
  Cfg_ROM_INIT_INDEX_8 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_INIT_INDEX_not0002,
      D => WB_MOSI_DAT(8),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(8)
    );
  Cfg_ROM_INIT_INDEX_9 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_INIT_INDEX_not0002,
      D => WB_MOSI_DAT(9),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(9)
    );
  Cfg_ROM_INIT_INDEX_10 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_INIT_INDEX_not0002,
      D => WB_MOSI_DAT(10),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(10)
    );
  Cfg_ROM_INIT_INDEX_11 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_INIT_INDEX_not0002,
      D => WB_MOSI_DAT(11),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(11)
    );
  Cfg_ROM_INIT_INDEX_12 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_INIT_INDEX_not0002,
      D => WB_MOSI_DAT(12),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(12)
    );
  Cfg_ROM_INIT_INDEX_13 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_INIT_INDEX_not0002,
      D => WB_MOSI_DAT(13),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(13)
    );
  Cfg_ROM_INIT_INDEX_14 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_INIT_INDEX_not0002,
      D => WB_MOSI_DAT(14),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(14)
    );
  Cfg_ROM_INIT_INDEX_15 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_INIT_INDEX_not0002,
      D => WB_MOSI_DAT(15),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(15)
    );
  DiagMode_from_ppc_0 : FDE
    port map (
      C => CLK,
      CE => DiagMode_from_ppc_not0002,
      D => WB_MOSI_DAT(0),
      Q => DiagMode_from_ppc(0)
    );
  DiagMode_from_ppc_1 : FDE
    port map (
      C => CLK,
      CE => DiagMode_from_ppc_not0002,
      D => WB_MOSI_DAT(1),
      Q => DiagMode_from_ppc(1)
    );
  DiagMode_from_ppc_2 : FDE
    port map (
      C => CLK,
      CE => DiagMode_from_ppc_not0002,
      D => WB_MOSI_DAT(2),
      Q => DiagMode_from_ppc(2)
    );
  DiagMode_from_ppc_3 : FDE
    port map (
      C => CLK,
      CE => DiagMode_from_ppc_not0002,
      D => WB_MOSI_DAT(3),
      Q => DiagMode_from_ppc(3)
    );
  Config_1 : FDE
    port map (
      C => CLK,
      CE => Config_1_not0001,
      D => WB_MOSI_DAT(1),
      Q => Config_13(1)
    );
  Cfg_DiagSize_0 : FDE
    port map (
      C => CLK,
      CE => Cfg_DiagSize_not0002,
      D => WB_MOSI_DAT(0),
      Q => NlwRenamedSig_OI_PG_CTRL_DiagSize(0)
    );
  Cfg_DiagSize_1 : FDE
    port map (
      C => CLK,
      CE => Cfg_DiagSize_not0002,
      D => WB_MOSI_DAT(1),
      Q => NlwRenamedSig_OI_PG_CTRL_DiagSize(1)
    );
  Cfg_DiagSize_2 : FDE
    port map (
      C => CLK,
      CE => Cfg_DiagSize_not0002,
      D => WB_MOSI_DAT(2),
      Q => NlwRenamedSig_OI_PG_CTRL_DiagSize(2)
    );
  Cfg_DiagSize_3 : FDE
    port map (
      C => CLK,
      CE => Cfg_DiagSize_not0002,
      D => WB_MOSI_DAT(3),
      Q => NlwRenamedSig_OI_PG_CTRL_DiagSize(3)
    );
  Cfg_DiagSize_4 : FDE
    port map (
      C => CLK,
      CE => Cfg_DiagSize_not0002,
      D => WB_MOSI_DAT(4),
      Q => NlwRenamedSig_OI_PG_CTRL_DiagSize(4)
    );
  Cfg_DiagSize_5 : FDE
    port map (
      C => CLK,
      CE => Cfg_DiagSize_not0002,
      D => WB_MOSI_DAT(5),
      Q => NlwRenamedSig_OI_PG_CTRL_DiagSize(5)
    );
  Cfg_DiagSize_6 : FDE
    port map (
      C => CLK,
      CE => Cfg_DiagSize_not0002,
      D => WB_MOSI_DAT(6),
      Q => NlwRenamedSig_OI_PG_CTRL_DiagSize(6)
    );
  Cfg_DiagSize_7 : FDE
    port map (
      C => CLK,
      CE => Cfg_DiagSize_not0002,
      D => WB_MOSI_DAT(7),
      Q => NlwRenamedSig_OI_PG_CTRL_DiagSize(7)
    );
  Cfg_DiagSize_8 : FDE
    port map (
      C => CLK,
      CE => Cfg_DiagSize_not0002,
      D => WB_MOSI_DAT(8),
      Q => NlwRenamedSig_OI_PG_CTRL_DiagSize(8)
    );
  Cfg_DiagSize_9 : FDE
    port map (
      C => CLK,
      CE => Cfg_DiagSize_not0002,
      D => WB_MOSI_DAT(9),
      Q => NlwRenamedSig_OI_PG_CTRL_DiagSize(9)
    );
  Cfg_DiagSize_10 : FDE
    port map (
      C => CLK,
      CE => Cfg_DiagSize_not0002,
      D => WB_MOSI_DAT(10),
      Q => NlwRenamedSig_OI_PG_CTRL_DiagSize(10)
    );
  Cfg_DiagSize_11 : FDE
    port map (
      C => CLK,
      CE => Cfg_DiagSize_not0002,
      D => WB_MOSI_DAT(11),
      Q => NlwRenamedSig_OI_PG_CTRL_DiagSize(11)
    );
  Cfg_DiagSize_12 : FDE
    port map (
      C => CLK,
      CE => Cfg_DiagSize_not0002,
      D => WB_MOSI_DAT(12),
      Q => NlwRenamedSig_OI_PG_CTRL_DiagSize(12)
    );
  Cfg_DiagSize_13 : FDE
    port map (
      C => CLK,
      CE => Cfg_DiagSize_not0002,
      D => WB_MOSI_DAT(13),
      Q => NlwRenamedSig_OI_PG_CTRL_DiagSize(13)
    );
  Cfg_DiagSize_14 : FDE
    port map (
      C => CLK,
      CE => Cfg_DiagSize_not0002,
      D => WB_MOSI_DAT(14),
      Q => NlwRenamedSig_OI_PG_CTRL_DiagSize(14)
    );
  Cfg_DiagSize_15 : FDE
    port map (
      C => CLK,
      CE => Cfg_DiagSize_not0002,
      D => WB_MOSI_DAT(15),
      Q => NlwRenamedSig_OI_PG_CTRL_DiagSize(15)
    );
  Cfg_ZSize_11 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_10_not0001,
      D => WB_MOSI_DAT(11),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(11)
    );
  Cfg_ZSize_10 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_10_not0001,
      D => WB_MOSI_DAT(10),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(10)
    );
  Config_2 : FDE
    port map (
      C => CLK,
      CE => Config_1_not0001,
      D => WB_MOSI_DAT(2),
      Q => Config_13(2)
    );
  Config_3 : FDE
    port map (
      C => CLK,
      CE => Config_1_not0001,
      D => WB_MOSI_DAT(3),
      Q => Config_13(3)
    );
  Cfg_ZSize_0 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_10_not0001,
      D => WB_MOSI_DAT(0),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(0)
    );
  Cfg_ZSize_12 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_10_not0001,
      D => WB_MOSI_DAT(12),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(12)
    );
  Config_4 : FDE
    port map (
      C => CLK,
      CE => Config_1_not0001,
      D => WB_MOSI_DAT(4),
      Q => Config_13(4)
    );
  Config_5 : FDE
    port map (
      C => CLK,
      CE => Config_1_not0001,
      D => WB_MOSI_DAT(5),
      Q => Config_13(5)
    );
  Cfg_ZSize_1 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_10_not0001,
      D => WB_MOSI_DAT(1),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(1)
    );
  Cfg_ZSize_13 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_10_not0001,
      D => WB_MOSI_DAT(13),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(13)
    );
  Config_6 : FDE
    port map (
      C => CLK,
      CE => Config_1_not0001,
      D => WB_MOSI_DAT(6),
      Q => Config_13(6)
    );
  Cfg_ZSize_2 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_10_not0001,
      D => WB_MOSI_DAT(2),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(2)
    );
  Cfg_ZSize_14 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_10_not0001,
      D => WB_MOSI_DAT(14),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(14)
    );
  Cfg_ZSize_20 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_20_not0001_4,
      D => WB_MOSI_DAT(4),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(20)
    );
  Cfg_ZSize_3 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_10_not0001,
      D => WB_MOSI_DAT(3),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(3)
    );
  Cfg_ZSize_15 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_10_not0001,
      D => WB_MOSI_DAT(15),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(15)
    );
  WB_MISO_ACK_2 : FD
    port map (
      C => CLK,
      D => WB_MOSI_STB,
      Q => WB_MISO_ACK
    );
  Config_7 : FDE
    port map (
      C => CLK,
      CE => Config_1_not0001,
      D => WB_MOSI_DAT(7),
      Q => Config_13(7)
    );
  Cfg_ZSize_21 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_20_not0001_4,
      D => WB_MOSI_DAT(5),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(21)
    );
  Cfg_ZSize_4 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_10_not0001,
      D => WB_MOSI_DAT(4),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(4)
    );
  Cfg_ZSize_16 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_20_not0001_4,
      D => WB_MOSI_DAT(0),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(16)
    );
  Cfg_ZSize_5 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_10_not0001,
      D => WB_MOSI_DAT(5),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(5)
    );
  Cfg_PayloadSize_0 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_7_not0001,
      D => WB_MOSI_DAT(0),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(0)
    );
  Control_1 : FDE
    port map (
      C => CLK,
      CE => Control_1_not0001_8,
      D => WB_MOSI_DAT(1),
      Q => Control(1)
    );
  Cfg_PayloadSize_1 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_7_not0001,
      D => WB_MOSI_DAT(1),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(1)
    );
  Cfg_ZSize_17 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_20_not0001_4,
      D => WB_MOSI_DAT(1),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(17)
    );
  Cfg_ZSize_22 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_20_not0001_4,
      D => WB_MOSI_DAT(6),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(22)
    );
  Control_2 : FDE
    port map (
      C => CLK,
      CE => Control_1_not0001_8,
      D => WB_MOSI_DAT(2),
      Q => Control(2)
    );
  Cfg_ZSize_6 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_10_not0001,
      D => WB_MOSI_DAT(6),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(6)
    );
  Cfg_ZSize_18 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_20_not0001_4,
      D => WB_MOSI_DAT(2),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(18)
    );
  Cfg_ZSize_23 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_20_not0001_4,
      D => WB_MOSI_DAT(7),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(23)
    );
  Cfg_ZSize_7 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_10_not0001,
      D => WB_MOSI_DAT(7),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(7)
    );
  Cfg_PayloadSize_2 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_7_not0001,
      D => WB_MOSI_DAT(2),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(2)
    );
  Control_3 : FDE
    port map (
      C => CLK,
      CE => Control_1_not0001_8,
      D => WB_MOSI_DAT(3),
      Q => Control(3)
    );
  Cfg_PayloadSize_3 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_7_not0001,
      D => WB_MOSI_DAT(3),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(3)
    );
  Cfg_ZSize_19 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_20_not0001_4,
      D => WB_MOSI_DAT(3),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(19)
    );
  Cfg_ROM_Z_START_0 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_Z_START_not0002,
      D => WB_MOSI_DAT(0),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(0)
    );
  Cfg_ROM_Z_START_1 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_Z_START_not0002,
      D => WB_MOSI_DAT(1),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(1)
    );
  Cfg_ROM_Z_START_2 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_Z_START_not0002,
      D => WB_MOSI_DAT(2),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(2)
    );
  Cfg_ROM_Z_START_3 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_Z_START_not0002,
      D => WB_MOSI_DAT(3),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(3)
    );
  Cfg_ROM_Z_START_4 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_Z_START_not0002,
      D => WB_MOSI_DAT(4),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(4)
    );
  Cfg_ROM_Z_START_5 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_Z_START_not0002,
      D => WB_MOSI_DAT(5),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(5)
    );
  Cfg_ROM_Z_START_6 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_Z_START_not0002,
      D => WB_MOSI_DAT(6),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(6)
    );
  Cfg_ROM_Z_START_7 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_Z_START_not0002,
      D => WB_MOSI_DAT(7),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(7)
    );
  Cfg_ROM_Z_START_8 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_Z_START_not0002,
      D => WB_MOSI_DAT(8),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(8)
    );
  Cfg_ROM_Z_START_9 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_Z_START_not0002,
      D => WB_MOSI_DAT(9),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(9)
    );
  Cfg_ROM_Z_START_10 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_Z_START_not0002,
      D => WB_MOSI_DAT(10),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(10)
    );
  Cfg_ROM_Z_START_11 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_Z_START_not0002,
      D => WB_MOSI_DAT(11),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(11)
    );
  Cfg_ROM_Z_START_12 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_Z_START_not0002,
      D => WB_MOSI_DAT(12),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(12)
    );
  Cfg_ROM_Z_START_13 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_Z_START_not0002,
      D => WB_MOSI_DAT(13),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(13)
    );
  Cfg_ROM_Z_START_14 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_Z_START_not0002,
      D => WB_MOSI_DAT(14),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(14)
    );
  Cfg_ROM_Z_START_15 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_Z_START_not0002,
      D => WB_MOSI_DAT(15),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(15)
    );
  Cfg_IMGSIZE_10 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_13_not0001,
      D => WB_MOSI_DAT(10),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(10)
    );
  Control_4 : FDE
    port map (
      C => CLK,
      CE => Control_1_not0001_8,
      D => WB_MOSI_DAT(4),
      Q => Control(4)
    );
  Cfg_ZSize_8 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_10_not0001,
      D => WB_MOSI_DAT(8),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(8)
    );
  Cfg_ZSize_9 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_10_not0001,
      D => WB_MOSI_DAT(9),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(9)
    );
  Cfg_PayloadSize_4 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_7_not0001,
      D => WB_MOSI_DAT(4),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(4)
    );
  Control_5 : FDE
    port map (
      C => CLK,
      CE => Control_1_not0001_8,
      D => WB_MOSI_DAT(5),
      Q => Control(5)
    );
  Control_6 : FDE
    port map (
      C => CLK,
      CE => Control_1_not0001_8,
      D => WB_MOSI_DAT(6),
      Q => Control(6)
    );
  Cfg_IMGSIZE_11 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_13_not0001,
      D => WB_MOSI_DAT(11),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(11)
    );
  Cfg_PayloadSize_5 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_7_not0001,
      D => WB_MOSI_DAT(5),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(5)
    );
  Cfg_PayloadSize_6 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_7_not0001,
      D => WB_MOSI_DAT(6),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(6)
    );
  Cfg_IMGSIZE_0 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_13_not0001,
      D => WB_MOSI_DAT(0),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(0)
    );
  Cfg_IMGSIZE_12 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_13_not0001,
      D => WB_MOSI_DAT(12),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(12)
    );
  Cfg_XSize_0 : FDE
    port map (
      C => CLK,
      CE => Cfg_XSize_not0002,
      D => WB_MOSI_DAT(0),
      Q => NlwRenamedSig_OI_PG_CTRL_XSize(0)
    );
  Cfg_XSize_1 : FDE
    port map (
      C => CLK,
      CE => Cfg_XSize_not0002,
      D => WB_MOSI_DAT(1),
      Q => NlwRenamedSig_OI_PG_CTRL_XSize(1)
    );
  Cfg_XSize_2 : FDE
    port map (
      C => CLK,
      CE => Cfg_XSize_not0002,
      D => WB_MOSI_DAT(2),
      Q => NlwRenamedSig_OI_PG_CTRL_XSize(2)
    );
  Cfg_XSize_3 : FDE
    port map (
      C => CLK,
      CE => Cfg_XSize_not0002,
      D => WB_MOSI_DAT(3),
      Q => NlwRenamedSig_OI_PG_CTRL_XSize(3)
    );
  Cfg_XSize_4 : FDE
    port map (
      C => CLK,
      CE => Cfg_XSize_not0002,
      D => WB_MOSI_DAT(4),
      Q => NlwRenamedSig_OI_PG_CTRL_XSize(4)
    );
  Cfg_XSize_5 : FDE
    port map (
      C => CLK,
      CE => Cfg_XSize_not0002,
      D => WB_MOSI_DAT(5),
      Q => NlwRenamedSig_OI_PG_CTRL_XSize(5)
    );
  Cfg_XSize_6 : FDE
    port map (
      C => CLK,
      CE => Cfg_XSize_not0002,
      D => WB_MOSI_DAT(6),
      Q => NlwRenamedSig_OI_PG_CTRL_XSize(6)
    );
  Cfg_XSize_7 : FDE
    port map (
      C => CLK,
      CE => Cfg_XSize_not0002,
      D => WB_MOSI_DAT(7),
      Q => NlwRenamedSig_OI_PG_CTRL_XSize(7)
    );
  Cfg_XSize_8 : FDE
    port map (
      C => CLK,
      CE => Cfg_XSize_not0002,
      D => WB_MOSI_DAT(8),
      Q => NlwRenamedSig_OI_PG_CTRL_XSize(8)
    );
  Cfg_XSize_9 : FDE
    port map (
      C => CLK,
      CE => Cfg_XSize_not0002,
      D => WB_MOSI_DAT(9),
      Q => NlwRenamedSig_OI_PG_CTRL_XSize(9)
    );
  Control_7 : FDE
    port map (
      C => CLK,
      CE => Control_1_not0001_8,
      D => WB_MOSI_DAT(7),
      Q => Control(7)
    );
  Cfg_IMGSIZE_1 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_13_not0001,
      D => WB_MOSI_DAT(1),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(1)
    );
  Cfg_Trig : FDR
    port map (
      C => CLK,
      D => Cfg_Trig_mux0001,
      R => sreset,
      Q => NlwRenamedSig_OI_PG_CTRL_Trig
    );
  Last_KERNEL_DONE : FDS
    port map (
      C => CLK,
      D => KERNEL_DONE,
      S => sreset,
      Q => Last_KERNEL_DONE_10
    );
  Config_0 : FDRE
    port map (
      C => CLK,
      CE => Config_0_not0001,
      D => WB_MOSI_DAT(0),
      R => sreset,
      Q => Config_13(0)
    );
  Control_0 : FDRE
    port map (
      C => CLK,
      CE => Control_0_not0001_5,
      D => WB_MOSI_DAT(0),
      R => sreset,
      Q => Control(0)
    );
  WSHB_Interface_SM_FFd2 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => WSHB_Interface_SM_FFd2_In,
      S => sreset,
      Q => WSHB_Interface_SM_FFd2_11
    );
  WSHB_Interface_SM_FFd1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => WSHB_Interface_SM_FFd1_In_12,
      R => sreset,
      Q => WSHB_Interface_SM_FFd1_3
    );
  sync_RST : sync_reset_INST_1
    port map (
      CLK => CLK,
      SRESET => sreset,
      ARESET => ARESET
    );
  WB_MISO_DAT_or000111 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(2),
      O => N11
    );
  Cfg_IMGSIZE_13_not000121 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => WB_MOSI_ADR(2),
      I1 => WB_MOSI_ADR(1),
      O => N22
    );
  WB_MISO_DAT_cmp_eq00201 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => N10,
      I1 => WB_MOSI_ADR(2),
      I2 => WB_MOSI_ADR(1),
      O => WB_MISO_DAT_cmp_eq0020
    );
  WB_MISO_DAT_cmp_eq001211 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => WB_MOSI_ADR(0),
      I1 => WB_MOSI_ADR(4),
      I2 => WB_MOSI_ADR(2),
      O => N7
    );
  WB_MISO_DAT_cmp_eq000911 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => WB_MOSI_ADR(4),
      I1 => WB_MOSI_ADR(2),
      I2 => WB_MOSI_ADR(0),
      O => N6
    );
  WB_MISO_DAT_and00001 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => WB_MOSI_ADR(5),
      I1 => WB_MOSI_ADR(6),
      I2 => WB_MOSI_ADR(7),
      O => WB_MISO_DAT_and0000
    );
  Config_0_not00011 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => WB_MISO_DAT_cmp_eq0023,
      I1 => WB_MOSI_ADR(5),
      I2 => N21,
      O => Config_0_not0001
    );
  Config_0_and000021 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => N10,
      I1 => WB_MOSI_ADR(2),
      I2 => WB_MOSI_ADR(1),
      O => WB_MISO_DAT_cmp_eq0023
    );
  Cfg_IMGSIZE_13_not000111 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => WB_MOSI_ADR(0),
      I1 => WB_MOSI_ADR(3),
      I2 => WB_MOSI_ADR(4),
      O => N10
    );
  WB_MISO_DAT_mux0001_15_21 : LUT4
    generic map(
      INIT => X"80FF"
    )
    port map (
      I0 => WB_MOSI_ADR(3),
      I1 => N11,
      I2 => WB_MOSI_ADR(4),
      I3 => WB_MISO_DAT_and0000,
      O => WB_MISO_DAT_mux0001_12_map3
    );
  WB_MISO_DAT_cmp_eq00241 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => WB_MOSI_ADR(3),
      I1 => WB_MOSI_ADR(0),
      I2 => N11,
      I3 => WB_MOSI_ADR(4),
      O => WB_MISO_DAT_cmp_eq0024
    );
  Cfg_DiagSize_not0002111 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => WB_MOSI_WE,
      I1 => WB_MOSI_ADR(7),
      I2 => WB_MOSI_ADR(6),
      I3 => WB_MOSI_STB,
      O => N21
    );
  Control_0_not0001 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => WB_MOSI_ADR(3),
      I1 => WB_MOSI_ADR(5),
      I2 => N17,
      I3 => WB_MOSI_ADR(4),
      O => Control_0_not0001_5
    );
  WSHB_Interface_SM_FFd2_In1 : LUT3
    generic map(
      INIT => X"32"
    )
    port map (
      I0 => WSHB_Interface_SM_FFd2_11,
      I1 => Control(0),
      I2 => WSHB_Interface_SM_FFd1_3,
      O => WSHB_Interface_SM_FFd2_In
    );
  Cfg_Trig_mux00011 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => WSHB_Interface_SM_FFd2_11,
      I1 => Control(0),
      I2 => NlwRenamedSig_OI_PG_CTRL_Trig,
      I3 => WSHB_Interface_SM_FFd1_3,
      O => Cfg_Trig_mux0001
    );
  Control_1_not0001_SW0 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => WB_MOSI_ADR(0),
      I1 => WB_MOSI_ADR(3),
      I2 => N21,
      I3 => N11,
      O => N221
    );
  Control_1_not0001 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => sreset,
      I1 => WB_MOSI_ADR(5),
      I2 => WB_MOSI_ADR(4),
      I3 => N221,
      O => Control_1_not0001_8
    );
  WSHB_Interface_SM_FFd1_In_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => WSHB_Interface_SM_FFd2_11,
      I1 => Last_KERNEL_DONE_10,
      O => N241
    );
  WSHB_Interface_SM_FFd1_In : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => KERNEL_DONE,
      I1 => WSHB_Interface_SM_FFd1_3,
      I2 => N241,
      I3 => Control(0),
      O => WSHB_Interface_SM_FFd1_In_12
    );
  Config_1_not00011 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => WB_MISO_DAT_cmp_eq0023,
      I1 => sreset,
      I2 => WB_MOSI_ADR(5),
      I3 => N21,
      O => Config_1_not0001
    );
  Cfg_PayloadSize_20_not0001 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => WB_MOSI_ADR(3),
      I1 => WB_MOSI_ADR(4),
      I2 => N29,
      I3 => N1,
      O => Cfg_PayloadSize_20_not0001_9
    );
  Cfg_IMGSIZE_16_not0001 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => N1,
      I1 => WB_MOSI_ADR(3),
      I2 => N29,
      I3 => WB_MOSI_ADR(4),
      O => Cfg_IMGSIZE_16_not0001_6
    );
  WB_MISO_DAT_mux0001_5_7 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(10),
      I1 => WB_MISO_DAT_cmp_eq0019,
      I2 => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(10),
      I3 => WB_MISO_DAT_cmp_eq0020,
      O => WB_MISO_DAT_mux0001_5_map4
    );
  WB_MISO_DAT_mux0001_5_38 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N6,
      I1 => NlwRenamedSig_OI_PG_CTRL_DiagSize(10),
      I2 => N7,
      I3 => NlwRenamedSig_OI_PG_CTRL_ImagePause(10),
      O => WB_MISO_DAT_mux0001_5_map15
    );
  WB_MISO_DAT_mux0001_4_7 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(11),
      I1 => WB_MISO_DAT_cmp_eq0019,
      I2 => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(11),
      I3 => WB_MISO_DAT_cmp_eq0020,
      O => WB_MISO_DAT_mux0001_4_map4
    );
  WB_MISO_DAT_mux0001_4_38 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N6,
      I1 => NlwRenamedSig_OI_PG_CTRL_DiagSize(11),
      I2 => N7,
      I3 => NlwRenamedSig_OI_PG_CTRL_ImagePause(11),
      O => WB_MISO_DAT_mux0001_4_map15
    );
  WB_MISO_DAT_mux0001_3_7 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(12),
      I1 => WB_MISO_DAT_cmp_eq0019,
      I2 => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(12),
      I3 => WB_MISO_DAT_cmp_eq0020,
      O => WB_MISO_DAT_mux0001_3_map4
    );
  WB_MISO_DAT_mux0001_3_38 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N6,
      I1 => NlwRenamedSig_OI_PG_CTRL_DiagSize(12),
      I2 => N7,
      I3 => NlwRenamedSig_OI_PG_CTRL_ImagePause(12),
      O => WB_MISO_DAT_mux0001_3_map15
    );
  WB_MISO_DAT_mux0001_2_7 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(13),
      I1 => WB_MISO_DAT_cmp_eq0019,
      I2 => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(13),
      I3 => WB_MISO_DAT_cmp_eq0020,
      O => WB_MISO_DAT_mux0001_2_map4
    );
  WB_MISO_DAT_mux0001_2_38 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N6,
      I1 => NlwRenamedSig_OI_PG_CTRL_DiagSize(13),
      I2 => N7,
      I3 => NlwRenamedSig_OI_PG_CTRL_ImagePause(13),
      O => WB_MISO_DAT_mux0001_2_map15
    );
  WB_MISO_DAT_mux0001_1_7 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(14),
      I1 => WB_MISO_DAT_cmp_eq0019,
      I2 => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(14),
      I3 => WB_MISO_DAT_cmp_eq0020,
      O => WB_MISO_DAT_mux0001_1_map4
    );
  WB_MISO_DAT_mux0001_1_38 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N6,
      I1 => NlwRenamedSig_OI_PG_CTRL_DiagSize(14),
      I2 => N7,
      I3 => NlwRenamedSig_OI_PG_CTRL_ImagePause(14),
      O => WB_MISO_DAT_mux0001_1_map15
    );
  Cfg_ROM_INIT_INDEX_not00021 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(2),
      I2 => N10,
      I3 => N1,
      O => Cfg_ROM_INIT_INDEX_not0002
    );
  WB_MISO_DAT_mux0001_0_11 : LUT4
    generic map(
      INIT => X"FDDD"
    )
    port map (
      I0 => WB_MISO_DAT_and0000,
      I1 => WB_MISO_DAT_mux0001_0_map4,
      I2 => WB_MISO_DAT_cmp_eq0022,
      I3 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(15),
      O => WB_MISO_DAT_mux0001_0_map5
    );
  WB_MISO_DAT_mux0001_0_58 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N7,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(15),
      I3 => NlwRenamedSig_OI_PG_CTRL_ImagePause(15),
      O => WB_MISO_DAT_mux0001_0_map20
    );
  WB_MISO_DAT_mux0001_7_7 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(8),
      I1 => WB_MISO_DAT_cmp_eq0019,
      I2 => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(8),
      I3 => WB_MISO_DAT_cmp_eq0020,
      O => WB_MISO_DAT_mux0001_7_map4
    );
  WB_MISO_DAT_mux0001_7_25 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_7_map1,
      I1 => N6,
      I2 => WB_MISO_DAT_mux0001_7_map8,
      I3 => WB_MISO_DAT_mux0001_7_map4,
      O => WB_MISO_DAT_mux0001_7_map10
    );
  WB_MISO_DAT_mux0001_6_7 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(9),
      I1 => WB_MISO_DAT_cmp_eq0019,
      I2 => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(9),
      I3 => WB_MISO_DAT_cmp_eq0020,
      O => WB_MISO_DAT_mux0001_6_map4
    );
  WB_MISO_DAT_mux0001_6_25 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_6_map1,
      I1 => N6,
      I2 => WB_MISO_DAT_mux0001_6_map8,
      I3 => WB_MISO_DAT_mux0001_6_map4,
      O => WB_MISO_DAT_mux0001_6_map10
    );
  Cfg_FrameType_mux0000_5_111 : LUT4
    generic map(
      INIT => X"FBF9"
    )
    port map (
      I0 => NlwRenamedSig_OI_PG_CTRL_DiagMode(2),
      I1 => NlwRenamedSig_OI_PG_CTRL_DiagMode(1),
      I2 => DiagMode_from_ppc(3),
      I3 => NlwRenamedSig_OI_PG_CTRL_DiagMode(0),
      O => N0
    );
  Cfg_FrameType_mux0000_5_1_SW0 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => DiagMode_from_ppc(3),
      I1 => DiagMode_from_ppc(1),
      I2 => DiagMode_from_ppc(2),
      I3 => DiagMode_from_ppc(0),
      O => N403
    );
  WB_MISO_DAT_mux0001_9_38 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N7,
      I1 => NlwRenamedSig_OI_PG_CTRL_YSize(6),
      I2 => N6,
      I3 => NlwRenamedSig_OI_PG_CTRL_ZSize(6),
      O => WB_MISO_DAT_mux0001_9_map12
    );
  WB_MISO_DAT_mux0001_9_52 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => WB_MOSI_ADR(2),
      I1 => WB_MOSI_ADR(0),
      I2 => NlwRenamedSig_OI_PG_CTRL_ZSize(22),
      I3 => WB_MOSI_ADR(4),
      O => WB_MISO_DAT_mux0001_9_map18
    );
  WB_MISO_DAT_mux0001_9_53 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_9_map12,
      I1 => WB_MISO_DAT_mux0001_9_map18,
      O => WB_MISO_DAT_mux0001_9_map19
    );
  WB_MISO_DAT_mux0001_9_96 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(2),
      I2 => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(6),
      I3 => Config_13(6),
      O => WB_MISO_DAT_mux0001_9_map27
    );
  WB_MISO_DAT_mux0001_9_135 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N6,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_TagSize(6),
      I3 => NlwRenamedSig_OI_PG_CTRL_DiagSize(6),
      O => WB_MISO_DAT_mux0001_9_map35
    );
  WB_MISO_DAT_mux0001_9_148 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(22),
      I1 => WB_MOSI_ADR(0),
      I2 => WB_MOSI_ADR(4),
      I3 => N22,
      O => WB_MISO_DAT_mux0001_9_map40
    );
  WB_MISO_DAT_mux0001_9_172 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N7,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(6),
      I3 => NlwRenamedSig_OI_PG_CTRL_ImagePause(6),
      O => WB_MISO_DAT_mux0001_9_map46
    );
  WB_MISO_DAT_mux0001_8_38 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N7,
      I1 => NlwRenamedSig_OI_PG_CTRL_YSize(7),
      I2 => N6,
      I3 => NlwRenamedSig_OI_PG_CTRL_ZSize(7),
      O => WB_MISO_DAT_mux0001_8_map12
    );
  WB_MISO_DAT_mux0001_8_52 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => WB_MOSI_ADR(2),
      I1 => WB_MOSI_ADR(0),
      I2 => NlwRenamedSig_OI_PG_CTRL_ZSize(23),
      I3 => WB_MOSI_ADR(4),
      O => WB_MISO_DAT_mux0001_8_map18
    );
  WB_MISO_DAT_mux0001_8_53 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_8_map12,
      I1 => WB_MISO_DAT_mux0001_8_map18,
      O => WB_MISO_DAT_mux0001_8_map19
    );
  WB_MISO_DAT_mux0001_8_96 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(2),
      I2 => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(7),
      I3 => Config_13(7),
      O => WB_MISO_DAT_mux0001_8_map27
    );
  WB_MISO_DAT_mux0001_8_135 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N6,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_TagSize(7),
      I3 => NlwRenamedSig_OI_PG_CTRL_DiagSize(7),
      O => WB_MISO_DAT_mux0001_8_map35
    );
  WB_MISO_DAT_mux0001_8_148 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(23),
      I1 => WB_MOSI_ADR(0),
      I2 => WB_MOSI_ADR(4),
      I3 => N22,
      O => WB_MISO_DAT_mux0001_8_map40
    );
  WB_MISO_DAT_mux0001_8_172 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N7,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(7),
      I3 => NlwRenamedSig_OI_PG_CTRL_ImagePause(7),
      O => WB_MISO_DAT_mux0001_8_map46
    );
  WB_MISO_DAT_mux0001_11_17 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => NlwRenamedSig_OI_PG_CTRL_XSize(4),
      I1 => WB_MOSI_ADR(1),
      I2 => WB_MOSI_ADR(3),
      I3 => N7,
      O => WB_MISO_DAT_mux0001_11_map7
    );
  WB_MISO_DAT_mux0001_11_21 : LUT4
    generic map(
      INIT => X"FDDD"
    )
    port map (
      I0 => WB_MISO_DAT_and0000,
      I1 => WB_MISO_DAT_mux0001_11_map7,
      I2 => WB_MISO_DAT_cmp_eq0024,
      I3 => Control(4),
      O => WB_MISO_DAT_mux0001_11_map8
    );
  WB_MISO_DAT_mux0001_11_45 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => WB_MOSI_ADR(2),
      I1 => WB_MOSI_ADR(0),
      I2 => NlwRenamedSig_OI_PG_CTRL_ZSize(20),
      I3 => WB_MOSI_ADR(4),
      O => WB_MISO_DAT_mux0001_11_map17
    );
  WB_MISO_DAT_mux0001_11_120 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_11_map8,
      I1 => WB_MISO_DAT_mux0001_11_map19,
      I2 => WB_MISO_DAT_mux0001_11_map31,
      O => WB_MISO_DAT_mux0001_11_map32
    );
  WB_MISO_DAT_mux0001_11_149 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => WB_MOSI_ADR(4),
      I1 => N11,
      I2 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(20),
      I3 => WB_MISO_DAT_mux0001_10_map35,
      O => WB_MISO_DAT_mux0001_11_map39
    );
  WB_MISO_DAT_mux0001_11_164 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N6,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_TagSize(4),
      I3 => NlwRenamedSig_OI_PG_CTRL_DiagSize(4),
      O => WB_MISO_DAT_mux0001_11_map44
    );
  WB_MISO_DAT_mux0001_11_190 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N7,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(4),
      I3 => NlwRenamedSig_OI_PG_CTRL_ImagePause(4),
      O => WB_MISO_DAT_mux0001_11_map50
    );
  WB_MISO_DAT_mux0001_11_205 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => WB_MOSI_ADR(3),
      I1 => WB_MISO_DAT_mux0001_11_map39,
      I2 => WB_MISO_DAT_mux0001_11_map44,
      I3 => WB_MISO_DAT_mux0001_11_map50,
      O => WB_MISO_DAT_mux0001_11_map52
    );
  WB_MISO_DAT_mux0001_10_17 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => NlwRenamedSig_OI_PG_CTRL_XSize(5),
      I1 => WB_MOSI_ADR(1),
      I2 => WB_MOSI_ADR(3),
      I3 => N7,
      O => WB_MISO_DAT_mux0001_10_map7
    );
  WB_MISO_DAT_mux0001_10_21 : LUT4
    generic map(
      INIT => X"FDDD"
    )
    port map (
      I0 => WB_MISO_DAT_and0000,
      I1 => WB_MISO_DAT_mux0001_10_map7,
      I2 => WB_MISO_DAT_cmp_eq0024,
      I3 => Control(5),
      O => WB_MISO_DAT_mux0001_10_map8
    );
  WB_MISO_DAT_mux0001_10_45 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => WB_MOSI_ADR(2),
      I1 => WB_MOSI_ADR(0),
      I2 => NlwRenamedSig_OI_PG_CTRL_ZSize(21),
      I3 => WB_MOSI_ADR(4),
      O => WB_MISO_DAT_mux0001_10_map17
    );
  WB_MISO_DAT_mux0001_10_120 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_10_map8,
      I1 => WB_MISO_DAT_mux0001_10_map19,
      I2 => WB_MISO_DAT_mux0001_10_map31,
      O => WB_MISO_DAT_mux0001_10_map32
    );
  WB_MISO_DAT_mux0001_10_149 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => WB_MOSI_ADR(4),
      I1 => N11,
      I2 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(21),
      I3 => WB_MISO_DAT_mux0001_10_map35,
      O => WB_MISO_DAT_mux0001_10_map39
    );
  WB_MISO_DAT_mux0001_10_164 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N6,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_TagSize(5),
      I3 => NlwRenamedSig_OI_PG_CTRL_DiagSize(5),
      O => WB_MISO_DAT_mux0001_10_map44
    );
  WB_MISO_DAT_mux0001_10_190 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N7,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(5),
      I3 => NlwRenamedSig_OI_PG_CTRL_ImagePause(5),
      O => WB_MISO_DAT_mux0001_10_map50
    );
  WB_MISO_DAT_mux0001_10_205 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => WB_MOSI_ADR(3),
      I1 => WB_MISO_DAT_mux0001_10_map39,
      I2 => WB_MISO_DAT_mux0001_10_map44,
      I3 => WB_MISO_DAT_mux0001_10_map50,
      O => WB_MISO_DAT_mux0001_10_map52
    );
  Cfg_DiagSize_not000221 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => WB_MOSI_ADR(0),
      I1 => WB_MOSI_ADR(4),
      I2 => N1,
      O => N8
    );
  Cfg_DiagSize_not000211 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => WB_MOSI_ADR(5),
      I1 => sreset,
      I2 => N21,
      O => N1
    );
  Cfg_YSize_not00021 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(3),
      I2 => N8,
      I3 => WB_MOSI_ADR(2),
      O => Cfg_YSize_not0002
    );
  Cfg_XSize_not00021 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => N8,
      I1 => WB_MOSI_ADR(3),
      I2 => WB_MOSI_ADR(1),
      I3 => WB_MOSI_ADR(2),
      O => Cfg_XSize_not0002
    );
  WB_MISO_DAT_mux0001_15_46 : LUT4
    generic map(
      INIT => X"6420"
    )
    port map (
      I0 => WB_MOSI_ADR(4),
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(16),
      I3 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(16),
      O => WB_MISO_DAT_mux0001_15_map14
    );
  WB_MISO_DAT_mux0001_15_167 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_15_map18,
      I1 => WB_MISO_DAT_mux0001_15_map29,
      I2 => WB_MISO_DAT_mux0001_15_map41,
      O => WB_MISO_DAT_mux0001_15_map42
    );
  WB_MISO_DAT_mux0001_15_197 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => DiagMode_from_ppc(0),
      I1 => WB_MOSI_ADR(3),
      I2 => Config_13(0),
      I3 => NlwRenamedSig_OI_PG_CTRL_TagSize(0),
      O => WB_MISO_DAT_mux0001_15_map51
    );
  WB_MISO_DAT_mux0001_15_222 : LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      I0 => WB_MOSI_ADR(0),
      I1 => WB_MOSI_ADR(1),
      I2 => WB_MISO_DAT_mux0001_15_map51,
      I3 => WB_MISO_DAT_mux0001_15_map45,
      O => WB_MISO_DAT_mux0001_15_map55
    );
  WB_MISO_DAT_mux0001_14_10 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_12_map3,
      I1 => Control(1),
      I2 => WB_MISO_DAT_cmp_eq0024,
      O => WB_MISO_DAT_mux0001_14_map5
    );
  WB_MISO_DAT_mux0001_14_33 : LUT4
    generic map(
      INIT => X"6420"
    )
    port map (
      I0 => WB_MOSI_ADR(4),
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(17),
      I3 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(17),
      O => WB_MISO_DAT_mux0001_14_map12
    );
  WB_MISO_DAT_mux0001_14_79 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => WB_MOSI_ADR(3),
      I1 => NlwRenamedSig_OI_PG_CTRL_XSize(1),
      I2 => WB_MOSI_ADR(1),
      I3 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(1),
      O => WB_MISO_DAT_mux0001_14_map25
    );
  WB_MISO_DAT_mux0001_14_186 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => WB_MOSI_ADR(3),
      I1 => NlwRenamedSig_OI_PG_CTRL_DiagMode(1),
      I2 => WB_MOSI_ADR(1),
      I3 => NlwRenamedSig_OI_PG_CTRL_TagSize(1),
      O => WB_MISO_DAT_mux0001_14_map49
    );
  WB_MISO_DAT_mux0001_14_216 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => WB_MOSI_ADR(0),
      I1 => WB_MISO_DAT_mux0001_14_map43,
      I2 => WB_MISO_DAT_mux0001_14_map54,
      I3 => WB_MISO_DAT_mux0001_14_map49,
      O => WB_MISO_DAT_mux0001_14_map55
    );
  WB_MISO_DAT_mux0001_13_10 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_12_map3,
      I1 => Control(2),
      I2 => WB_MISO_DAT_cmp_eq0024,
      O => WB_MISO_DAT_mux0001_13_map5
    );
  WB_MISO_DAT_mux0001_13_33 : LUT4
    generic map(
      INIT => X"6420"
    )
    port map (
      I0 => WB_MOSI_ADR(4),
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(18),
      I3 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(18),
      O => WB_MISO_DAT_mux0001_13_map12
    );
  WB_MISO_DAT_mux0001_13_79 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => WB_MOSI_ADR(3),
      I1 => NlwRenamedSig_OI_PG_CTRL_XSize(2),
      I2 => WB_MOSI_ADR(1),
      I3 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(2),
      O => WB_MISO_DAT_mux0001_13_map25
    );
  WB_MISO_DAT_mux0001_13_186 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => WB_MOSI_ADR(3),
      I1 => NlwRenamedSig_OI_PG_CTRL_DiagMode(2),
      I2 => WB_MOSI_ADR(1),
      I3 => NlwRenamedSig_OI_PG_CTRL_TagSize(2),
      O => WB_MISO_DAT_mux0001_13_map49
    );
  WB_MISO_DAT_mux0001_13_216 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => WB_MOSI_ADR(0),
      I1 => WB_MISO_DAT_mux0001_13_map43,
      I2 => WB_MISO_DAT_mux0001_13_map54,
      I3 => WB_MISO_DAT_mux0001_13_map49,
      O => WB_MISO_DAT_mux0001_13_map55
    );
  WB_MISO_DAT_mux0001_12_10 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_12_map3,
      I1 => Control(3),
      I2 => WB_MISO_DAT_cmp_eq0024,
      O => WB_MISO_DAT_mux0001_12_map5
    );
  WB_MISO_DAT_mux0001_12_33 : LUT4
    generic map(
      INIT => X"6420"
    )
    port map (
      I0 => WB_MOSI_ADR(4),
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(19),
      I3 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(19),
      O => WB_MISO_DAT_mux0001_12_map12
    );
  WB_MISO_DAT_mux0001_12_79 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => WB_MOSI_ADR(3),
      I1 => NlwRenamedSig_OI_PG_CTRL_XSize(3),
      I2 => WB_MOSI_ADR(1),
      I3 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(3),
      O => WB_MISO_DAT_mux0001_12_map25
    );
  WB_MISO_DAT_mux0001_12_186 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => WB_MOSI_ADR(3),
      I1 => NlwRenamedSig_OI_PG_CTRL_DiagMode(3),
      I2 => WB_MOSI_ADR(1),
      I3 => NlwRenamedSig_OI_PG_CTRL_TagSize(3),
      O => WB_MISO_DAT_mux0001_12_map49
    );
  WB_MISO_DAT_mux0001_12_216 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => WB_MOSI_ADR(0),
      I1 => WB_MISO_DAT_mux0001_12_map43,
      I2 => WB_MISO_DAT_mux0001_12_map54,
      I3 => WB_MISO_DAT_mux0001_12_map49,
      O => WB_MISO_DAT_mux0001_12_map55
    );
  Cfg_DiagMode_3_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => DiagMode_from_ppc(3),
      I1 => Config_13(0),
      O => NlwRenamedSig_OI_PG_CTRL_DiagMode(3)
    );
  Cfg_DiagMode_2_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => DiagMode_from_ppc(2),
      I1 => Config_13(0),
      O => NlwRenamedSig_OI_PG_CTRL_DiagMode(2)
    );
  Cfg_DiagMode_1_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => DiagMode_from_ppc(1),
      I1 => Config_13(0),
      O => NlwRenamedSig_OI_PG_CTRL_DiagMode(1)
    );
  Cfg_DiagMode_0_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => DiagMode_from_ppc(0),
      I1 => Config_13(0),
      O => NlwRenamedSig_OI_PG_CTRL_DiagMode(0)
    );
  WB_MISO_DAT_0 : FDS
    port map (
      C => CLK,
      D => WB_MISO_DAT_mux0001_15_map63,
      S => WB_MISO_DAT_mux0001_15_map42,
      Q => WB_MISO_DAT(0)
    );
  WB_MISO_DAT_1 : FDS
    port map (
      C => CLK,
      D => N1515,
      S => WB_MISO_DAT_mux0001_14_map40,
      Q => WB_MISO_DAT(1)
    );
  WB_MISO_DAT_2 : FDS
    port map (
      C => CLK,
      D => N1516,
      S => WB_MISO_DAT_mux0001_13_map40,
      Q => WB_MISO_DAT(2)
    );
  WB_MISO_DAT_3 : FDS
    port map (
      C => CLK,
      D => N1517,
      S => WB_MISO_DAT_mux0001_12_map40,
      Q => WB_MISO_DAT(3)
    );
  WB_MISO_DAT_4 : FDS
    port map (
      C => CLK,
      D => WB_MISO_DAT_mux0001_11_map52,
      S => WB_MISO_DAT_mux0001_11_map32,
      Q => WB_MISO_DAT(4)
    );
  WB_MISO_DAT_5 : FDS
    port map (
      C => CLK,
      D => WB_MISO_DAT_mux0001_10_map52,
      S => WB_MISO_DAT_mux0001_10_map32,
      Q => WB_MISO_DAT(5)
    );
  WB_MISO_DAT_6 : FDS
    port map (
      C => CLK,
      D => N1518,
      S => WB_MISO_DAT_mux0001_9_map21,
      Q => WB_MISO_DAT(6)
    );
  WB_MISO_DAT_7 : FDS
    port map (
      C => CLK,
      D => N1519,
      S => WB_MISO_DAT_mux0001_8_map21,
      Q => WB_MISO_DAT(7)
    );
  WB_MISO_DAT_8 : FDS
    port map (
      C => CLK,
      D => WB_MISO_DAT_mux0001_7_map21,
      S => WB_MISO_DAT_mux0001_7_map10,
      Q => WB_MISO_DAT(8)
    );
  WB_MISO_DAT_9 : FDS
    port map (
      C => CLK,
      D => WB_MISO_DAT_mux0001_6_map21,
      S => WB_MISO_DAT_mux0001_6_map10,
      Q => WB_MISO_DAT(9)
    );
  WB_MISO_DAT_10 : FDS
    port map (
      C => CLK,
      D => WB_MISO_DAT_mux0001_5_map17,
      S => WB_MISO_DAT_mux0001_5_map5,
      Q => WB_MISO_DAT(10)
    );
  WB_MISO_DAT_11 : FDS
    port map (
      C => CLK,
      D => WB_MISO_DAT_mux0001_4_map17,
      S => WB_MISO_DAT_mux0001_4_map5,
      Q => WB_MISO_DAT(11)
    );
  WB_MISO_DAT_12 : FDS
    port map (
      C => CLK,
      D => WB_MISO_DAT_mux0001_3_map17,
      S => WB_MISO_DAT_mux0001_3_map5,
      Q => WB_MISO_DAT(12)
    );
  WB_MISO_DAT_13 : FDS
    port map (
      C => CLK,
      D => WB_MISO_DAT_mux0001_2_map17,
      S => WB_MISO_DAT_mux0001_2_map5,
      Q => WB_MISO_DAT(13)
    );
  WB_MISO_DAT_14 : FDS
    port map (
      C => CLK,
      D => WB_MISO_DAT_mux0001_1_map17,
      S => WB_MISO_DAT_mux0001_1_map5,
      Q => WB_MISO_DAT(14)
    );
  WB_MISO_DAT_15 : FDS
    port map (
      C => CLK,
      D => N1520,
      S => WB_MISO_DAT_mux0001_0_map5,
      Q => WB_MISO_DAT(15)
    );
  Cfg_FrameType_0 : FDS
    port map (
      C => CLK,
      D => N1521,
      S => Config_13(0),
      Q => NlwRenamedSig_OI_PG_CTRL_FrameType_0_Q
    );
  Cfg_FrameType_mux0000_7_111 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => NlwRenamedSig_OI_PG_CTRL_FrameType_0_Q,
      I1 => N0,
      O => N1521
    );
  Cfg_FrameType_5 : FDS
    port map (
      C => CLK,
      D => N1523,
      S => Config_13(0),
      Q => NlwRenamedSig_OI_PG_CTRL_FrameType_5_Q
    );
  Cfg_FrameType_mux0000_2_111 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => NlwRenamedSig_OI_PG_CTRL_FrameType_5_Q,
      I1 => N0,
      O => N1523
    );
  Cfg_FrameType_6 : FDS
    port map (
      C => CLK,
      D => N1524,
      S => Config_13(0),
      Q => NlwRenamedSig_OI_PG_CTRL_FrameType_6_Q
    );
  Cfg_FrameType_mux0000_1_111 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => NlwRenamedSig_OI_PG_CTRL_FrameType_6_Q,
      I1 => N0,
      O => N1524
    );
  Cfg_FrameType_2 : FDRS
    port map (
      C => CLK,
      D => N1526,
      R => Config_13(0),
      S => N403,
      Q => NlwRenamedSig_OI_PG_CTRL_FrameType_2_Q
    );
  Cfg_FrameType_mux0000_5_112 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => NlwRenamedSig_OI_PG_CTRL_FrameType_2_Q,
      I1 => N0,
      O => N1526
    );
  Status : FDRSE
    port map (
      C => CLK,
      CE => WSHB_Interface_SM_FFd2_11,
      D => N1527,
      R => sreset,
      S => WSHB_Interface_SM_FFd1_3,
      Q => Status_7
    );
  WB_MISO_DAT_mux0001_5_8 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_12_map3,
      I1 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(10),
      I2 => WB_MISO_DAT_cmp_eq0022,
      I3 => WB_MISO_DAT_mux0001_5_map4,
      O => WB_MISO_DAT_mux0001_5_map5
    );
  WB_MISO_DAT_mux0001_4_8 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_12_map3,
      I1 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(11),
      I2 => WB_MISO_DAT_cmp_eq0022,
      I3 => WB_MISO_DAT_mux0001_4_map4,
      O => WB_MISO_DAT_mux0001_4_map5
    );
  WB_MISO_DAT_mux0001_3_8 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_12_map3,
      I1 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(12),
      I2 => WB_MISO_DAT_cmp_eq0022,
      I3 => WB_MISO_DAT_mux0001_3_map4,
      O => WB_MISO_DAT_mux0001_3_map5
    );
  WB_MISO_DAT_mux0001_2_8 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_12_map3,
      I1 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(13),
      I2 => WB_MISO_DAT_cmp_eq0022,
      I3 => WB_MISO_DAT_mux0001_2_map4,
      O => WB_MISO_DAT_mux0001_2_map5
    );
  WB_MISO_DAT_mux0001_1_8 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_12_map3,
      I1 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(14),
      I2 => WB_MISO_DAT_cmp_eq0022,
      I3 => WB_MISO_DAT_mux0001_1_map4,
      O => WB_MISO_DAT_mux0001_1_map5
    );
  WB_MISO_DAT_mux0001_0_821 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => WB_MOSI_ADR(3),
      I1 => WB_MISO_DAT_mux0001_0_map15,
      I2 => WB_MISO_DAT_mux0001_0_map10,
      I3 => WB_MISO_DAT_mux0001_0_map20,
      O => N1520
    );
  WB_MISO_DAT_mux0001_14_156_SW0 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => N7,
      I1 => WB_MISO_DAT_mux0001_14_map25,
      I2 => WB_MISO_DAT_mux0001_14_map5,
      I3 => WB_MISO_DAT_mux0001_14_map19,
      O => N1528
    );
  WB_MISO_DAT_mux0001_14_156 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_14_map39,
      I1 => WB_MISO_DAT_mux0001_14_map12,
      I2 => WB_MISO_DAT_mux0001_10_map35,
      I3 => N1528,
      O => WB_MISO_DAT_mux0001_14_map40
    );
  WB_MISO_DAT_mux0001_13_156_SW0 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => N7,
      I1 => WB_MISO_DAT_mux0001_13_map25,
      I2 => WB_MISO_DAT_mux0001_13_map5,
      I3 => WB_MISO_DAT_mux0001_13_map19,
      O => N1530
    );
  WB_MISO_DAT_mux0001_13_156 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_13_map39,
      I1 => WB_MISO_DAT_mux0001_13_map12,
      I2 => WB_MISO_DAT_mux0001_10_map35,
      I3 => N1530,
      O => WB_MISO_DAT_mux0001_13_map40
    );
  WB_MISO_DAT_mux0001_12_156_SW0 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => N7,
      I1 => WB_MISO_DAT_mux0001_12_map25,
      I2 => WB_MISO_DAT_mux0001_12_map5,
      I3 => WB_MISO_DAT_mux0001_12_map19,
      O => N1532
    );
  WB_MISO_DAT_mux0001_12_156 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_12_map39,
      I1 => WB_MISO_DAT_mux0001_12_map12,
      I2 => WB_MISO_DAT_mux0001_10_map35,
      I3 => N1532,
      O => WB_MISO_DAT_mux0001_12_map40
    );
  Cfg_ZSize_20_not0001 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => sreset,
      I1 => WB_MOSI_ADR(5),
      I2 => WB_MOSI_ADR(4),
      I3 => N1534,
      O => Cfg_ZSize_20_not0001_4
    );
  WB_MISO_DAT_mux0001_14_2451 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => WB_MOSI_ADR(2),
      I1 => WB_MOSI_ADR(4),
      I2 => WB_MISO_DAT_mux0001_14_map55,
      O => N1515
    );
  WB_MISO_DAT_mux0001_13_2451 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => WB_MOSI_ADR(2),
      I1 => WB_MOSI_ADR(4),
      I2 => WB_MISO_DAT_mux0001_13_map55,
      O => N1516
    );
  WB_MISO_DAT_mux0001_12_2451 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => WB_MOSI_ADR(2),
      I1 => WB_MOSI_ADR(4),
      I2 => WB_MISO_DAT_mux0001_12_map55,
      O => N1517
    );
  Cfg_ZSize_10_not00011 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(3),
      I2 => WB_MOSI_ADR(2),
      I3 => N8,
      O => Cfg_ZSize_10_not0001
    );
  Cfg_TagSize_not00021 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => WB_MOSI_ADR(3),
      I1 => WB_MOSI_ADR(1),
      I2 => WB_MOSI_ADR(2),
      I3 => N8,
      O => Cfg_TagSize_not0002
    );
  Cfg_PayloadSize_7_not00011 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => WB_MOSI_ADR(2),
      I1 => WB_MOSI_ADR(1),
      I2 => WB_MOSI_ADR(3),
      I3 => N8,
      O => Cfg_PayloadSize_7_not0001
    );
  WB_MISO_DAT_mux0001_0_7 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => N6,
      I1 => WB_MOSI_ADR(3),
      I2 => WB_MOSI_ADR(1),
      I3 => NlwRenamedSig_OI_PG_CTRL_ZSize(15),
      O => WB_MISO_DAT_mux0001_0_map4
    );
  WB_MISO_DAT_mux0001_9_83 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => WB_MOSI_ADR(2),
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(6),
      O => WB_MISO_DAT_mux0001_9_map22
    );
  WB_MISO_DAT_mux0001_8_83 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => WB_MOSI_ADR(2),
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(7),
      O => WB_MISO_DAT_mux0001_8_map22
    );
  WB_MISO_DAT_mux0001_14_213 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(3),
      I2 => WB_MOSI_ADR(0),
      I3 => NlwRenamedSig_OI_PG_CTRL_ZSize(17),
      O => WB_MISO_DAT_mux0001_14_map54
    );
  WB_MISO_DAT_mux0001_13_213 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(3),
      I2 => WB_MOSI_ADR(0),
      I3 => NlwRenamedSig_OI_PG_CTRL_ZSize(18),
      O => WB_MISO_DAT_mux0001_13_map54
    );
  WB_MISO_DAT_mux0001_12_213 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(3),
      I2 => WB_MOSI_ADR(0),
      I3 => NlwRenamedSig_OI_PG_CTRL_ZSize(19),
      O => WB_MISO_DAT_mux0001_12_map54
    );
  WB_MISO_DAT_mux0001_15_237 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(3),
      I2 => WB_MOSI_ADR(0),
      I3 => NlwRenamedSig_OI_PG_CTRL_ZSize(16),
      O => WB_MISO_DAT_mux0001_15_map58
    );
  DiagMode_from_ppc_not00021 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(2),
      I2 => N8,
      I3 => WB_MOSI_ADR(3),
      O => DiagMode_from_ppc_not0002
    );
  Cfg_ImagePause_not00021 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(3),
      I2 => N8,
      I3 => WB_MOSI_ADR(2),
      O => Cfg_ImagePause_not0002
    );
  WB_MISO_DAT_mux0001_15_257 : LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => WB_MOSI_ADR(2),
      I1 => WB_MOSI_ADR(4),
      I2 => WB_MISO_DAT_mux0001_15_map55,
      I3 => WB_MISO_DAT_mux0001_15_map58,
      O => WB_MISO_DAT_mux0001_15_map63
    );
  WB_MISO_DAT_mux0001_14_64 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_YSize(1),
      I3 => NlwRenamedSig_OI_PG_CTRL_ImagePause(1),
      O => WB_MISO_DAT_mux0001_14_map19
    );
  WB_MISO_DAT_mux0001_13_64 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_YSize(2),
      I3 => NlwRenamedSig_OI_PG_CTRL_ImagePause(2),
      O => WB_MISO_DAT_mux0001_13_map19
    );
  WB_MISO_DAT_mux0001_12_64 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_YSize(3),
      I3 => NlwRenamedSig_OI_PG_CTRL_ImagePause(3),
      O => WB_MISO_DAT_mux0001_12_map19
    );
  WB_MISO_DAT_mux0001_9_18 : LUT4
    generic map(
      INIT => X"20FF"
    )
    port map (
      I0 => N10,
      I1 => N11,
      I2 => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(6),
      I3 => N1536,
      O => WB_MISO_DAT_mux0001_9_map8
    );
  WB_MISO_DAT_mux0001_8_18 : LUT4
    generic map(
      INIT => X"20FF"
    )
    port map (
      I0 => N10,
      I1 => N11,
      I2 => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(7),
      I3 => N1538,
      O => WB_MISO_DAT_mux0001_8_map8
    );
  WB_MISO_DAT_mux0001_11_56_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N7,
      I1 => NlwRenamedSig_OI_PG_CTRL_YSize(4),
      I2 => N6,
      I3 => NlwRenamedSig_OI_PG_CTRL_ZSize(4),
      O => N1540
    );
  WB_MISO_DAT_mux0001_11_56 : LUT4
    generic map(
      INIT => X"0C08"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_11_map17,
      I1 => WB_MOSI_ADR(1),
      I2 => WB_MOSI_ADR(3),
      I3 => N1540,
      O => WB_MISO_DAT_mux0001_11_map19
    );
  WB_MISO_DAT_mux0001_10_56_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N7,
      I1 => NlwRenamedSig_OI_PG_CTRL_YSize(5),
      I2 => N6,
      I3 => NlwRenamedSig_OI_PG_CTRL_ZSize(5),
      O => N1542
    );
  WB_MISO_DAT_mux0001_10_56 : LUT4
    generic map(
      INIT => X"0C08"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_10_map17,
      I1 => WB_MOSI_ADR(1),
      I2 => WB_MOSI_ADR(3),
      I3 => N1542,
      O => WB_MISO_DAT_mux0001_10_map19
    );
  Cfg_DiagSize_not00021 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => N8,
      I1 => WB_MOSI_ADR(2),
      I2 => WB_MOSI_ADR(1),
      I3 => WB_MOSI_ADR(3),
      O => Cfg_DiagSize_not0002
    );
  WB_MISO_DAT_mux0001_7_18 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_ZSize(8),
      I3 => NlwRenamedSig_OI_PG_CTRL_DiagSize(8),
      O => WB_MISO_DAT_mux0001_7_map8
    );
  WB_MISO_DAT_mux0001_6_18 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_ZSize(9),
      I3 => NlwRenamedSig_OI_PG_CTRL_DiagSize(9),
      O => WB_MISO_DAT_mux0001_6_map8
    );
  WB_MISO_DAT_mux0001_7_2 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(8),
      I1 => N10,
      I2 => N22,
      I3 => WB_MISO_DAT_mux0001_12_map3,
      O => WB_MISO_DAT_mux0001_7_map1
    );
  WB_MISO_DAT_mux0001_6_2 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(9),
      I1 => N10,
      I2 => N22,
      I3 => WB_MISO_DAT_mux0001_12_map3,
      O => WB_MISO_DAT_mux0001_6_map1
    );
  WB_MISO_DAT_mux0001_15_182 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_ZSize(0),
      I3 => NlwRenamedSig_OI_PG_CTRL_DiagSize(0),
      O => WB_MISO_DAT_mux0001_15_map45
    );
  WB_MISO_DAT_mux0001_14_171 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_ZSize(1),
      I3 => NlwRenamedSig_OI_PG_CTRL_DiagSize(1),
      O => WB_MISO_DAT_mux0001_14_map43
    );
  WB_MISO_DAT_mux0001_13_171 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_ZSize(2),
      I3 => NlwRenamedSig_OI_PG_CTRL_DiagSize(2),
      O => WB_MISO_DAT_mux0001_13_map43
    );
  WB_MISO_DAT_mux0001_12_171 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_ZSize(3),
      I3 => NlwRenamedSig_OI_PG_CTRL_DiagSize(3),
      O => WB_MISO_DAT_mux0001_12_map43
    );
  Cfg_ROM_Z_START_not00021 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => N1,
      I1 => WB_MOSI_ADR(1),
      I2 => WB_MOSI_ADR(2),
      I3 => N10,
      O => Cfg_ROM_Z_START_not0002
    );
  Cfg_IMGSIZE_13_not00011 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => N1,
      I1 => WB_MOSI_ADR(1),
      I2 => WB_MOSI_ADR(2),
      I3 => N10,
      O => Cfg_IMGSIZE_13_not0001
    );
  Control_0_not0001_SW0 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(0),
      I2 => N21,
      I3 => WB_MOSI_ADR(2),
      O => N17
    );
  Cfg_PayloadSize_20_not0001_SW0 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => WB_MOSI_ADR(0),
      I1 => WB_MOSI_ADR(2),
      I2 => WB_MOSI_ADR(1),
      O => N29
    );
  WB_MISO_DAT_mux0001_11_134 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(0),
      I2 => WB_MOSI_ADR(2),
      O => WB_MISO_DAT_mux0001_10_map35
    );
  WB_MISO_DAT_mux0001_9_74 : LUT4
    generic map(
      INIT => X"AAEA"
    )
    port map (
      I0 => N1544,
      I1 => WB_MOSI_ADR(1),
      I2 => WB_MISO_DAT_mux0001_9_map19,
      I3 => WB_MOSI_ADR(3),
      O => WB_MISO_DAT_mux0001_9_map21
    );
  WB_MISO_DAT_mux0001_8_74 : LUT4
    generic map(
      INIT => X"AAEA"
    )
    port map (
      I0 => N1546,
      I1 => WB_MOSI_ADR(1),
      I2 => WB_MISO_DAT_mux0001_8_map19,
      I3 => WB_MOSI_ADR(3),
      O => WB_MISO_DAT_mux0001_8_map21
    );
  WB_MISO_DAT_mux0001_15_62 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_12_map3,
      I1 => WB_MISO_DAT_mux0001_15_map14,
      I2 => WB_MISO_DAT_mux0001_10_map35,
      I3 => N1548,
      O => WB_MISO_DAT_mux0001_15_map18
    );
  WB_MISO_DAT_mux0001_0_22 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(15),
      I2 => N1550,
      I3 => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(15),
      O => WB_MISO_DAT_mux0001_0_map10
    );
  WB_MISO_DAT_cmp_eq00221 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => WB_MOSI_ADR(0),
      I1 => WB_MOSI_ADR(3),
      I2 => WB_MOSI_ADR(4),
      I3 => N22,
      O => WB_MISO_DAT_cmp_eq0022
    );
  WB_MISO_DAT_cmp_eq00191 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => WB_MOSI_ADR(4),
      I1 => WB_MOSI_ADR(3),
      I2 => N11,
      I3 => WB_MOSI_ADR(0),
      O => WB_MISO_DAT_cmp_eq0019
    );
  WB_MISO_DAT_mux0001_15_62_SW0 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => WB_MOSI_ADR(0),
      I1 => Control(0),
      I2 => N1562,
      I3 => Status_7,
      O => N1548
    );
  WB_MISO_DAT_mux0001_0_22_SW0 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => WB_MOSI_ADR(3),
      I1 => WB_MOSI_ADR(0),
      I2 => WB_MOSI_ADR(4),
      I3 => WB_MOSI_ADR(2),
      O => N1550
    );
  WB_MISO_DAT_mux0001_15_62_SW0_SW0 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(4),
      I2 => WB_MOSI_ADR(3),
      I3 => WB_MOSI_ADR(2),
      O => N1562
    );
  WB_MISO_DAT_mux0001_0_44 : MUXF5
    port map (
      I0 => N1564,
      I1 => N1565,
      S => NlwRenamedSig_OI_PG_CTRL_DiagSize(15),
      O => WB_MISO_DAT_mux0001_0_map15
    );
  WB_MISO_DAT_mux0001_0_44_F : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => WB_MOSI_ADR(4),
      I1 => WB_MOSI_ADR(1),
      I2 => WB_MOSI_ADR(2),
      O => N1564
    );
  WB_MISO_DAT_mux0001_0_44_G : LUT4
    generic map(
      INIT => X"EAC8"
    )
    port map (
      I0 => WB_MOSI_ADR(4),
      I1 => WB_MOSI_ADR(1),
      I2 => N6,
      I3 => WB_MOSI_ADR(2),
      O => N1565
    );
  WB_MISO_DAT_mux0001_11_109 : MUXF5
    port map (
      I0 => N1566,
      I1 => N1567,
      S => WB_MOSI_ADR(2),
      O => WB_MISO_DAT_mux0001_11_map31
    );
  WB_MISO_DAT_mux0001_11_109_F : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N10,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(4),
      I3 => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(4),
      O => N1566
    );
  WB_MISO_DAT_mux0001_11_109_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N10,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(4),
      I3 => Config_13(4),
      O => N1567
    );
  WB_MISO_DAT_mux0001_10_109 : MUXF5
    port map (
      I0 => N1568,
      I1 => N1569,
      S => WB_MOSI_ADR(2),
      O => WB_MISO_DAT_mux0001_10_map31
    );
  WB_MISO_DAT_mux0001_10_109_F : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N10,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(5),
      I3 => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(5),
      O => N1568
    );
  WB_MISO_DAT_mux0001_10_109_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N10,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(5),
      I3 => Config_13(5),
      O => N1569
    );
  WB_MISO_DAT_mux0001_15_102 : MUXF5
    port map (
      I0 => N1570,
      I1 => N1571,
      S => WB_MOSI_ADR(1),
      O => WB_MISO_DAT_mux0001_15_map29
    );
  WB_MISO_DAT_mux0001_15_102_F : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N7,
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_XSize(0),
      I3 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(0),
      O => N1570
    );
  WB_MISO_DAT_mux0001_15_102_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N7,
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_YSize(0),
      I3 => NlwRenamedSig_OI_PG_CTRL_ImagePause(0),
      O => N1571
    );
  WB_MISO_DAT_mux0001_15_156 : MUXF5
    port map (
      I0 => N1572,
      I1 => N1573,
      S => WB_MOSI_ADR(2),
      O => WB_MISO_DAT_mux0001_15_map41
    );
  WB_MISO_DAT_mux0001_15_156_F : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N10,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(0),
      I3 => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(0),
      O => N1572
    );
  WB_MISO_DAT_mux0001_15_156_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N10,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(0),
      I3 => Config_13(0),
      O => N1573
    );
  WB_MISO_DAT_mux0001_14_145 : MUXF5
    port map (
      I0 => N1574,
      I1 => N1575,
      S => WB_MOSI_ADR(2),
      O => WB_MISO_DAT_mux0001_14_map39
    );
  WB_MISO_DAT_mux0001_14_145_F : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N10,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(1),
      I3 => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(1),
      O => N1574
    );
  WB_MISO_DAT_mux0001_14_145_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N10,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(1),
      I3 => Config_13(1),
      O => N1575
    );
  WB_MISO_DAT_mux0001_13_145 : MUXF5
    port map (
      I0 => N1576,
      I1 => N1577,
      S => WB_MOSI_ADR(2),
      O => WB_MISO_DAT_mux0001_13_map39
    );
  WB_MISO_DAT_mux0001_13_145_F : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N10,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(2),
      I3 => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(2),
      O => N1576
    );
  WB_MISO_DAT_mux0001_13_145_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N10,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(2),
      I3 => Config_13(2),
      O => N1577
    );
  WB_MISO_DAT_mux0001_12_145 : MUXF5
    port map (
      I0 => N1578,
      I1 => N1579,
      S => WB_MOSI_ADR(2),
      O => WB_MISO_DAT_mux0001_12_map39
    );
  WB_MISO_DAT_mux0001_12_145_F : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N10,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(3),
      I3 => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(3),
      O => N1578
    );
  WB_MISO_DAT_mux0001_12_145_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N10,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(3),
      I3 => Config_13(3),
      O => N1579
    );
  WB_MISO_DAT_mux0001_7_65 : MUXF5
    port map (
      I0 => N1580,
      I1 => N1581,
      S => WB_MOSI_ADR(1),
      O => WB_MISO_DAT_mux0001_7_map21
    );
  WB_MISO_DAT_mux0001_7_65_F : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N7,
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_XSize(8),
      I3 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(8),
      O => N1580
    );
  WB_MISO_DAT_mux0001_7_65_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N7,
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_YSize(8),
      I3 => NlwRenamedSig_OI_PG_CTRL_ImagePause(8),
      O => N1581
    );
  WB_MISO_DAT_mux0001_6_65 : MUXF5
    port map (
      I0 => N1582,
      I1 => N1583,
      S => WB_MOSI_ADR(1),
      O => WB_MISO_DAT_mux0001_6_map21
    );
  WB_MISO_DAT_mux0001_6_65_F : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N7,
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_XSize(9),
      I3 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(9),
      O => N1582
    );
  WB_MISO_DAT_mux0001_6_65_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N7,
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_YSize(9),
      I3 => NlwRenamedSig_OI_PG_CTRL_ImagePause(9),
      O => N1583
    );
  WB_MISO_DAT_mux0001_9_1991 : MUXF5
    port map (
      I0 => N1584,
      I1 => N1585,
      S => WB_MOSI_ADR(3),
      O => N1518
    );
  WB_MISO_DAT_mux0001_9_1991_F : LUT4
    generic map(
      INIT => X"C080"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_9_map22,
      I1 => WB_MOSI_ADR(4),
      I2 => WB_MOSI_ADR(0),
      I3 => WB_MISO_DAT_mux0001_9_map27,
      O => N1584
    );
  WB_MISO_DAT_mux0001_9_1991_G : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_9_map35,
      I1 => WB_MISO_DAT_mux0001_9_map40,
      I2 => WB_MISO_DAT_mux0001_9_map46,
      O => N1585
    );
  WB_MISO_DAT_mux0001_8_1991 : MUXF5
    port map (
      I0 => N1586,
      I1 => N1587,
      S => WB_MOSI_ADR(3),
      O => N1519
    );
  WB_MISO_DAT_mux0001_8_1991_F : LUT4
    generic map(
      INIT => X"C080"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_8_map22,
      I1 => WB_MOSI_ADR(4),
      I2 => WB_MOSI_ADR(0),
      I3 => WB_MISO_DAT_mux0001_8_map27,
      O => N1586
    );
  WB_MISO_DAT_mux0001_8_1991_G : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_8_map35,
      I1 => WB_MISO_DAT_mux0001_8_map40,
      I2 => WB_MISO_DAT_mux0001_8_map46,
      O => N1587
    );
  WB_MISO_DAT_mux0001_5_45 : MUXF5
    port map (
      I0 => N1588,
      I1 => N1589,
      S => WB_MOSI_ADR(3),
      O => WB_MISO_DAT_mux0001_5_map17
    );
  WB_MISO_DAT_mux0001_5_45_F : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => N6,
      I2 => NlwRenamedSig_OI_PG_CTRL_ZSize(10),
      O => N1588
    );
  WB_MISO_DAT_mux0001_5_45_G : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MISO_DAT_mux0001_5_map15,
      I2 => N7,
      I3 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(10),
      O => N1589
    );
  WB_MISO_DAT_mux0001_4_45 : MUXF5
    port map (
      I0 => N1590,
      I1 => N1591,
      S => WB_MOSI_ADR(3),
      O => WB_MISO_DAT_mux0001_4_map17
    );
  WB_MISO_DAT_mux0001_4_45_F : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => N6,
      I2 => NlwRenamedSig_OI_PG_CTRL_ZSize(11),
      O => N1590
    );
  WB_MISO_DAT_mux0001_4_45_G : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MISO_DAT_mux0001_4_map15,
      I2 => N7,
      I3 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(11),
      O => N1591
    );
  WB_MISO_DAT_mux0001_3_45 : MUXF5
    port map (
      I0 => N1592,
      I1 => N1593,
      S => WB_MOSI_ADR(3),
      O => WB_MISO_DAT_mux0001_3_map17
    );
  WB_MISO_DAT_mux0001_3_45_F : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => N6,
      I2 => NlwRenamedSig_OI_PG_CTRL_ZSize(12),
      O => N1592
    );
  WB_MISO_DAT_mux0001_3_45_G : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MISO_DAT_mux0001_3_map15,
      I2 => N7,
      I3 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(12),
      O => N1593
    );
  WB_MISO_DAT_mux0001_2_45 : MUXF5
    port map (
      I0 => N1594,
      I1 => N1595,
      S => WB_MOSI_ADR(3),
      O => WB_MISO_DAT_mux0001_2_map17
    );
  WB_MISO_DAT_mux0001_2_45_F : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => N6,
      I2 => NlwRenamedSig_OI_PG_CTRL_ZSize(13),
      O => N1594
    );
  WB_MISO_DAT_mux0001_2_45_G : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MISO_DAT_mux0001_2_map15,
      I2 => N7,
      I3 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(13),
      O => N1595
    );
  WB_MISO_DAT_mux0001_1_45 : MUXF5
    port map (
      I0 => N1596,
      I1 => N1597,
      S => WB_MOSI_ADR(3),
      O => WB_MISO_DAT_mux0001_1_map17
    );
  WB_MISO_DAT_mux0001_1_45_F : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => N6,
      I2 => NlwRenamedSig_OI_PG_CTRL_ZSize(14),
      O => N1596
    );
  WB_MISO_DAT_mux0001_1_45_G : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MISO_DAT_mux0001_1_map15,
      I2 => N7,
      I3 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(14),
      O => N1597
    );
  ODD_EVENn1_INV_0 : INV
    port map (
      I => FPGA_ID,
      O => ODD_EVENn
    );
  Status_mux0001111_INV_0 : INV
    port map (
      I => Control(0),
      O => N1527
    );
  XST_VCC : VCC
    port map (
      P => N1598
    );
  XST_GND : GND
    port map (
      G => N1599
    );
  Cfg_ZSize_20_not0001_SW11 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => WB_MOSI_ADR(2),
      I1 => WB_MOSI_ADR(1),
      I2 => N21,
      I3 => WB_MOSI_ADR(0),
      O => N1608
    );
  Cfg_ZSize_20_not0001_SW1_f5 : MUXF5
    port map (
      I0 => N1608,
      I1 => N1598,
      S => WB_MOSI_ADR(3),
      O => N1534
    );
  WB_MISO_DAT_mux0001_9_18_SW0 : LUT4_L
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => NlwRenamedSig_OI_PG_CTRL_XSize(6),
      I2 => N7,
      I3 => WB_MOSI_ADR(3),
      LO => N1536
    );
  WB_MISO_DAT_mux0001_8_18_SW0 : LUT4_L
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => NlwRenamedSig_OI_PG_CTRL_XSize(7),
      I2 => N7,
      I3 => WB_MOSI_ADR(3),
      LO => N1538
    );
  WB_MISO_DAT_mux0001_9_74_SW0 : LUT4_L
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_12_map3,
      I1 => Control(6),
      I2 => WB_MISO_DAT_cmp_eq0024,
      I3 => WB_MISO_DAT_mux0001_9_map8,
      LO => N1544
    );
  WB_MISO_DAT_mux0001_8_74_SW0 : LUT4_L
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_12_map3,
      I1 => Control(7),
      I2 => WB_MISO_DAT_cmp_eq0024,
      I3 => WB_MISO_DAT_mux0001_8_map8,
      LO => N1546
    );

end STRUCTURE;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;
-- Library elements added by std2rec from file D:\Telops\Common_HDL\Common_Projects\CAMEL\Pattern_gen\Active-hdl\compile\PatGen_32_WB.vhd
library IEEE;
use IEEE.std_logic_1164.all;
library Common_HDL; 
use Common_HDL.Telops.all;
library work;
use work.DPB_define.all;
use work.CAMEL_define.all;

entity scene_igm is
  port (
    CLK : in STD_LOGIC := 'X'; 
    DATA : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    INDEX : in STD_LOGIC_VECTOR ( 9 downto 0 ) 
  );
end scene_igm;

architecture STRUCTURE of scene_igm is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_CASCADEINA_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_CASCADEINB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_CLKB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_REGCEB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ENB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_SSRB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_CASCADEOUTA_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_CASCADEOUTB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_WEB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_WEB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_WEB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_WEB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOPA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOPB_0_UNCONNECTED : STD_LOGIC; 
begin
  XST_VCC : VCC
    port map (
      P => N0
    );
  XST_GND : GND
    port map (
      G => N1
    );
  Mrom_DATA_rom00001 : RAMB16
    generic map(
      WRITE_MODE_B => "WRITE_FIRST",
      SRVAL_A => X"000000000",
      INIT_00 => X"AB6BAB81AB74AB4DAB54AB89AB8BAB6FAB40AB41ABB3AB94AB38AB16AB6DABD4",
      INIT_01 => X"AB6CAB6AAB76AB6DAB70AB6AAB60AB5EAB82AB6EAB58AB5DAB83AB84AB63AB40",
      INIT_02 => X"AB60AB7CAB55AB66AB60AB70AB74AB85AB63AB60AB72AB74AB58AB4AAB64AB70",
      INIT_03 => X"AB61AB6BAB66AB68AB6EAB69AB65AB5AAB67AB74AB59AB4BAB62AB6CAB5AAB64",
      INIT_04 => X"AB59AB67AB7CAB5CAB82AB5BAB77AB7AAB5FAB6AAB78AB5AAB6AAB55AB63AB5A",
      INIT_05 => X"AB66AB5BAB63AB64AB7FAB80AB7AAB6DAB58AB69AB58AB6BAB6BAB5BAB67AB5D",
      INIT_06 => X"AB6AAB63AB71AB56AB7FAB5CAB65AB65AB62AB74AB64AB61AB66AB5EAB67AB6C",
      INIT_07 => X"AB75AB6CAB5CAB49AB6AAB57AB77AB64AB7BAB62AB71AB5EAB6EAB65AB6CAB5E",
      INIT_08 => X"AB6AAB71AB65AB70AB6FAB69AB6BAB74AB7AAB64AB58AB75AB5BAB77AB5CAB73",
      INIT_09 => X"AB5BAB71AB65AB68AB6AAB6CAB5DAB5BAB62AB62AB60AB69AB75AB61AB71AB6B",
      INIT_0A => X"AB69AB61AB65AB7BAB70AB64AB62AB63AB62AB69AB6BAB6AAB6CAB7BAB6AAB71",
      INIT_0B => X"AB76AB5BAB5FAB61AB56AB53AB58AB6DAB6BAB71AB6FAB5DAB6EAB6AAB70AB67",
      INIT_0C => X"AB6AAB70AB61AB61AB72AB6BAB73AB6AAB73AB85AB6CAB6CAB6FAB68AB57AB61",
      INIT_0D => X"AB75AB70AB80AB78AB65AB4FAB60AB6AAB61AB5FAB6BAB6AAB6BAB67AB65AB6B",
      INIT_0E => X"AB50AB5EAB6FAB68AB6EAB6EAB7FAB6FAB6EAB60AB6AAB54AB6EAB5EAB72AB6C",
      INIT_0F => X"AB77AB6EAB63AB6CAB54AB6DAB6BAB6EAB62AB63AB69AB5BAB72AB79AB6EAB72",
      INIT_10 => X"AB65AB6FAB6AAB5BAB66AB54AB62AB74AB56AB60AB6EAB71AB73AB75AB55AB5B",
      INIT_11 => X"AB71AB5EAB6BAB75AB6EAB67AB6FAB74AB72AB70AB59AB71AB75AB71AB6CAB53",
      INIT_12 => X"AB60AB71AB6AAB6FAB6BAB85AB5BAB65AB6AAB6DAB6EAB63AB6FAB65AB5DAB67",
      INIT_13 => X"AB7EAB69AB6DAB72AB77AB65AB62AB6AAB6CAB6FAB59AB72AB66AB69AB64AB6B",
      INIT_14 => X"AB67AB6DAB6AAB6AAB67AB79AB6DAB53AB6BAB5BAB5EAB67AB5EAB70AB58AB6E",
      INIT_15 => X"AB77AB53AB65AB7DAB69AB70AB5DAB69AB66AB61AB60AB5BAB7CAB60AB6AAB79",
      INIT_16 => X"AB69AB78AB56AB6EAB61AB61AB67AB7BAB68AB68AB6EAB57AB64AB61AB64AB69",
      INIT_17 => X"AB5AAB6EAB6AAB5FAB6CAB72AB51AB6AAB6AAB64AB70AB60AB5FAB6FAB78AB5F",
      INIT_18 => X"AB53AB6BAB7AAB63AB53AB7EAB5AAB7AAB6AAB62AB6AAB7CAB5CAB6AAB6DAB6D",
      INIT_19 => X"AB55AB44AB74AB6CAB50AB7BAB70AB54AB78AB81AB58AB7EAB76AB6AAB7AAB6D",
      INIT_1A => X"AB99AB67AB6AAB89AB42AB4BAB9AAB5EAB4CAB7CAB5DAB66AB7DAB5DAB5EAB98",
      INIT_1B => X"AB82AB6AAB44AB9AAB86AB2CAB76AB8BAB49AB6FAB72AB2BAB76ABA3AB34AB5D",
      INIT_1C => X"AB4CABE7AB4FAAFAAB89AB9FAB4FAB69AB4DAB55ABB8AB5BAB23ABA1AB86AB48",
      INIT_1D => X"AACAAAE7AC00AB69AB55AB84AAE1AB78AC15AB20AADCABCEAB9BAB2FAB8AAB2F",
      INIT_1E => X"AD67AA65AB5BABFAAA18ABD0ACEBAA5BAA7EAC42ABB6AB5CAB5CAAC9ABCAAC39",
      INIT_1F => X"BB6D9639A136BF47AF0F9CC1ABE4B35AAACDA8EBAA59AB4BAE4AABA5A82BABFC",
      INIT_20 => X"ABBEA7CDABE9AED5AB0FA98DA931ABCFB2F6AA6C9D5BB060BE34A0339773BDAC",
      INIT_21 => X"AC47ABD6AAB1AB37AB54ABC9AC49AA74AA42ACEEAC07AA14ABD5AB3DAA94AD8B",
      INIT_22 => X"AB32AB76AB3EAB9BABD9AAD7AB26AC18AB55AAF3AB9AAB4CAB7FABFCAAF8AABD",
      INIT_23 => X"AB4AAB81ABA7AB0CAB55ABB8AB51AB31AB58AB5DABAFAB86AAFDAB56ABDAAB52",
      INIT_24 => X"AB59AB54AB93AB8EAB4AAB73AB75AB51AB93AB78AB29AB7EAB9CAB30AB6AAB7B",
      INIT_25 => X"AB8BAB67AB5AAB7BAB67AB5DAB83AB4BAB5EAB8FAB74AB49AB90AB6EAB5EAB86",
      INIT_26 => X"AB67AB65AB57AB6AAB6CAB5EAB6CAB74AB50AB74AB7DAB60AB66AB94AB52AB6E",
      INIT_27 => X"AB64AB73AB5BAB73AB77AB6BAB62AB60AB6EAB6BAB75AB5FAB60AB7CAB74AB46",
      INIT_28 => X"AB5EAB5CAB6CAB59AB68AB6EAB71AB66AB71AB64AB6CAB69AB66AB66AB80AB7B",
      INIT_29 => X"AB6BAB72AB60AB6FAB5EAB6EAB58AB74AB6DAB77AB64AB67AB65AB69AB66AB75",
      INIT_2A => X"AB59AB5EAB69AB6EAB7AAB55AB6CAB66AB53AB6DAB61AB6EAB5EAB5BAB70AB5E",
      INIT_2B => X"AB5EAB79AB79AB6DAB5AAB68AB79AB58AB6AAB7EAB6AAB63AB73AB68AB6BAB70",
      INIT_2C => X"AB6FAB63AB72AB76AB74AB5EAB58AB6DAB7BAB6CAB75AB69AB66AB54AB77AB7C",
      INIT_2D => X"AB66AB62AB69AB79AB6AAB5FAB6FAB6BAB6FAB7AAB65AB78AB63AB64AB63AB7C",
      INIT_2E => X"AB5CAB6EAB70AB6DAB7BAB66AB6DAB5BAB6BAB78AB73AB7AAB77AB6CAB60AB6B",
      INIT_2F => X"AB7DAB6FAB6FAB62AB7DAB6EAB5CAB67AB6EAB66AB6DAB5DAB70AB6DAB73AB6A",
      INIT_30 => X"AB6CAB61AB57AB69AB59AB75AB60AB56AB69AB6FAB72AB7EAB5EAB69AB5BAB75",
      INIT_31 => X"AB6BAB70AB69AB6AAB6FAB64AB59AB75AB61AB71AB67AB65AB6EAB6AAB84AB67",
      INIT_32 => X"AB7AAB61AB5DAB71AB6CAB75AB6CAB62AB65AB64AB78AB61AB64AB7BAB76AB67",
      INIT_33 => X"AB6EAB6FAB70AB61AB71AB7BAB7EAB6EAB70AB6AAB6DAB6BAB6DAB6DAB67AB79",
      INIT_34 => X"AB5BAB8CAB78AB80AB67AB6DAB62AB7FAB5FAB67AB70AB6DAB70AB52AB6AAB6B",
      INIT_35 => X"AB80AB6EAB6AAB68AB7BAB73AB75AB67AB6CAB78AB76AB66AB78AB63AB72AB6A",
      INIT_36 => X"AB5CAB74AB74AB70AB76AB72AB72AB86AB6BAB74AB60AB73AB77AB6DAB5FAB70",
      INIT_37 => X"AB83AB62AB72AB78AB82AB64AB6BAB6AAB72AB71AB6BAB78AB71AB6DAB75AB66",
      INIT_38 => X"AB69AB62AB67AB6BAB67AB6FAB81AB6BAB70AB7EAB70AB69AB85AB6FAB78AB83",
      INIT_39 => X"AB7AAB70AB6AAB68AB6AAB65AB74AB6EAB73AB77AB7DAB68AB68AB73AB6FAB5C",
      INIT_3A => X"AB88AB7AAB7EAB77AB77AB75AB7CAB7AAB78AB63AB82AB75AB72AB72AB77AB7E",
      INIT_3B => X"AB70AB81AB81AB6BAB7AAB68AB69AB7FAB6DAB71AB7EAB7CAB6EAB73AB78AB71",
      INIT_3C => X"AB78AB7AAB72AB6EAB77AB75AB72AB7CAB7DAB7EAB79AB6AAB7EAB79AB78AB6A",
      INIT_3D => X"AB6EAB72AB81AB79AB71AB70AB66AB6EAB6EAB6CAB6DAB78AB7CAB66AB5CAB64",
      WRITE_MODE_A => "WRITE_FIRST",
      READ_WIDTH_A => 18,
      WRITE_WIDTH_A => 18,
      DOA_REG => 0,
      DOB_REG => 0,
      READ_WIDTH_B => 0,
      WRITE_WIDTH_B => 0,
      INIT_3E => X"AB8EAB82AB5FAB66AB74AB88AB72AB6AAB72AB7BAB7BAB63AB71AB76AB76AB7D",
      INIT_3F => X"AAF4AB5AABC1ABC3AB56AB31AB98ABB0AB6CAB61AB70AB89AB8AAB78AB4DAB61",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INVERT_CLK_DOA_REG => FALSE,
      INVERT_CLK_DOB_REG => FALSE,
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      SRVAL_B => X"000000000"
    )
    port map (
      CASCADEINA => NLW_Mrom_DATA_rom00001_CASCADEINA_UNCONNECTED,
      CASCADEINB => NLW_Mrom_DATA_rom00001_CASCADEINB_UNCONNECTED,
      CLKA => CLK,
      CLKB => NLW_Mrom_DATA_rom00001_CLKB_UNCONNECTED,
      ENA => N0,
      REGCEA => N1,
      REGCEB => NLW_Mrom_DATA_rom00001_REGCEB_UNCONNECTED,
      ENB => NLW_Mrom_DATA_rom00001_ENB_UNCONNECTED,
      SSRA => N1,
      SSRB => NLW_Mrom_DATA_rom00001_SSRB_UNCONNECTED,
      CASCADEOUTA => NLW_Mrom_DATA_rom00001_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_Mrom_DATA_rom00001_CASCADEOUTB_UNCONNECTED,
      ADDRA(14) => NLW_Mrom_DATA_rom00001_ADDRA_14_UNCONNECTED,
      ADDRA(13) => INDEX(9),
      ADDRA(12) => INDEX(8),
      ADDRA(11) => INDEX(7),
      ADDRA(10) => INDEX(6),
      ADDRA(9) => INDEX(5),
      ADDRA(8) => INDEX(4),
      ADDRA(7) => INDEX(3),
      ADDRA(6) => INDEX(2),
      ADDRA(5) => INDEX(1),
      ADDRA(4) => INDEX(0),
      ADDRA(3) => NLW_Mrom_DATA_rom00001_ADDRA_3_UNCONNECTED,
      ADDRA(2) => NLW_Mrom_DATA_rom00001_ADDRA_2_UNCONNECTED,
      ADDRA(1) => NLW_Mrom_DATA_rom00001_ADDRA_1_UNCONNECTED,
      ADDRA(0) => NLW_Mrom_DATA_rom00001_ADDRA_0_UNCONNECTED,
      ADDRB(14) => NLW_Mrom_DATA_rom00001_ADDRB_14_UNCONNECTED,
      ADDRB(13) => NLW_Mrom_DATA_rom00001_ADDRB_13_UNCONNECTED,
      ADDRB(12) => NLW_Mrom_DATA_rom00001_ADDRB_12_UNCONNECTED,
      ADDRB(11) => NLW_Mrom_DATA_rom00001_ADDRB_11_UNCONNECTED,
      ADDRB(10) => NLW_Mrom_DATA_rom00001_ADDRB_10_UNCONNECTED,
      ADDRB(9) => NLW_Mrom_DATA_rom00001_ADDRB_9_UNCONNECTED,
      ADDRB(8) => NLW_Mrom_DATA_rom00001_ADDRB_8_UNCONNECTED,
      ADDRB(7) => NLW_Mrom_DATA_rom00001_ADDRB_7_UNCONNECTED,
      ADDRB(6) => NLW_Mrom_DATA_rom00001_ADDRB_6_UNCONNECTED,
      ADDRB(5) => NLW_Mrom_DATA_rom00001_ADDRB_5_UNCONNECTED,
      ADDRB(4) => NLW_Mrom_DATA_rom00001_ADDRB_4_UNCONNECTED,
      ADDRB(3) => NLW_Mrom_DATA_rom00001_ADDRB_3_UNCONNECTED,
      ADDRB(2) => NLW_Mrom_DATA_rom00001_ADDRB_2_UNCONNECTED,
      ADDRB(1) => NLW_Mrom_DATA_rom00001_ADDRB_1_UNCONNECTED,
      ADDRB(0) => NLW_Mrom_DATA_rom00001_ADDRB_0_UNCONNECTED,
      DIA(31) => NLW_Mrom_DATA_rom00001_DIA_31_UNCONNECTED,
      DIA(30) => NLW_Mrom_DATA_rom00001_DIA_30_UNCONNECTED,
      DIA(29) => NLW_Mrom_DATA_rom00001_DIA_29_UNCONNECTED,
      DIA(28) => NLW_Mrom_DATA_rom00001_DIA_28_UNCONNECTED,
      DIA(27) => NLW_Mrom_DATA_rom00001_DIA_27_UNCONNECTED,
      DIA(26) => NLW_Mrom_DATA_rom00001_DIA_26_UNCONNECTED,
      DIA(25) => NLW_Mrom_DATA_rom00001_DIA_25_UNCONNECTED,
      DIA(24) => NLW_Mrom_DATA_rom00001_DIA_24_UNCONNECTED,
      DIA(23) => NLW_Mrom_DATA_rom00001_DIA_23_UNCONNECTED,
      DIA(22) => NLW_Mrom_DATA_rom00001_DIA_22_UNCONNECTED,
      DIA(21) => NLW_Mrom_DATA_rom00001_DIA_21_UNCONNECTED,
      DIA(20) => NLW_Mrom_DATA_rom00001_DIA_20_UNCONNECTED,
      DIA(19) => NLW_Mrom_DATA_rom00001_DIA_19_UNCONNECTED,
      DIA(18) => NLW_Mrom_DATA_rom00001_DIA_18_UNCONNECTED,
      DIA(17) => NLW_Mrom_DATA_rom00001_DIA_17_UNCONNECTED,
      DIA(16) => NLW_Mrom_DATA_rom00001_DIA_16_UNCONNECTED,
      DIA(15) => N1,
      DIA(14) => N1,
      DIA(13) => N1,
      DIA(12) => N1,
      DIA(11) => N1,
      DIA(10) => N1,
      DIA(9) => N1,
      DIA(8) => N1,
      DIA(7) => N1,
      DIA(6) => N1,
      DIA(5) => N1,
      DIA(4) => N1,
      DIA(3) => N1,
      DIA(2) => N1,
      DIA(1) => N1,
      DIA(0) => N1,
      DIB(31) => NLW_Mrom_DATA_rom00001_DIB_31_UNCONNECTED,
      DIB(30) => NLW_Mrom_DATA_rom00001_DIB_30_UNCONNECTED,
      DIB(29) => NLW_Mrom_DATA_rom00001_DIB_29_UNCONNECTED,
      DIB(28) => NLW_Mrom_DATA_rom00001_DIB_28_UNCONNECTED,
      DIB(27) => NLW_Mrom_DATA_rom00001_DIB_27_UNCONNECTED,
      DIB(26) => NLW_Mrom_DATA_rom00001_DIB_26_UNCONNECTED,
      DIB(25) => NLW_Mrom_DATA_rom00001_DIB_25_UNCONNECTED,
      DIB(24) => NLW_Mrom_DATA_rom00001_DIB_24_UNCONNECTED,
      DIB(23) => NLW_Mrom_DATA_rom00001_DIB_23_UNCONNECTED,
      DIB(22) => NLW_Mrom_DATA_rom00001_DIB_22_UNCONNECTED,
      DIB(21) => NLW_Mrom_DATA_rom00001_DIB_21_UNCONNECTED,
      DIB(20) => NLW_Mrom_DATA_rom00001_DIB_20_UNCONNECTED,
      DIB(19) => NLW_Mrom_DATA_rom00001_DIB_19_UNCONNECTED,
      DIB(18) => NLW_Mrom_DATA_rom00001_DIB_18_UNCONNECTED,
      DIB(17) => NLW_Mrom_DATA_rom00001_DIB_17_UNCONNECTED,
      DIB(16) => NLW_Mrom_DATA_rom00001_DIB_16_UNCONNECTED,
      DIB(15) => NLW_Mrom_DATA_rom00001_DIB_15_UNCONNECTED,
      DIB(14) => NLW_Mrom_DATA_rom00001_DIB_14_UNCONNECTED,
      DIB(13) => NLW_Mrom_DATA_rom00001_DIB_13_UNCONNECTED,
      DIB(12) => NLW_Mrom_DATA_rom00001_DIB_12_UNCONNECTED,
      DIB(11) => NLW_Mrom_DATA_rom00001_DIB_11_UNCONNECTED,
      DIB(10) => NLW_Mrom_DATA_rom00001_DIB_10_UNCONNECTED,
      DIB(9) => NLW_Mrom_DATA_rom00001_DIB_9_UNCONNECTED,
      DIB(8) => NLW_Mrom_DATA_rom00001_DIB_8_UNCONNECTED,
      DIB(7) => NLW_Mrom_DATA_rom00001_DIB_7_UNCONNECTED,
      DIB(6) => NLW_Mrom_DATA_rom00001_DIB_6_UNCONNECTED,
      DIB(5) => NLW_Mrom_DATA_rom00001_DIB_5_UNCONNECTED,
      DIB(4) => NLW_Mrom_DATA_rom00001_DIB_4_UNCONNECTED,
      DIB(3) => NLW_Mrom_DATA_rom00001_DIB_3_UNCONNECTED,
      DIB(2) => NLW_Mrom_DATA_rom00001_DIB_2_UNCONNECTED,
      DIB(1) => NLW_Mrom_DATA_rom00001_DIB_1_UNCONNECTED,
      DIB(0) => NLW_Mrom_DATA_rom00001_DIB_0_UNCONNECTED,
      DIPA(3) => NLW_Mrom_DATA_rom00001_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_Mrom_DATA_rom00001_DIPA_2_UNCONNECTED,
      DIPA(1) => N1,
      DIPA(0) => N1,
      DIPB(3) => NLW_Mrom_DATA_rom00001_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_Mrom_DATA_rom00001_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_Mrom_DATA_rom00001_DIPB_1_UNCONNECTED,
      DIPB(0) => NLW_Mrom_DATA_rom00001_DIPB_0_UNCONNECTED,
      WEA(3) => N1,
      WEA(2) => N1,
      WEA(1) => N1,
      WEA(0) => N1,
      WEB(3) => NLW_Mrom_DATA_rom00001_WEB_3_UNCONNECTED,
      WEB(2) => NLW_Mrom_DATA_rom00001_WEB_2_UNCONNECTED,
      WEB(1) => NLW_Mrom_DATA_rom00001_WEB_1_UNCONNECTED,
      WEB(0) => NLW_Mrom_DATA_rom00001_WEB_0_UNCONNECTED,
      DOA(31) => NLW_Mrom_DATA_rom00001_DOA_31_UNCONNECTED,
      DOA(30) => NLW_Mrom_DATA_rom00001_DOA_30_UNCONNECTED,
      DOA(29) => NLW_Mrom_DATA_rom00001_DOA_29_UNCONNECTED,
      DOA(28) => NLW_Mrom_DATA_rom00001_DOA_28_UNCONNECTED,
      DOA(27) => NLW_Mrom_DATA_rom00001_DOA_27_UNCONNECTED,
      DOA(26) => NLW_Mrom_DATA_rom00001_DOA_26_UNCONNECTED,
      DOA(25) => NLW_Mrom_DATA_rom00001_DOA_25_UNCONNECTED,
      DOA(24) => NLW_Mrom_DATA_rom00001_DOA_24_UNCONNECTED,
      DOA(23) => NLW_Mrom_DATA_rom00001_DOA_23_UNCONNECTED,
      DOA(22) => NLW_Mrom_DATA_rom00001_DOA_22_UNCONNECTED,
      DOA(21) => NLW_Mrom_DATA_rom00001_DOA_21_UNCONNECTED,
      DOA(20) => NLW_Mrom_DATA_rom00001_DOA_20_UNCONNECTED,
      DOA(19) => NLW_Mrom_DATA_rom00001_DOA_19_UNCONNECTED,
      DOA(18) => NLW_Mrom_DATA_rom00001_DOA_18_UNCONNECTED,
      DOA(17) => NLW_Mrom_DATA_rom00001_DOA_17_UNCONNECTED,
      DOA(16) => NLW_Mrom_DATA_rom00001_DOA_16_UNCONNECTED,
      DOA(15) => DATA(15),
      DOA(14) => DATA(14),
      DOA(13) => DATA(13),
      DOA(12) => DATA(12),
      DOA(11) => DATA(11),
      DOA(10) => DATA(10),
      DOA(9) => DATA(9),
      DOA(8) => DATA(8),
      DOA(7) => DATA(7),
      DOA(6) => DATA(6),
      DOA(5) => DATA(5),
      DOA(4) => DATA(4),
      DOA(3) => DATA(3),
      DOA(2) => DATA(2),
      DOA(1) => DATA(1),
      DOA(0) => DATA(0),
      DOB(31) => NLW_Mrom_DATA_rom00001_DOB_31_UNCONNECTED,
      DOB(30) => NLW_Mrom_DATA_rom00001_DOB_30_UNCONNECTED,
      DOB(29) => NLW_Mrom_DATA_rom00001_DOB_29_UNCONNECTED,
      DOB(28) => NLW_Mrom_DATA_rom00001_DOB_28_UNCONNECTED,
      DOB(27) => NLW_Mrom_DATA_rom00001_DOB_27_UNCONNECTED,
      DOB(26) => NLW_Mrom_DATA_rom00001_DOB_26_UNCONNECTED,
      DOB(25) => NLW_Mrom_DATA_rom00001_DOB_25_UNCONNECTED,
      DOB(24) => NLW_Mrom_DATA_rom00001_DOB_24_UNCONNECTED,
      DOB(23) => NLW_Mrom_DATA_rom00001_DOB_23_UNCONNECTED,
      DOB(22) => NLW_Mrom_DATA_rom00001_DOB_22_UNCONNECTED,
      DOB(21) => NLW_Mrom_DATA_rom00001_DOB_21_UNCONNECTED,
      DOB(20) => NLW_Mrom_DATA_rom00001_DOB_20_UNCONNECTED,
      DOB(19) => NLW_Mrom_DATA_rom00001_DOB_19_UNCONNECTED,
      DOB(18) => NLW_Mrom_DATA_rom00001_DOB_18_UNCONNECTED,
      DOB(17) => NLW_Mrom_DATA_rom00001_DOB_17_UNCONNECTED,
      DOB(16) => NLW_Mrom_DATA_rom00001_DOB_16_UNCONNECTED,
      DOB(15) => NLW_Mrom_DATA_rom00001_DOB_15_UNCONNECTED,
      DOB(14) => NLW_Mrom_DATA_rom00001_DOB_14_UNCONNECTED,
      DOB(13) => NLW_Mrom_DATA_rom00001_DOB_13_UNCONNECTED,
      DOB(12) => NLW_Mrom_DATA_rom00001_DOB_12_UNCONNECTED,
      DOB(11) => NLW_Mrom_DATA_rom00001_DOB_11_UNCONNECTED,
      DOB(10) => NLW_Mrom_DATA_rom00001_DOB_10_UNCONNECTED,
      DOB(9) => NLW_Mrom_DATA_rom00001_DOB_9_UNCONNECTED,
      DOB(8) => NLW_Mrom_DATA_rom00001_DOB_8_UNCONNECTED,
      DOB(7) => NLW_Mrom_DATA_rom00001_DOB_7_UNCONNECTED,
      DOB(6) => NLW_Mrom_DATA_rom00001_DOB_6_UNCONNECTED,
      DOB(5) => NLW_Mrom_DATA_rom00001_DOB_5_UNCONNECTED,
      DOB(4) => NLW_Mrom_DATA_rom00001_DOB_4_UNCONNECTED,
      DOB(3) => NLW_Mrom_DATA_rom00001_DOB_3_UNCONNECTED,
      DOB(2) => NLW_Mrom_DATA_rom00001_DOB_2_UNCONNECTED,
      DOB(1) => NLW_Mrom_DATA_rom00001_DOB_1_UNCONNECTED,
      DOB(0) => NLW_Mrom_DATA_rom00001_DOB_0_UNCONNECTED,
      DOPA(3) => NLW_Mrom_DATA_rom00001_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_Mrom_DATA_rom00001_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_Mrom_DATA_rom00001_DOPA_1_UNCONNECTED,
      DOPA(0) => NLW_Mrom_DATA_rom00001_DOPA_0_UNCONNECTED,
      DOPB(3) => NLW_Mrom_DATA_rom00001_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_Mrom_DATA_rom00001_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_Mrom_DATA_rom00001_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_Mrom_DATA_rom00001_DOPB_0_UNCONNECTED
    );

end STRUCTURE;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;
-- Library elements added by std2rec from file D:\Telops\Common_HDL\Common_Projects\CAMEL\Pattern_gen\Active-hdl\compile\PatGen_32_WB.vhd
library IEEE;
use IEEE.std_logic_1164.all;
library Common_HDL; 
use Common_HDL.Telops.all;
library work;
use work.DPB_define.all;
use work.CAMEL_define.all;

entity cold_bb_igm is
  port (
    CLK : in STD_LOGIC := 'X'; 
    DATA : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    INDEX : in STD_LOGIC_VECTOR ( 9 downto 0 ) 
  );
end cold_bb_igm;

architecture STRUCTURE of cold_bb_igm is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_CASCADEINA_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_CASCADEINB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_CLKB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_REGCEB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ENB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_SSRB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_CASCADEOUTA_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_CASCADEOUTB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_WEB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_WEB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_WEB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_WEB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOPA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOPB_0_UNCONNECTED : STD_LOGIC; 
begin
  XST_VCC : VCC
    port map (
      P => N0
    );
  XST_GND : GND
    port map (
      G => N1
    );
  Mrom_DATA_rom00001 : RAMB16
    generic map(
      WRITE_MODE_B => "WRITE_FIRST",
      SRVAL_A => X"000000000",
      INIT_00 => X"A442A450A44CA418A420A43AA451A424A40EA409A464A45FA420A3FDA44BA490",
      INIT_01 => X"A443A42CA42BA432A447A430A423A42BA447A43BA427A427A44DA44DA428A41E",
      INIT_02 => X"A442A437A43DA430A42CA43AA431A437A41BA42EA439A457A422A414A43CA43F",
      INIT_03 => X"A442A435A430A42CA431A439A41EA42AA439A435A43FA437A440A430A438A436",
      INIT_04 => X"A444A430A437A43AA428A441A425A43FA43CA443A43EA438A426A42FA439A435",
      INIT_05 => X"A43FA430A431A42DA430A431A43DA431A433A42FA42CA443A438A431A42CA422",
      INIT_06 => X"A43FA431A425A430A43AA439A42DA433A441A433A434A42CA43DA446A43FA437",
      INIT_07 => X"A435A42AA433A432A435A441A42CA439A42CA439A432A435A441A430A437A438",
      INIT_08 => X"A433A435A446A446A438A423A433A43CA44FA429A442A429A43EA42FA434A42F",
      INIT_09 => X"A430A443A433A431A43BA433A436A439A440A43EA43AA437A43DA42EA42BA43C",
      INIT_0A => X"A44DA437A438A429A424A441A436A43BA439A43EA436A439A436A42CA42BA42E",
      INIT_0B => X"A443A439A434A437A434A431A43FA43CA435A425A43FA437A440A435A440A439",
      INIT_0C => X"A437A42EA42FA433A432A42AA42EA432A441A43BA42CA42CA43EA429A433A42E",
      INIT_0D => X"A438A432A433A439A430A421A41AA42FA445A436A43CA437A449A432A432A43A",
      INIT_0E => X"A435A423A429A443A43EA42CA435A441A436A42EA425A431A44DA436A42AA433",
      INIT_0F => X"A433A43AA43DA433A43BA42AA436A43CA447A431A435A424A432A44FA436A446",
      INIT_10 => X"A42AA440A432A443A447A41FA43AA428A43DA430A438A42EA444A43DA43FA43B",
      INIT_11 => X"A430A435A43EA430A43AA42EA437A443A430A44FA433A435A42DA430A430A42D",
      INIT_12 => X"A432A431A436A44AA42AA44DA42EA43AA438A423A451A429A446A42AA42EA437",
      INIT_13 => X"A42DA428A445A43CA43EA42CA43DA439A44EA42BA43FA434A446A435A43AA437",
      INIT_14 => X"A437A426A43CA43FA43EA42AA426A42AA445A42BA42AA434A42DA42CA42FA43D",
      INIT_15 => X"A43CA439A43DA431A438A424A442A433A439A437A42FA436A428A43AA443A44D",
      INIT_16 => X"A426A42FA42DA441A439A43CA435A421A44DA439A456A432A436A432A432A424",
      INIT_17 => X"A42EA432A42AA430A443A43AA43BA43CA43AA437A43FA42DA43DA430A438A42C",
      INIT_18 => X"A43AA437A447A442A426A434A437A44AA442A433A43AA44AA430A439A43BA434",
      INIT_19 => X"A437A413A44DA433A433A443A439A425A43BA443A42FA440A448A43AA445A43E",
      INIT_1A => X"A446A42DA443A43DA435A441A464A437A421A44FA43AA436A445A435A421A449",
      INIT_1B => X"A452A437A405A454A45BA413A43DA452A420A440A454A405A456A452A412A437",
      INIT_1C => X"A421A48DA421A3DAA467A476A42DA42FA433A43FA474A433A403A448A44AA408",
      INIT_1D => X"A3BDA3C7A4A8A43AA41FA463A3CDA434A4C2A3EEA3AFA48BA45DA418A457A407",
      INIT_1E => X"A5D9A35BA40AA4C8A347A485A560A36DA373A4E7A48BA419A41FA3BBA47CA4E2",
      INIT_1F => X"B19193E69CBBB3AEA76498ACA44BAAB9A3D8A1F8A373A451A665A44EA1AEA49F",
      INIT_20 => X"A48CA16BA47AA6EFA430A2C0A230A48BAA58A33C9921A878B2F39B729465B207",
      INIT_21 => X"A4DDA49AA3C2A405A423A47CA4F0A388A350A55DA4BCA35EA46EA409A397A5FD",
      INIT_22 => X"A414A445A40FA467A48DA3AFA3F0A4D9A446A3D7A44DA42FA45CA4B4A3CCA39F",
      INIT_23 => X"A428A44EA455A403A41FA477A438A42DA435A42AA479A463A3E2A42CA4A1A42D",
      INIT_24 => X"A42DA40BA462A459A419A432A445A41EA44DA440A3FDA466A454A40BA448A45A",
      INIT_25 => X"A446A42AA421A44DA42AA437A458A41BA41FA45DA450A41CA457A453A435A463",
      INIT_26 => X"A444A443A437A439A43EA42EA435A449A439A42CA44AA438A43DA43CA43DA443",
      INIT_27 => X"A42DA442A43FA440A447A42BA435A443A430A43EA443A434A42AA449A430A429",
      INIT_28 => X"A439A44FA43DA446A430A43EA429A436A43CA425A43DA436A44AA43BA44BA44B",
      INIT_29 => X"A44AA441A447A435A444A440A438A43AA43DA433A434A44AA42FA432A43EA429",
      INIT_2A => X"A431A43CA431A440A44BA43CA438A443A439A437A434A447A44BA44FA43AA449",
      INIT_2B => X"A448A431A44CA434A443A437A439A433A43CA43AA43AA448A447A451A438A447",
      INIT_2C => X"A43CA437A425A446A440A438A438A436A444A43CA436A43FA44AA430A459A436",
      INIT_2D => X"A447A43CA436A444A439A441A42CA438A444A440A427A454A437A420A445A43E",
      INIT_2E => X"A42BA446A438A44CA448A43FA435A442A42EA44CA44CA442A444A445A440A43F",
      INIT_2F => X"A43CA436A441A433A443A45CA43BA440A452A444A45AA436A441A437A448A43E",
      INIT_30 => X"A430A43DA444A43EA439A43AA43FA443A446A438A447A43AA43CA42FA43DA44C",
      INIT_31 => X"A440A44AA43AA439A44BA439A429A43FA438A446A434A435A44DA436A449A446",
      INIT_32 => X"A43EA447A447A442A434A442A444A44EA445A43EA43FA448A43DA453A439A43C",
      INIT_33 => X"A438A436A44FA43CA44EA43EA445A43EA43DA451A449A447A448A448A44BA437",
      INIT_34 => X"A432A44FA427A44EA446A430A438A439A448A421A435A436A441A437A435A43B",
      INIT_35 => X"A43EA440A44BA442A44DA443A44EA437A440A430A43FA437A44FA436A449A437",
      INIT_36 => X"A452A449A444A443A44CA431A446A440A450A44DA447A44CA44FA442A43EA443",
      INIT_37 => X"A44AA443A42CA434A433A452A43FA457A440A43FA43EA44EA437A443A458A445",
      INIT_38 => X"A43CA439A446A439A440A447A449A449A437A44DA43DA44DA448A444A444A445",
      INIT_39 => X"A445A44FA443A44CA43CA448A447A444A43EA450A434A44EA43BA446A440A444",
      INIT_3A => X"A435A44CA449A43EA444A442A437A442A442A44AA443A44BA44CA443A43BA444",
      INIT_3B => X"A44DA44CA451A458A43CA45AA44AA456A44EA43FA446A449A448A444A442A43D",
      INIT_3C => X"A44FA452A443A439A43DA447A43CA431A43EA457A443A435A442A434A44DA438",
      INIT_3D => X"A43BA44EA464A44FA450A43FA449A43EA451A44FA441A455A447A447A443A445",
      WRITE_MODE_A => "WRITE_FIRST",
      READ_WIDTH_A => 18,
      WRITE_WIDTH_A => 18,
      DOA_REG => 0,
      DOB_REG => 0,
      READ_WIDTH_B => 0,
      WRITE_WIDTH_B => 0,
      INIT_3E => X"A469A449A426A437A451A456A455A438A43DA451A454A436A433A45CA44BA43D",
      INIT_3F => X"A3E6A443A47BA477A435A40FA465A464A43DA42BA444A444A44EA43AA437A453",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INVERT_CLK_DOA_REG => FALSE,
      INVERT_CLK_DOB_REG => FALSE,
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      SRVAL_B => X"000000000"
    )
    port map (
      CASCADEINA => NLW_Mrom_DATA_rom00001_CASCADEINA_UNCONNECTED,
      CASCADEINB => NLW_Mrom_DATA_rom00001_CASCADEINB_UNCONNECTED,
      CLKA => CLK,
      CLKB => NLW_Mrom_DATA_rom00001_CLKB_UNCONNECTED,
      ENA => N0,
      REGCEA => N1,
      REGCEB => NLW_Mrom_DATA_rom00001_REGCEB_UNCONNECTED,
      ENB => NLW_Mrom_DATA_rom00001_ENB_UNCONNECTED,
      SSRA => N1,
      SSRB => NLW_Mrom_DATA_rom00001_SSRB_UNCONNECTED,
      CASCADEOUTA => NLW_Mrom_DATA_rom00001_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_Mrom_DATA_rom00001_CASCADEOUTB_UNCONNECTED,
      ADDRA(14) => NLW_Mrom_DATA_rom00001_ADDRA_14_UNCONNECTED,
      ADDRA(13) => INDEX(9),
      ADDRA(12) => INDEX(8),
      ADDRA(11) => INDEX(7),
      ADDRA(10) => INDEX(6),
      ADDRA(9) => INDEX(5),
      ADDRA(8) => INDEX(4),
      ADDRA(7) => INDEX(3),
      ADDRA(6) => INDEX(2),
      ADDRA(5) => INDEX(1),
      ADDRA(4) => INDEX(0),
      ADDRA(3) => NLW_Mrom_DATA_rom00001_ADDRA_3_UNCONNECTED,
      ADDRA(2) => NLW_Mrom_DATA_rom00001_ADDRA_2_UNCONNECTED,
      ADDRA(1) => NLW_Mrom_DATA_rom00001_ADDRA_1_UNCONNECTED,
      ADDRA(0) => NLW_Mrom_DATA_rom00001_ADDRA_0_UNCONNECTED,
      ADDRB(14) => NLW_Mrom_DATA_rom00001_ADDRB_14_UNCONNECTED,
      ADDRB(13) => NLW_Mrom_DATA_rom00001_ADDRB_13_UNCONNECTED,
      ADDRB(12) => NLW_Mrom_DATA_rom00001_ADDRB_12_UNCONNECTED,
      ADDRB(11) => NLW_Mrom_DATA_rom00001_ADDRB_11_UNCONNECTED,
      ADDRB(10) => NLW_Mrom_DATA_rom00001_ADDRB_10_UNCONNECTED,
      ADDRB(9) => NLW_Mrom_DATA_rom00001_ADDRB_9_UNCONNECTED,
      ADDRB(8) => NLW_Mrom_DATA_rom00001_ADDRB_8_UNCONNECTED,
      ADDRB(7) => NLW_Mrom_DATA_rom00001_ADDRB_7_UNCONNECTED,
      ADDRB(6) => NLW_Mrom_DATA_rom00001_ADDRB_6_UNCONNECTED,
      ADDRB(5) => NLW_Mrom_DATA_rom00001_ADDRB_5_UNCONNECTED,
      ADDRB(4) => NLW_Mrom_DATA_rom00001_ADDRB_4_UNCONNECTED,
      ADDRB(3) => NLW_Mrom_DATA_rom00001_ADDRB_3_UNCONNECTED,
      ADDRB(2) => NLW_Mrom_DATA_rom00001_ADDRB_2_UNCONNECTED,
      ADDRB(1) => NLW_Mrom_DATA_rom00001_ADDRB_1_UNCONNECTED,
      ADDRB(0) => NLW_Mrom_DATA_rom00001_ADDRB_0_UNCONNECTED,
      DIA(31) => NLW_Mrom_DATA_rom00001_DIA_31_UNCONNECTED,
      DIA(30) => NLW_Mrom_DATA_rom00001_DIA_30_UNCONNECTED,
      DIA(29) => NLW_Mrom_DATA_rom00001_DIA_29_UNCONNECTED,
      DIA(28) => NLW_Mrom_DATA_rom00001_DIA_28_UNCONNECTED,
      DIA(27) => NLW_Mrom_DATA_rom00001_DIA_27_UNCONNECTED,
      DIA(26) => NLW_Mrom_DATA_rom00001_DIA_26_UNCONNECTED,
      DIA(25) => NLW_Mrom_DATA_rom00001_DIA_25_UNCONNECTED,
      DIA(24) => NLW_Mrom_DATA_rom00001_DIA_24_UNCONNECTED,
      DIA(23) => NLW_Mrom_DATA_rom00001_DIA_23_UNCONNECTED,
      DIA(22) => NLW_Mrom_DATA_rom00001_DIA_22_UNCONNECTED,
      DIA(21) => NLW_Mrom_DATA_rom00001_DIA_21_UNCONNECTED,
      DIA(20) => NLW_Mrom_DATA_rom00001_DIA_20_UNCONNECTED,
      DIA(19) => NLW_Mrom_DATA_rom00001_DIA_19_UNCONNECTED,
      DIA(18) => NLW_Mrom_DATA_rom00001_DIA_18_UNCONNECTED,
      DIA(17) => NLW_Mrom_DATA_rom00001_DIA_17_UNCONNECTED,
      DIA(16) => NLW_Mrom_DATA_rom00001_DIA_16_UNCONNECTED,
      DIA(15) => N1,
      DIA(14) => N1,
      DIA(13) => N1,
      DIA(12) => N1,
      DIA(11) => N1,
      DIA(10) => N1,
      DIA(9) => N1,
      DIA(8) => N1,
      DIA(7) => N1,
      DIA(6) => N1,
      DIA(5) => N1,
      DIA(4) => N1,
      DIA(3) => N1,
      DIA(2) => N1,
      DIA(1) => N1,
      DIA(0) => N1,
      DIB(31) => NLW_Mrom_DATA_rom00001_DIB_31_UNCONNECTED,
      DIB(30) => NLW_Mrom_DATA_rom00001_DIB_30_UNCONNECTED,
      DIB(29) => NLW_Mrom_DATA_rom00001_DIB_29_UNCONNECTED,
      DIB(28) => NLW_Mrom_DATA_rom00001_DIB_28_UNCONNECTED,
      DIB(27) => NLW_Mrom_DATA_rom00001_DIB_27_UNCONNECTED,
      DIB(26) => NLW_Mrom_DATA_rom00001_DIB_26_UNCONNECTED,
      DIB(25) => NLW_Mrom_DATA_rom00001_DIB_25_UNCONNECTED,
      DIB(24) => NLW_Mrom_DATA_rom00001_DIB_24_UNCONNECTED,
      DIB(23) => NLW_Mrom_DATA_rom00001_DIB_23_UNCONNECTED,
      DIB(22) => NLW_Mrom_DATA_rom00001_DIB_22_UNCONNECTED,
      DIB(21) => NLW_Mrom_DATA_rom00001_DIB_21_UNCONNECTED,
      DIB(20) => NLW_Mrom_DATA_rom00001_DIB_20_UNCONNECTED,
      DIB(19) => NLW_Mrom_DATA_rom00001_DIB_19_UNCONNECTED,
      DIB(18) => NLW_Mrom_DATA_rom00001_DIB_18_UNCONNECTED,
      DIB(17) => NLW_Mrom_DATA_rom00001_DIB_17_UNCONNECTED,
      DIB(16) => NLW_Mrom_DATA_rom00001_DIB_16_UNCONNECTED,
      DIB(15) => NLW_Mrom_DATA_rom00001_DIB_15_UNCONNECTED,
      DIB(14) => NLW_Mrom_DATA_rom00001_DIB_14_UNCONNECTED,
      DIB(13) => NLW_Mrom_DATA_rom00001_DIB_13_UNCONNECTED,
      DIB(12) => NLW_Mrom_DATA_rom00001_DIB_12_UNCONNECTED,
      DIB(11) => NLW_Mrom_DATA_rom00001_DIB_11_UNCONNECTED,
      DIB(10) => NLW_Mrom_DATA_rom00001_DIB_10_UNCONNECTED,
      DIB(9) => NLW_Mrom_DATA_rom00001_DIB_9_UNCONNECTED,
      DIB(8) => NLW_Mrom_DATA_rom00001_DIB_8_UNCONNECTED,
      DIB(7) => NLW_Mrom_DATA_rom00001_DIB_7_UNCONNECTED,
      DIB(6) => NLW_Mrom_DATA_rom00001_DIB_6_UNCONNECTED,
      DIB(5) => NLW_Mrom_DATA_rom00001_DIB_5_UNCONNECTED,
      DIB(4) => NLW_Mrom_DATA_rom00001_DIB_4_UNCONNECTED,
      DIB(3) => NLW_Mrom_DATA_rom00001_DIB_3_UNCONNECTED,
      DIB(2) => NLW_Mrom_DATA_rom00001_DIB_2_UNCONNECTED,
      DIB(1) => NLW_Mrom_DATA_rom00001_DIB_1_UNCONNECTED,
      DIB(0) => NLW_Mrom_DATA_rom00001_DIB_0_UNCONNECTED,
      DIPA(3) => NLW_Mrom_DATA_rom00001_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_Mrom_DATA_rom00001_DIPA_2_UNCONNECTED,
      DIPA(1) => N1,
      DIPA(0) => N1,
      DIPB(3) => NLW_Mrom_DATA_rom00001_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_Mrom_DATA_rom00001_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_Mrom_DATA_rom00001_DIPB_1_UNCONNECTED,
      DIPB(0) => NLW_Mrom_DATA_rom00001_DIPB_0_UNCONNECTED,
      WEA(3) => N1,
      WEA(2) => N1,
      WEA(1) => N1,
      WEA(0) => N1,
      WEB(3) => NLW_Mrom_DATA_rom00001_WEB_3_UNCONNECTED,
      WEB(2) => NLW_Mrom_DATA_rom00001_WEB_2_UNCONNECTED,
      WEB(1) => NLW_Mrom_DATA_rom00001_WEB_1_UNCONNECTED,
      WEB(0) => NLW_Mrom_DATA_rom00001_WEB_0_UNCONNECTED,
      DOA(31) => NLW_Mrom_DATA_rom00001_DOA_31_UNCONNECTED,
      DOA(30) => NLW_Mrom_DATA_rom00001_DOA_30_UNCONNECTED,
      DOA(29) => NLW_Mrom_DATA_rom00001_DOA_29_UNCONNECTED,
      DOA(28) => NLW_Mrom_DATA_rom00001_DOA_28_UNCONNECTED,
      DOA(27) => NLW_Mrom_DATA_rom00001_DOA_27_UNCONNECTED,
      DOA(26) => NLW_Mrom_DATA_rom00001_DOA_26_UNCONNECTED,
      DOA(25) => NLW_Mrom_DATA_rom00001_DOA_25_UNCONNECTED,
      DOA(24) => NLW_Mrom_DATA_rom00001_DOA_24_UNCONNECTED,
      DOA(23) => NLW_Mrom_DATA_rom00001_DOA_23_UNCONNECTED,
      DOA(22) => NLW_Mrom_DATA_rom00001_DOA_22_UNCONNECTED,
      DOA(21) => NLW_Mrom_DATA_rom00001_DOA_21_UNCONNECTED,
      DOA(20) => NLW_Mrom_DATA_rom00001_DOA_20_UNCONNECTED,
      DOA(19) => NLW_Mrom_DATA_rom00001_DOA_19_UNCONNECTED,
      DOA(18) => NLW_Mrom_DATA_rom00001_DOA_18_UNCONNECTED,
      DOA(17) => NLW_Mrom_DATA_rom00001_DOA_17_UNCONNECTED,
      DOA(16) => NLW_Mrom_DATA_rom00001_DOA_16_UNCONNECTED,
      DOA(15) => DATA(15),
      DOA(14) => DATA(14),
      DOA(13) => DATA(13),
      DOA(12) => DATA(12),
      DOA(11) => DATA(11),
      DOA(10) => DATA(10),
      DOA(9) => DATA(9),
      DOA(8) => DATA(8),
      DOA(7) => DATA(7),
      DOA(6) => DATA(6),
      DOA(5) => DATA(5),
      DOA(4) => DATA(4),
      DOA(3) => DATA(3),
      DOA(2) => DATA(2),
      DOA(1) => DATA(1),
      DOA(0) => DATA(0),
      DOB(31) => NLW_Mrom_DATA_rom00001_DOB_31_UNCONNECTED,
      DOB(30) => NLW_Mrom_DATA_rom00001_DOB_30_UNCONNECTED,
      DOB(29) => NLW_Mrom_DATA_rom00001_DOB_29_UNCONNECTED,
      DOB(28) => NLW_Mrom_DATA_rom00001_DOB_28_UNCONNECTED,
      DOB(27) => NLW_Mrom_DATA_rom00001_DOB_27_UNCONNECTED,
      DOB(26) => NLW_Mrom_DATA_rom00001_DOB_26_UNCONNECTED,
      DOB(25) => NLW_Mrom_DATA_rom00001_DOB_25_UNCONNECTED,
      DOB(24) => NLW_Mrom_DATA_rom00001_DOB_24_UNCONNECTED,
      DOB(23) => NLW_Mrom_DATA_rom00001_DOB_23_UNCONNECTED,
      DOB(22) => NLW_Mrom_DATA_rom00001_DOB_22_UNCONNECTED,
      DOB(21) => NLW_Mrom_DATA_rom00001_DOB_21_UNCONNECTED,
      DOB(20) => NLW_Mrom_DATA_rom00001_DOB_20_UNCONNECTED,
      DOB(19) => NLW_Mrom_DATA_rom00001_DOB_19_UNCONNECTED,
      DOB(18) => NLW_Mrom_DATA_rom00001_DOB_18_UNCONNECTED,
      DOB(17) => NLW_Mrom_DATA_rom00001_DOB_17_UNCONNECTED,
      DOB(16) => NLW_Mrom_DATA_rom00001_DOB_16_UNCONNECTED,
      DOB(15) => NLW_Mrom_DATA_rom00001_DOB_15_UNCONNECTED,
      DOB(14) => NLW_Mrom_DATA_rom00001_DOB_14_UNCONNECTED,
      DOB(13) => NLW_Mrom_DATA_rom00001_DOB_13_UNCONNECTED,
      DOB(12) => NLW_Mrom_DATA_rom00001_DOB_12_UNCONNECTED,
      DOB(11) => NLW_Mrom_DATA_rom00001_DOB_11_UNCONNECTED,
      DOB(10) => NLW_Mrom_DATA_rom00001_DOB_10_UNCONNECTED,
      DOB(9) => NLW_Mrom_DATA_rom00001_DOB_9_UNCONNECTED,
      DOB(8) => NLW_Mrom_DATA_rom00001_DOB_8_UNCONNECTED,
      DOB(7) => NLW_Mrom_DATA_rom00001_DOB_7_UNCONNECTED,
      DOB(6) => NLW_Mrom_DATA_rom00001_DOB_6_UNCONNECTED,
      DOB(5) => NLW_Mrom_DATA_rom00001_DOB_5_UNCONNECTED,
      DOB(4) => NLW_Mrom_DATA_rom00001_DOB_4_UNCONNECTED,
      DOB(3) => NLW_Mrom_DATA_rom00001_DOB_3_UNCONNECTED,
      DOB(2) => NLW_Mrom_DATA_rom00001_DOB_2_UNCONNECTED,
      DOB(1) => NLW_Mrom_DATA_rom00001_DOB_1_UNCONNECTED,
      DOB(0) => NLW_Mrom_DATA_rom00001_DOB_0_UNCONNECTED,
      DOPA(3) => NLW_Mrom_DATA_rom00001_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_Mrom_DATA_rom00001_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_Mrom_DATA_rom00001_DOPA_1_UNCONNECTED,
      DOPA(0) => NLW_Mrom_DATA_rom00001_DOPA_0_UNCONNECTED,
      DOPB(3) => NLW_Mrom_DATA_rom00001_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_Mrom_DATA_rom00001_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_Mrom_DATA_rom00001_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_Mrom_DATA_rom00001_DOPB_0_UNCONNECTED
    );

end STRUCTURE;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;
-- Library elements added by std2rec from file D:\Telops\Common_HDL\Common_Projects\CAMEL\Pattern_gen\Active-hdl\compile\PatGen_32_WB.vhd
library IEEE;
use IEEE.std_logic_1164.all;
library Common_HDL; 
use Common_HDL.Telops.all;
library work;
use work.DPB_define.all;
use work.CAMEL_define.all;

entity hot_bb_igm is
  port (
    CLK : in STD_LOGIC := 'X'; 
    DATA : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    INDEX : in STD_LOGIC_VECTOR ( 9 downto 0 ) 
  );
end hot_bb_igm;

architecture STRUCTURE of hot_bb_igm is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_CASCADEINA_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_CASCADEINB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_CLKB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_REGCEB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ENB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_SSRB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_CASCADEOUTA_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_CASCADEOUTB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_ADDRB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DIPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_WEB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_WEB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_WEB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_WEB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOPA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom00001_DOPB_0_UNCONNECTED : STD_LOGIC; 
begin
  XST_VCC : VCC
    port map (
      P => N0
    );
  XST_GND : GND
    port map (
      G => N1
    );
  Mrom_DATA_rom00001 : RAMB16
    generic map(
      WRITE_MODE_B => "WRITE_FIRST",
      SRVAL_A => X"000000000",
      INIT_00 => X"A732A749A727A711A713A713A751A73CA6F2A70AA757A754A6F6A6CCA739A79B",
      INIT_01 => X"A720A70EA720A72BA731A71AA714A72AA735A718A70DA70BA725A733A719A70E",
      INIT_02 => X"A723A71EA725A730A72CA70DA732A71BA729A729A71FA723A711A70DA723A70F",
      INIT_03 => X"A71CA726A71CA723A722A730A718A720A733A720A72FA72AA722A72AA729A70F",
      INIT_04 => X"A72BA71DA726A719A71CA72AA72FA726A738A727A731A72BA71AA72DA727A711",
      INIT_05 => X"A724A731A71FA726A71DA71AA716A724A722A733A71DA72DA72FA732A716A722",
      INIT_06 => X"A714A724A719A71FA71FA72BA730A725A727A71CA72CA727A724A728A717A723",
      INIT_07 => X"A726A721A71DA720A719A729A719A714A70EA727A727A732A725A727A720A727",
      INIT_08 => X"A71CA720A720A725A719A72CA723A731A723A71AA71DA71FA727A728A72FA716",
      INIT_09 => X"A71FA72AA71CA71FA71DA72DA724A714A71FA727A71BA739A721A71FA713A71C",
      INIT_0A => X"A72DA70AA719A732A732A722A712A71FA723A720A71AA726A719A71CA71DA720",
      INIT_0B => X"A71EA724A724A70EA724A72CA71CA723A71FA719A720A719A731A731A720A723",
      INIT_0C => X"A719A71AA730A71EA728A727A723A72EA722A71CA72AA729A72EA727A733A727",
      INIT_0D => X"A727A72EA716A713A72FA72EA71DA722A723A734A726A710A711A72AA72AA71B",
      INIT_0E => X"A722A71CA71CA732A716A71AA71FA71BA712A716A72BA72FA71EA71BA722A71A",
      INIT_0F => X"A721A723A73DA729A725A70CA723A720A722A716A70EA724A723A727A725A729",
      INIT_10 => X"A72DA71BA722A72BA716A71FA723A73CA727A723A70DA72FA723A735A727A72C",
      INIT_11 => X"A718A726A723A72BA728A71BA721A728A714A725A721A725A72AA71DA733A71A",
      INIT_12 => X"A722A72FA722A721A72EA724A729A727A730A730A72FA713A711A731A729A719",
      INIT_13 => X"A710A705A724A729A72AA722A719A72FA726A72AA71BA72AA719A733A71BA731",
      INIT_14 => X"A72AA724A726A724A730A732A72EA731A721A72EA727A70BA71BA71DA722A748",
      INIT_15 => X"A728A71BA71FA716A709A721A726A722A71FA71BA729A70DA719A725A72CA72A",
      INIT_16 => X"A728A731A724A722A72BA724A730A720A726A721A72BA711A71DA731A737A726",
      INIT_17 => X"A733A72DA721A70AA729A717A722A731A724A71FA738A72BA70CA732A725A72E",
      INIT_18 => X"A712A71EA72FA71CA701A721A718A721A71DA71CA72CA732A728A722A726A725",
      INIT_19 => X"A719A708A736A716A709A72EA723A70EA73AA732A719A72BA716A71BA723A72E",
      INIT_1A => X"A73CA71AA724A748A6FBA728A74DA700A70CA72AA720A721A730A70FA719A734",
      INIT_1B => X"A73FA72AA6F5A74BA740A6EFA72EA752A701A72DA72FA6F2A718A74FA703A71F",
      INIT_1C => X"A704A78CA722A6B7A752A75CA70AA722A713A70DA75CA71AA6D5A744A73CA705",
      INIT_1D => X"A688A6ADA7BEA74CA706A740A6B4A71FA7CFA6EEA697A772A753A707A72EA6EF",
      INIT_1E => X"A8F1A630A702A7AAA5F9A789A882A627A62DA7E3A75AA70AA708A68AA779A7DA",
      INIT_1F => X"B66F93869D7DB971AACE996CA6FFAEB4A69EA4C1A620A70EA9C6A781A419A7AC",
      INIT_20 => X"A778A3D2A79AAA47A6E1A558A4E4A781AE26A64C9A17ABE0B8B79D4094A5B696",
      INIT_21 => X"A7FBA7A7A67AA6EAA70FA77BA7FAA650A611A885A7B2A606A765A70AA66DA91C",
      INIT_22 => X"A6E1A744A702A750A78AA6ABA6D9A7C9A72FA6B4A743A70CA735A7ABA6A7A676",
      INIT_23 => X"A6FFA754A768A6DEA710A770A724A6FCA71DA708A757A758A6C0A71BA79BA718",
      INIT_24 => X"A71DA704A745A737A6F4A733A725A710A748A730A6EAA732A74AA6FAA705A74E",
      INIT_25 => X"A73FA71CA723A740A722A723A740A726A715A742A732A6FDA73FA71FA71DA749",
      INIT_26 => X"A720A721A71FA727A72DA708A73FA728A717A72AA736A719A724A72AA716A729",
      INIT_27 => X"A72BA73CA735A726A72CA737A718A714A73CA72CA737A72FA71AA741A727A717",
      INIT_28 => X"A726A72FA73EA728A71AA72AA729A732A72AA729A722A723A717A71EA728A727",
      INIT_29 => X"A72FA732A73CA730A72EA730A729A728A721A73AA71CA72AA71CA722A72DA728",
      INIT_2A => X"A72FA721A713A742A731A717A71BA727A734A71DA73EA71DA717A722A718A731",
      INIT_2B => X"A71FA724A729A727A718A72CA735A738A717A732A728A71AA73BA72AA71FA719",
      INIT_2C => X"A733A72AA735A72EA72CA726A731A726A720A721A72AA738A73FA71DA723A728",
      INIT_2D => X"A72BA725A72BA726A736A71EA728A724A723A713A71EA737A72AA72AA726A726",
      INIT_2E => X"A720A71EA725A71DA731A720A729A72EA717A724A71CA720A720A727A718A72B",
      INIT_2F => X"A72AA71DA722A71DA72AA71FA72FA71EA722A72AA734A720A732A72FA720A730",
      INIT_30 => X"A728A737A71AA72CA740A726A726A721A72FA730A73DA72BA723A731A733A723",
      INIT_31 => X"A718A72EA72BA72EA733A733A724A736A72DA737A730A726A73AA739A723A737",
      INIT_32 => X"A724A732A735A72AA716A72FA72AA716A72FA716A72AA72EA71AA72CA71DA732",
      INIT_33 => X"A73BA71EA721A720A727A72DA722A71FA730A71FA72AA72CA731A72EA729A71E",
      INIT_34 => X"A727A72EA73CA71EA723A725A729A725A725A724A729A731A728A724A720A730",
      INIT_35 => X"A725A72DA726A722A725A736A72AA730A720A72DA749A723A733A727A72CA72C",
      INIT_36 => X"A73CA74CA728A72EA71EA722A732A725A736A732A736A722A72DA72BA722A737",
      INIT_37 => X"A72DA728A720A727A739A732A73AA734A730A721A730A720A72CA728A719A735",
      INIT_38 => X"A731A71FA735A71CA72AA744A738A728A725A72BA72AA73DA722A728A72FA721",
      INIT_39 => X"A729A729A72FA736A71DA723A72BA724A72FA72CA72DA732A72CA72DA737A733",
      INIT_3A => X"A734A738A72EA740A723A728A733A73AA743A731A726A71DA72AA734A72EA740",
      INIT_3B => X"A734A732A730A743A733A731A735A736A735A727A720A731A734A738A72CA73F",
      INIT_3C => X"A741A72AA73CA711A733A73DA731A736A729A72DA73AA71EA71BA72AA72DA729",
      INIT_3D => X"A72CA716A733A745A721A742A730A73AA726A724A72FA735A72BA735A727A72E",
      WRITE_MODE_A => "WRITE_FIRST",
      READ_WIDTH_A => 18,
      WRITE_WIDTH_A => 18,
      DOA_REG => 0,
      DOB_REG => 0,
      READ_WIDTH_B => 0,
      WRITE_WIDTH_B => 0,
      INIT_3E => X"A738A725A71DA727A740A745A736A726A72AA74EA730A72EA739A727A735A739",
      INIT_3F => X"A6B9A71AA76BA772A720A6DFA755A761A721A70DA740A749A744A739A719A720",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INVERT_CLK_DOA_REG => FALSE,
      INVERT_CLK_DOB_REG => FALSE,
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      SRVAL_B => X"000000000"
    )
    port map (
      CASCADEINA => NLW_Mrom_DATA_rom00001_CASCADEINA_UNCONNECTED,
      CASCADEINB => NLW_Mrom_DATA_rom00001_CASCADEINB_UNCONNECTED,
      CLKA => CLK,
      CLKB => NLW_Mrom_DATA_rom00001_CLKB_UNCONNECTED,
      ENA => N0,
      REGCEA => N1,
      REGCEB => NLW_Mrom_DATA_rom00001_REGCEB_UNCONNECTED,
      ENB => NLW_Mrom_DATA_rom00001_ENB_UNCONNECTED,
      SSRA => N1,
      SSRB => NLW_Mrom_DATA_rom00001_SSRB_UNCONNECTED,
      CASCADEOUTA => NLW_Mrom_DATA_rom00001_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_Mrom_DATA_rom00001_CASCADEOUTB_UNCONNECTED,
      ADDRA(14) => NLW_Mrom_DATA_rom00001_ADDRA_14_UNCONNECTED,
      ADDRA(13) => INDEX(9),
      ADDRA(12) => INDEX(8),
      ADDRA(11) => INDEX(7),
      ADDRA(10) => INDEX(6),
      ADDRA(9) => INDEX(5),
      ADDRA(8) => INDEX(4),
      ADDRA(7) => INDEX(3),
      ADDRA(6) => INDEX(2),
      ADDRA(5) => INDEX(1),
      ADDRA(4) => INDEX(0),
      ADDRA(3) => NLW_Mrom_DATA_rom00001_ADDRA_3_UNCONNECTED,
      ADDRA(2) => NLW_Mrom_DATA_rom00001_ADDRA_2_UNCONNECTED,
      ADDRA(1) => NLW_Mrom_DATA_rom00001_ADDRA_1_UNCONNECTED,
      ADDRA(0) => NLW_Mrom_DATA_rom00001_ADDRA_0_UNCONNECTED,
      ADDRB(14) => NLW_Mrom_DATA_rom00001_ADDRB_14_UNCONNECTED,
      ADDRB(13) => NLW_Mrom_DATA_rom00001_ADDRB_13_UNCONNECTED,
      ADDRB(12) => NLW_Mrom_DATA_rom00001_ADDRB_12_UNCONNECTED,
      ADDRB(11) => NLW_Mrom_DATA_rom00001_ADDRB_11_UNCONNECTED,
      ADDRB(10) => NLW_Mrom_DATA_rom00001_ADDRB_10_UNCONNECTED,
      ADDRB(9) => NLW_Mrom_DATA_rom00001_ADDRB_9_UNCONNECTED,
      ADDRB(8) => NLW_Mrom_DATA_rom00001_ADDRB_8_UNCONNECTED,
      ADDRB(7) => NLW_Mrom_DATA_rom00001_ADDRB_7_UNCONNECTED,
      ADDRB(6) => NLW_Mrom_DATA_rom00001_ADDRB_6_UNCONNECTED,
      ADDRB(5) => NLW_Mrom_DATA_rom00001_ADDRB_5_UNCONNECTED,
      ADDRB(4) => NLW_Mrom_DATA_rom00001_ADDRB_4_UNCONNECTED,
      ADDRB(3) => NLW_Mrom_DATA_rom00001_ADDRB_3_UNCONNECTED,
      ADDRB(2) => NLW_Mrom_DATA_rom00001_ADDRB_2_UNCONNECTED,
      ADDRB(1) => NLW_Mrom_DATA_rom00001_ADDRB_1_UNCONNECTED,
      ADDRB(0) => NLW_Mrom_DATA_rom00001_ADDRB_0_UNCONNECTED,
      DIA(31) => NLW_Mrom_DATA_rom00001_DIA_31_UNCONNECTED,
      DIA(30) => NLW_Mrom_DATA_rom00001_DIA_30_UNCONNECTED,
      DIA(29) => NLW_Mrom_DATA_rom00001_DIA_29_UNCONNECTED,
      DIA(28) => NLW_Mrom_DATA_rom00001_DIA_28_UNCONNECTED,
      DIA(27) => NLW_Mrom_DATA_rom00001_DIA_27_UNCONNECTED,
      DIA(26) => NLW_Mrom_DATA_rom00001_DIA_26_UNCONNECTED,
      DIA(25) => NLW_Mrom_DATA_rom00001_DIA_25_UNCONNECTED,
      DIA(24) => NLW_Mrom_DATA_rom00001_DIA_24_UNCONNECTED,
      DIA(23) => NLW_Mrom_DATA_rom00001_DIA_23_UNCONNECTED,
      DIA(22) => NLW_Mrom_DATA_rom00001_DIA_22_UNCONNECTED,
      DIA(21) => NLW_Mrom_DATA_rom00001_DIA_21_UNCONNECTED,
      DIA(20) => NLW_Mrom_DATA_rom00001_DIA_20_UNCONNECTED,
      DIA(19) => NLW_Mrom_DATA_rom00001_DIA_19_UNCONNECTED,
      DIA(18) => NLW_Mrom_DATA_rom00001_DIA_18_UNCONNECTED,
      DIA(17) => NLW_Mrom_DATA_rom00001_DIA_17_UNCONNECTED,
      DIA(16) => NLW_Mrom_DATA_rom00001_DIA_16_UNCONNECTED,
      DIA(15) => N1,
      DIA(14) => N1,
      DIA(13) => N1,
      DIA(12) => N1,
      DIA(11) => N1,
      DIA(10) => N1,
      DIA(9) => N1,
      DIA(8) => N1,
      DIA(7) => N1,
      DIA(6) => N1,
      DIA(5) => N1,
      DIA(4) => N1,
      DIA(3) => N1,
      DIA(2) => N1,
      DIA(1) => N1,
      DIA(0) => N1,
      DIB(31) => NLW_Mrom_DATA_rom00001_DIB_31_UNCONNECTED,
      DIB(30) => NLW_Mrom_DATA_rom00001_DIB_30_UNCONNECTED,
      DIB(29) => NLW_Mrom_DATA_rom00001_DIB_29_UNCONNECTED,
      DIB(28) => NLW_Mrom_DATA_rom00001_DIB_28_UNCONNECTED,
      DIB(27) => NLW_Mrom_DATA_rom00001_DIB_27_UNCONNECTED,
      DIB(26) => NLW_Mrom_DATA_rom00001_DIB_26_UNCONNECTED,
      DIB(25) => NLW_Mrom_DATA_rom00001_DIB_25_UNCONNECTED,
      DIB(24) => NLW_Mrom_DATA_rom00001_DIB_24_UNCONNECTED,
      DIB(23) => NLW_Mrom_DATA_rom00001_DIB_23_UNCONNECTED,
      DIB(22) => NLW_Mrom_DATA_rom00001_DIB_22_UNCONNECTED,
      DIB(21) => NLW_Mrom_DATA_rom00001_DIB_21_UNCONNECTED,
      DIB(20) => NLW_Mrom_DATA_rom00001_DIB_20_UNCONNECTED,
      DIB(19) => NLW_Mrom_DATA_rom00001_DIB_19_UNCONNECTED,
      DIB(18) => NLW_Mrom_DATA_rom00001_DIB_18_UNCONNECTED,
      DIB(17) => NLW_Mrom_DATA_rom00001_DIB_17_UNCONNECTED,
      DIB(16) => NLW_Mrom_DATA_rom00001_DIB_16_UNCONNECTED,
      DIB(15) => NLW_Mrom_DATA_rom00001_DIB_15_UNCONNECTED,
      DIB(14) => NLW_Mrom_DATA_rom00001_DIB_14_UNCONNECTED,
      DIB(13) => NLW_Mrom_DATA_rom00001_DIB_13_UNCONNECTED,
      DIB(12) => NLW_Mrom_DATA_rom00001_DIB_12_UNCONNECTED,
      DIB(11) => NLW_Mrom_DATA_rom00001_DIB_11_UNCONNECTED,
      DIB(10) => NLW_Mrom_DATA_rom00001_DIB_10_UNCONNECTED,
      DIB(9) => NLW_Mrom_DATA_rom00001_DIB_9_UNCONNECTED,
      DIB(8) => NLW_Mrom_DATA_rom00001_DIB_8_UNCONNECTED,
      DIB(7) => NLW_Mrom_DATA_rom00001_DIB_7_UNCONNECTED,
      DIB(6) => NLW_Mrom_DATA_rom00001_DIB_6_UNCONNECTED,
      DIB(5) => NLW_Mrom_DATA_rom00001_DIB_5_UNCONNECTED,
      DIB(4) => NLW_Mrom_DATA_rom00001_DIB_4_UNCONNECTED,
      DIB(3) => NLW_Mrom_DATA_rom00001_DIB_3_UNCONNECTED,
      DIB(2) => NLW_Mrom_DATA_rom00001_DIB_2_UNCONNECTED,
      DIB(1) => NLW_Mrom_DATA_rom00001_DIB_1_UNCONNECTED,
      DIB(0) => NLW_Mrom_DATA_rom00001_DIB_0_UNCONNECTED,
      DIPA(3) => NLW_Mrom_DATA_rom00001_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_Mrom_DATA_rom00001_DIPA_2_UNCONNECTED,
      DIPA(1) => N1,
      DIPA(0) => N1,
      DIPB(3) => NLW_Mrom_DATA_rom00001_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_Mrom_DATA_rom00001_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_Mrom_DATA_rom00001_DIPB_1_UNCONNECTED,
      DIPB(0) => NLW_Mrom_DATA_rom00001_DIPB_0_UNCONNECTED,
      WEA(3) => N1,
      WEA(2) => N1,
      WEA(1) => N1,
      WEA(0) => N1,
      WEB(3) => NLW_Mrom_DATA_rom00001_WEB_3_UNCONNECTED,
      WEB(2) => NLW_Mrom_DATA_rom00001_WEB_2_UNCONNECTED,
      WEB(1) => NLW_Mrom_DATA_rom00001_WEB_1_UNCONNECTED,
      WEB(0) => NLW_Mrom_DATA_rom00001_WEB_0_UNCONNECTED,
      DOA(31) => NLW_Mrom_DATA_rom00001_DOA_31_UNCONNECTED,
      DOA(30) => NLW_Mrom_DATA_rom00001_DOA_30_UNCONNECTED,
      DOA(29) => NLW_Mrom_DATA_rom00001_DOA_29_UNCONNECTED,
      DOA(28) => NLW_Mrom_DATA_rom00001_DOA_28_UNCONNECTED,
      DOA(27) => NLW_Mrom_DATA_rom00001_DOA_27_UNCONNECTED,
      DOA(26) => NLW_Mrom_DATA_rom00001_DOA_26_UNCONNECTED,
      DOA(25) => NLW_Mrom_DATA_rom00001_DOA_25_UNCONNECTED,
      DOA(24) => NLW_Mrom_DATA_rom00001_DOA_24_UNCONNECTED,
      DOA(23) => NLW_Mrom_DATA_rom00001_DOA_23_UNCONNECTED,
      DOA(22) => NLW_Mrom_DATA_rom00001_DOA_22_UNCONNECTED,
      DOA(21) => NLW_Mrom_DATA_rom00001_DOA_21_UNCONNECTED,
      DOA(20) => NLW_Mrom_DATA_rom00001_DOA_20_UNCONNECTED,
      DOA(19) => NLW_Mrom_DATA_rom00001_DOA_19_UNCONNECTED,
      DOA(18) => NLW_Mrom_DATA_rom00001_DOA_18_UNCONNECTED,
      DOA(17) => NLW_Mrom_DATA_rom00001_DOA_17_UNCONNECTED,
      DOA(16) => NLW_Mrom_DATA_rom00001_DOA_16_UNCONNECTED,
      DOA(15) => DATA(15),
      DOA(14) => DATA(14),
      DOA(13) => DATA(13),
      DOA(12) => DATA(12),
      DOA(11) => DATA(11),
      DOA(10) => DATA(10),
      DOA(9) => DATA(9),
      DOA(8) => DATA(8),
      DOA(7) => DATA(7),
      DOA(6) => DATA(6),
      DOA(5) => DATA(5),
      DOA(4) => DATA(4),
      DOA(3) => DATA(3),
      DOA(2) => DATA(2),
      DOA(1) => DATA(1),
      DOA(0) => DATA(0),
      DOB(31) => NLW_Mrom_DATA_rom00001_DOB_31_UNCONNECTED,
      DOB(30) => NLW_Mrom_DATA_rom00001_DOB_30_UNCONNECTED,
      DOB(29) => NLW_Mrom_DATA_rom00001_DOB_29_UNCONNECTED,
      DOB(28) => NLW_Mrom_DATA_rom00001_DOB_28_UNCONNECTED,
      DOB(27) => NLW_Mrom_DATA_rom00001_DOB_27_UNCONNECTED,
      DOB(26) => NLW_Mrom_DATA_rom00001_DOB_26_UNCONNECTED,
      DOB(25) => NLW_Mrom_DATA_rom00001_DOB_25_UNCONNECTED,
      DOB(24) => NLW_Mrom_DATA_rom00001_DOB_24_UNCONNECTED,
      DOB(23) => NLW_Mrom_DATA_rom00001_DOB_23_UNCONNECTED,
      DOB(22) => NLW_Mrom_DATA_rom00001_DOB_22_UNCONNECTED,
      DOB(21) => NLW_Mrom_DATA_rom00001_DOB_21_UNCONNECTED,
      DOB(20) => NLW_Mrom_DATA_rom00001_DOB_20_UNCONNECTED,
      DOB(19) => NLW_Mrom_DATA_rom00001_DOB_19_UNCONNECTED,
      DOB(18) => NLW_Mrom_DATA_rom00001_DOB_18_UNCONNECTED,
      DOB(17) => NLW_Mrom_DATA_rom00001_DOB_17_UNCONNECTED,
      DOB(16) => NLW_Mrom_DATA_rom00001_DOB_16_UNCONNECTED,
      DOB(15) => NLW_Mrom_DATA_rom00001_DOB_15_UNCONNECTED,
      DOB(14) => NLW_Mrom_DATA_rom00001_DOB_14_UNCONNECTED,
      DOB(13) => NLW_Mrom_DATA_rom00001_DOB_13_UNCONNECTED,
      DOB(12) => NLW_Mrom_DATA_rom00001_DOB_12_UNCONNECTED,
      DOB(11) => NLW_Mrom_DATA_rom00001_DOB_11_UNCONNECTED,
      DOB(10) => NLW_Mrom_DATA_rom00001_DOB_10_UNCONNECTED,
      DOB(9) => NLW_Mrom_DATA_rom00001_DOB_9_UNCONNECTED,
      DOB(8) => NLW_Mrom_DATA_rom00001_DOB_8_UNCONNECTED,
      DOB(7) => NLW_Mrom_DATA_rom00001_DOB_7_UNCONNECTED,
      DOB(6) => NLW_Mrom_DATA_rom00001_DOB_6_UNCONNECTED,
      DOB(5) => NLW_Mrom_DATA_rom00001_DOB_5_UNCONNECTED,
      DOB(4) => NLW_Mrom_DATA_rom00001_DOB_4_UNCONNECTED,
      DOB(3) => NLW_Mrom_DATA_rom00001_DOB_3_UNCONNECTED,
      DOB(2) => NLW_Mrom_DATA_rom00001_DOB_2_UNCONNECTED,
      DOB(1) => NLW_Mrom_DATA_rom00001_DOB_1_UNCONNECTED,
      DOB(0) => NLW_Mrom_DATA_rom00001_DOB_0_UNCONNECTED,
      DOPA(3) => NLW_Mrom_DATA_rom00001_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_Mrom_DATA_rom00001_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_Mrom_DATA_rom00001_DOPA_1_UNCONNECTED,
      DOPA(0) => NLW_Mrom_DATA_rom00001_DOPA_0_UNCONNECTED,
      DOPB(3) => NLW_Mrom_DATA_rom00001_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_Mrom_DATA_rom00001_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_Mrom_DATA_rom00001_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_Mrom_DATA_rom00001_DOPB_0_UNCONNECTED
    );

end STRUCTURE;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;
-- Library elements added by std2rec from file D:\Telops\Common_HDL\Common_Projects\CAMEL\Pattern_gen\Active-hdl\compile\PatGen_32_WB.vhd
library IEEE;
use IEEE.std_logic_1164.all;
library Common_HDL; 
use Common_HDL.Telops.all;
library work;
use work.DPB_define.all;
use work.CAMEL_define.all;

entity sync_reset is
  port (
    CLK : in STD_LOGIC := 'X'; 
    SRESET : out STD_LOGIC; 
    ARESET : in STD_LOGIC := 'X' 
  );
end sync_reset;

architecture STRUCTURE of sync_reset is
  signal temp_15 : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal N01 : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  temp : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => N0,
      PRE => ARESET,
      Q => temp_15
    );
  SRESET_14 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => temp_15,
      PRE => ARESET,
      Q => SRESET
    );
  XST_VCC : VCC
    port map (
      P => N01
    );

end STRUCTURE;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;
-- Library elements added by std2rec from file D:\Telops\Common_HDL\Common_Projects\CAMEL\Pattern_gen\Active-hdl\compile\PatGen_32_WB.vhd
library IEEE;
use IEEE.std_logic_1164.all;
library Common_HDL; 
use Common_HDL.Telops.all;
library work;
use work.DPB_define.all;
use work.CAMEL_define.all;

entity igm_generator is
  port (
    CLK : in STD_LOGIC := 'X'; 
    TX_MOSI_DVAL : out STD_LOGIC; 
    PG_CONFIG_Trig : in STD_LOGIC := 'X'; 
    TX_MISO_AFULL : in STD_LOGIC := 'X'; 
    TX_MOSI_SUPPORT_BUSY : out STD_LOGIC; 
    TX_MOSI_SOF : out STD_LOGIC; 
    TX_MOSI_EOF : out STD_LOGIC; 
    ARESET : in STD_LOGIC := 'X'; 
    TX_MISO_BUSY : in STD_LOGIC := 'X'; 
    TX_MOSI_DREM : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    TX_MOSI_DATA : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    PG_CONFIG_PayloadSize : in STD_LOGIC_VECTOR ( 23 downto 0 ); 
    PG_CONFIG_ZSize : in STD_LOGIC_VECTOR ( 23 downto 0 ); 
    PG_CONFIG_ImagePause : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    PG_CONFIG_FrameType : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    PG_CONFIG_IMGSIZE : in STD_LOGIC_VECTOR ( 19 downto 0 ); 
    PG_CONFIG_ROM_Z_START : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    PG_CONFIG_TagSize : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    PG_CONFIG_XSize : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
    PG_CONFIG_DiagSize : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    PG_CONFIG_YSize : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
    PG_CONFIG_ROM_INIT_INDEX : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    PG_CONFIG_DiagMode : in STD_LOGIC_VECTOR ( 3 downto 0 ) 
  );
end igm_generator;

architecture STRUCTURE of igm_generator is
  component sync_reset
    port (
      CLK : in STD_LOGIC := 'X'; 
      SRESET : out STD_LOGIC; 
      ARESET : in STD_LOGIC := 'X' 
    );
  end component;
  component hot_bb_igm
    port (
      CLK : in STD_LOGIC := 'X'; 
      DATA : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
      INDEX : in STD_LOGIC_VECTOR ( 9 downto 0 ) 
    );
  end component;
  component cold_bb_igm
    port (
      CLK : in STD_LOGIC := 'X'; 
      DATA : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
      INDEX : in STD_LOGIC_VECTOR ( 9 downto 0 ) 
    );
  end component;
  component scene_igm
    port (
      CLK : in STD_LOGIC := 'X'; 
      DATA : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
      INDEX : in STD_LOGIC_VECTOR ( 9 downto 0 ) 
    );
  end component;
  signal TX_MOSI_DVAL_or0000 : STD_LOGIC; 
  signal z_cnt_not0001 : STD_LOGIC; 
  signal RESET : STD_LOGIC; 
  signal igm_index_not0002 : STD_LOGIC; 
  signal TX_MOSI_EOF_mux0002 : STD_LOGIC; 
  signal TX_MISO_BUSY_inv : STD_LOGIC; 
  signal z_cnt_and0000_inv : STD_LOGIC; 
  signal Mcount_z_cnt : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal Mcount_z_cnt1 : STD_LOGIC; 
  signal N3 : STD_LOGIC; 
  signal Mcount_z_cnt2 : STD_LOGIC; 
  signal N4 : STD_LOGIC; 
  signal Mcount_z_cnt3 : STD_LOGIC; 
  signal N5 : STD_LOGIC; 
  signal Mcount_z_cnt4 : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal Mcount_z_cnt5 : STD_LOGIC; 
  signal N7 : STD_LOGIC; 
  signal Mcount_z_cnt6 : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal Mcount_z_cnt7 : STD_LOGIC; 
  signal N9 : STD_LOGIC; 
  signal Mcount_z_cnt8 : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal Mcount_z_cnt9 : STD_LOGIC; 
  signal N11 : STD_LOGIC; 
  signal Mcount_z_cnt10 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal Mcount_z_cnt11 : STD_LOGIC; 
  signal N13 : STD_LOGIC; 
  signal Mcount_z_cnt12 : STD_LOGIC; 
  signal N14 : STD_LOGIC; 
  signal Mcount_z_cnt13 : STD_LOGIC; 
  signal N15 : STD_LOGIC; 
  signal Mcount_z_cnt14 : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal Mcount_z_cnt15 : STD_LOGIC; 
  signal N17 : STD_LOGIC; 
  signal Mcount_z_cnt16 : STD_LOGIC; 
  signal N18 : STD_LOGIC; 
  signal Mcount_z_cnt17 : STD_LOGIC; 
  signal N19 : STD_LOGIC; 
  signal Mcount_z_cnt18 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal Mcount_z_cnt19 : STD_LOGIC; 
  signal N21 : STD_LOGIC; 
  signal Mcount_z_cnt20 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal Mcount_z_cnt21 : STD_LOGIC; 
  signal N23 : STD_LOGIC; 
  signal Mcount_z_cnt22 : STD_LOGIC; 
  signal N24 : STD_LOGIC; 
  signal Mcount_z_cnt23 : STD_LOGIC; 
  signal N25 : STD_LOGIC; 
  signal N28 : STD_LOGIC; 
  signal N29 : STD_LOGIC; 
  signal N30 : STD_LOGIC; 
  signal N31 : STD_LOGIC; 
  signal N32 : STD_LOGIC; 
  signal N33 : STD_LOGIC; 
  signal N34 : STD_LOGIC; 
  signal N35 : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal N37 : STD_LOGIC; 
  signal N38 : STD_LOGIC; 
  signal N39 : STD_LOGIC; 
  signal N40 : STD_LOGIC; 
  signal N41 : STD_LOGIC; 
  signal N42 : STD_LOGIC; 
  signal N43 : STD_LOGIC; 
  signal N44 : STD_LOGIC; 
  signal N46 : STD_LOGIC; 
  signal N47 : STD_LOGIC; 
  signal N48 : STD_LOGIC; 
  signal N49 : STD_LOGIC; 
  signal N50 : STD_LOGIC; 
  signal N51 : STD_LOGIC; 
  signal N52 : STD_LOGIC; 
  signal N53 : STD_LOGIC; 
  signal N54 : STD_LOGIC; 
  signal N55 : STD_LOGIC; 
  signal N56 : STD_LOGIC; 
  signal N57 : STD_LOGIC; 
  signal N58 : STD_LOGIC; 
  signal N59 : STD_LOGIC; 
  signal N60 : STD_LOGIC; 
  signal N61 : STD_LOGIC; 
  signal N62 : STD_LOGIC; 
  signal N63 : STD_LOGIC; 
  signal N64 : STD_LOGIC; 
  signal N65 : STD_LOGIC; 
  signal N66 : STD_LOGIC; 
  signal N67 : STD_LOGIC; 
  signal N68 : STD_LOGIC; 
  signal N69 : STD_LOGIC; 
  signal N81 : STD_LOGIC; 
  signal N310 : STD_LOGIC; 
  signal N141 : STD_LOGIC; 
  signal N45 : STD_LOGIC; 
  signal N131 : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal N111 : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal N281 : STD_LOGIC; 
  signal N301 : STD_LOGIC; 
  signal N321 : STD_LOGIC; 
  signal N401 : STD_LOGIC; 
  signal N421 : STD_LOGIC; 
  signal igm_index_not0002_map5 : STD_LOGIC; 
  signal N82 : STD_LOGIC; 
  signal N84 : STD_LOGIC; 
  signal N86 : STD_LOGIC; 
  signal N88 : STD_LOGIC; 
  signal N90 : STD_LOGIC; 
  signal N92 : STD_LOGIC; 
  signal N94 : STD_LOGIC; 
  signal N96 : STD_LOGIC; 
  signal N98 : STD_LOGIC; 
  signal N100 : STD_LOGIC; 
  signal N102 : STD_LOGIC; 
  signal N104 : STD_LOGIC; 
  signal N106 : STD_LOGIC; 
  signal N108 : STD_LOGIC; 
  signal N110 : STD_LOGIC; 
  signal N112 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_cy_2_rt_18 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_cy_3_rt_19 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_cy_4_rt_20 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_cy_5_rt_21 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_cy_6_rt_22 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_cy_7_rt_23 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_cy_8_rt_24 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_cy_9_rt_25 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_cy_10_rt_26 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_cy_11_rt_27 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_cy_12_rt_28 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_cy_13_rt_29 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_cy_14_rt_30 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_cy_15_rt_31 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_cy_16_rt_32 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_cy_17_rt_33 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_cy_18_rt_34 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_xor_19_rt_35 : STD_LOGIC; 
  signal N116 : STD_LOGIC; 
  signal N118 : STD_LOGIC; 
  signal N120 : STD_LOGIC; 
  signal N122 : STD_LOGIC; 
  signal N123 : STD_LOGIC; 
  signal NlwRenamedSig_OI_TX_MOSI_DREM : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal NlwRenamedSignal_TX_MOSI_DATA : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal igm_index_mux0000 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal img_cnt_addsub0000 : STD_LOGIC_VECTOR ( 19 downto 2 ); 
  signal img_cnt_mux0002 : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal z_cnt : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal img_cnt : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal cold_bb_data : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal hot_bb_data : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal scene_data : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal Mcount_z_cnt_cy : STD_LOGIC_VECTOR ( 22 downto 0 ); 
  signal igm_index : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal Madd_img_cnt_addsub0000_cy : STD_LOGIC_VECTOR ( 18 downto 1 ); 
  signal Mcompar_igm_index_cmp_lt0000_cy : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal Mcompar_igm_index_cmp_ne0000_cy : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal Mcompar_igm_index_cmp_ne0001_cy : STD_LOGIC_VECTOR ( 11 downto 0 ); 
begin
  TX_MOSI_SUPPORT_BUSY <= NlwRenamedSig_OI_TX_MOSI_DREM(0);
  TX_MOSI_DREM(1) <= NlwRenamedSig_OI_TX_MOSI_DREM(0);
  TX_MOSI_DREM(0) <= NlwRenamedSig_OI_TX_MOSI_DREM(0);
  TX_MOSI_DATA(31) <= NlwRenamedSignal_TX_MOSI_DATA(15);
  TX_MOSI_DATA(30) <= NlwRenamedSignal_TX_MOSI_DATA(14);
  TX_MOSI_DATA(29) <= NlwRenamedSignal_TX_MOSI_DATA(13);
  TX_MOSI_DATA(28) <= NlwRenamedSignal_TX_MOSI_DATA(12);
  TX_MOSI_DATA(27) <= NlwRenamedSignal_TX_MOSI_DATA(11);
  TX_MOSI_DATA(26) <= NlwRenamedSignal_TX_MOSI_DATA(10);
  TX_MOSI_DATA(25) <= NlwRenamedSignal_TX_MOSI_DATA(9);
  TX_MOSI_DATA(24) <= NlwRenamedSignal_TX_MOSI_DATA(8);
  TX_MOSI_DATA(23) <= NlwRenamedSignal_TX_MOSI_DATA(7);
  TX_MOSI_DATA(22) <= NlwRenamedSignal_TX_MOSI_DATA(6);
  TX_MOSI_DATA(21) <= NlwRenamedSignal_TX_MOSI_DATA(5);
  TX_MOSI_DATA(20) <= NlwRenamedSignal_TX_MOSI_DATA(4);
  TX_MOSI_DATA(19) <= NlwRenamedSignal_TX_MOSI_DATA(3);
  TX_MOSI_DATA(18) <= NlwRenamedSignal_TX_MOSI_DATA(2);
  TX_MOSI_DATA(17) <= NlwRenamedSignal_TX_MOSI_DATA(1);
  TX_MOSI_DATA(16) <= NlwRenamedSignal_TX_MOSI_DATA(0);
  TX_MOSI_DATA(15) <= NlwRenamedSignal_TX_MOSI_DATA(15);
  TX_MOSI_DATA(14) <= NlwRenamedSignal_TX_MOSI_DATA(14);
  TX_MOSI_DATA(13) <= NlwRenamedSignal_TX_MOSI_DATA(13);
  TX_MOSI_DATA(12) <= NlwRenamedSignal_TX_MOSI_DATA(12);
  TX_MOSI_DATA(11) <= NlwRenamedSignal_TX_MOSI_DATA(11);
  TX_MOSI_DATA(10) <= NlwRenamedSignal_TX_MOSI_DATA(10);
  TX_MOSI_DATA(9) <= NlwRenamedSignal_TX_MOSI_DATA(9);
  TX_MOSI_DATA(8) <= NlwRenamedSignal_TX_MOSI_DATA(8);
  TX_MOSI_DATA(7) <= NlwRenamedSignal_TX_MOSI_DATA(7);
  TX_MOSI_DATA(6) <= NlwRenamedSignal_TX_MOSI_DATA(6);
  TX_MOSI_DATA(5) <= NlwRenamedSignal_TX_MOSI_DATA(5);
  TX_MOSI_DATA(4) <= NlwRenamedSignal_TX_MOSI_DATA(4);
  TX_MOSI_DATA(3) <= NlwRenamedSignal_TX_MOSI_DATA(3);
  TX_MOSI_DATA(2) <= NlwRenamedSignal_TX_MOSI_DATA(2);
  TX_MOSI_DATA(1) <= NlwRenamedSignal_TX_MOSI_DATA(1);
  TX_MOSI_DATA(0) <= NlwRenamedSignal_TX_MOSI_DATA(0);
  XST_VCC : VCC
    port map (
      P => NlwRenamedSig_OI_TX_MOSI_DREM(0)
    );
  XST_GND : GND
    port map (
      G => img_cnt(0)
    );
  igm_index_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => igm_index_not0002,
      D => igm_index_mux0000(0),
      Q => igm_index(0)
    );
  igm_index_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => igm_index_not0002,
      D => igm_index_mux0000(1),
      Q => igm_index(1)
    );
  igm_index_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => igm_index_not0002,
      D => igm_index_mux0000(2),
      Q => igm_index(2)
    );
  igm_index_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => igm_index_not0002,
      D => igm_index_mux0000(3),
      Q => igm_index(3)
    );
  igm_index_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => igm_index_not0002,
      D => igm_index_mux0000(4),
      Q => igm_index(4)
    );
  igm_index_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => igm_index_not0002,
      D => igm_index_mux0000(5),
      Q => igm_index(5)
    );
  igm_index_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => igm_index_not0002,
      D => igm_index_mux0000(6),
      Q => igm_index(6)
    );
  igm_index_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => igm_index_not0002,
      D => igm_index_mux0000(7),
      Q => igm_index(7)
    );
  igm_index_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => igm_index_not0002,
      D => igm_index_mux0000(8),
      Q => igm_index(8)
    );
  igm_index_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => igm_index_not0002,
      D => igm_index_mux0000(9),
      Q => igm_index(9)
    );
  TX_MOSI_DVAL_16 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      R => TX_MOSI_DVAL_or0000,
      Q => TX_MOSI_DVAL
    );
  TX_MOSI_EOF_17 : FDE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => TX_MOSI_EOF_mux0002,
      Q => TX_MOSI_EOF
    );
  img_cnt_1 : FDSE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(18),
      S => TX_MOSI_DVAL_or0000,
      Q => img_cnt(1)
    );
  img_cnt_2 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(17),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(2)
    );
  img_cnt_3 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(16),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(3)
    );
  img_cnt_4 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(15),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(4)
    );
  img_cnt_5 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(14),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(5)
    );
  img_cnt_6 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(13),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(6)
    );
  img_cnt_7 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(12),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(7)
    );
  img_cnt_8 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(11),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(8)
    );
  img_cnt_9 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(10),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(9)
    );
  img_cnt_10 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(9),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(10)
    );
  img_cnt_11 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(8),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(11)
    );
  img_cnt_12 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(7),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(12)
    );
  img_cnt_13 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(6),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(13)
    );
  img_cnt_14 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(5),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(14)
    );
  img_cnt_15 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(4),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(15)
    );
  img_cnt_16 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(3),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(16)
    );
  img_cnt_17 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(2),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(17)
    );
  img_cnt_18 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(1),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(18)
    );
  img_cnt_19 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(0),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(19)
    );
  Mcount_z_cnt_cy_0_Q : MUXCY
    port map (
      CI => z_cnt_and0000_inv,
      DI => img_cnt(0),
      S => N2,
      O => Mcount_z_cnt_cy(0)
    );
  Mcount_z_cnt_xor_0_Q : XORCY
    port map (
      CI => z_cnt_and0000_inv,
      LI => N2,
      O => Mcount_z_cnt
    );
  Mcount_z_cnt_cy_1_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(0),
      DI => img_cnt(0),
      S => N3,
      O => Mcount_z_cnt_cy(1)
    );
  Mcount_z_cnt_xor_1_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(0),
      LI => N3,
      O => Mcount_z_cnt1
    );
  Mcount_z_cnt_cy_2_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(1),
      DI => img_cnt(0),
      S => N4,
      O => Mcount_z_cnt_cy(2)
    );
  Mcount_z_cnt_xor_2_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(1),
      LI => N4,
      O => Mcount_z_cnt2
    );
  Mcount_z_cnt_cy_3_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(2),
      DI => img_cnt(0),
      S => N5,
      O => Mcount_z_cnt_cy(3)
    );
  Mcount_z_cnt_xor_3_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(2),
      LI => N5,
      O => Mcount_z_cnt3
    );
  Mcount_z_cnt_cy_4_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(3),
      DI => img_cnt(0),
      S => N6,
      O => Mcount_z_cnt_cy(4)
    );
  Mcount_z_cnt_xor_4_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(3),
      LI => N6,
      O => Mcount_z_cnt4
    );
  Mcount_z_cnt_cy_5_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(4),
      DI => img_cnt(0),
      S => N7,
      O => Mcount_z_cnt_cy(5)
    );
  Mcount_z_cnt_xor_5_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(4),
      LI => N7,
      O => Mcount_z_cnt5
    );
  Mcount_z_cnt_cy_6_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(5),
      DI => img_cnt(0),
      S => N8,
      O => Mcount_z_cnt_cy(6)
    );
  Mcount_z_cnt_xor_6_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(5),
      LI => N8,
      O => Mcount_z_cnt6
    );
  Mcount_z_cnt_cy_7_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(6),
      DI => img_cnt(0),
      S => N9,
      O => Mcount_z_cnt_cy(7)
    );
  Mcount_z_cnt_xor_7_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(6),
      LI => N9,
      O => Mcount_z_cnt7
    );
  Mcount_z_cnt_cy_8_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(7),
      DI => img_cnt(0),
      S => N10,
      O => Mcount_z_cnt_cy(8)
    );
  Mcount_z_cnt_xor_8_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(7),
      LI => N10,
      O => Mcount_z_cnt8
    );
  Mcount_z_cnt_cy_9_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(8),
      DI => img_cnt(0),
      S => N11,
      O => Mcount_z_cnt_cy(9)
    );
  Mcount_z_cnt_xor_9_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(8),
      LI => N11,
      O => Mcount_z_cnt9
    );
  Mcount_z_cnt_cy_10_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(9),
      DI => img_cnt(0),
      S => N12,
      O => Mcount_z_cnt_cy(10)
    );
  Mcount_z_cnt_xor_10_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(9),
      LI => N12,
      O => Mcount_z_cnt10
    );
  Mcount_z_cnt_cy_11_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(10),
      DI => img_cnt(0),
      S => N13,
      O => Mcount_z_cnt_cy(11)
    );
  Mcount_z_cnt_xor_11_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(10),
      LI => N13,
      O => Mcount_z_cnt11
    );
  Mcount_z_cnt_cy_12_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(11),
      DI => img_cnt(0),
      S => N14,
      O => Mcount_z_cnt_cy(12)
    );
  Mcount_z_cnt_xor_12_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(11),
      LI => N14,
      O => Mcount_z_cnt12
    );
  Mcount_z_cnt_cy_13_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(12),
      DI => img_cnt(0),
      S => N15,
      O => Mcount_z_cnt_cy(13)
    );
  Mcount_z_cnt_xor_13_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(12),
      LI => N15,
      O => Mcount_z_cnt13
    );
  Mcount_z_cnt_cy_14_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(13),
      DI => img_cnt(0),
      S => N16,
      O => Mcount_z_cnt_cy(14)
    );
  Mcount_z_cnt_xor_14_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(13),
      LI => N16,
      O => Mcount_z_cnt14
    );
  Mcount_z_cnt_cy_15_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(14),
      DI => img_cnt(0),
      S => N17,
      O => Mcount_z_cnt_cy(15)
    );
  Mcount_z_cnt_xor_15_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(14),
      LI => N17,
      O => Mcount_z_cnt15
    );
  Mcount_z_cnt_cy_16_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(15),
      DI => img_cnt(0),
      S => N18,
      O => Mcount_z_cnt_cy(16)
    );
  Mcount_z_cnt_xor_16_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(15),
      LI => N18,
      O => Mcount_z_cnt16
    );
  Mcount_z_cnt_cy_17_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(16),
      DI => img_cnt(0),
      S => N19,
      O => Mcount_z_cnt_cy(17)
    );
  Mcount_z_cnt_xor_17_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(16),
      LI => N19,
      O => Mcount_z_cnt17
    );
  Mcount_z_cnt_cy_18_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(17),
      DI => img_cnt(0),
      S => N20,
      O => Mcount_z_cnt_cy(18)
    );
  Mcount_z_cnt_xor_18_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(17),
      LI => N20,
      O => Mcount_z_cnt18
    );
  Mcount_z_cnt_cy_19_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(18),
      DI => img_cnt(0),
      S => N21,
      O => Mcount_z_cnt_cy(19)
    );
  Mcount_z_cnt_xor_19_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(18),
      LI => N21,
      O => Mcount_z_cnt19
    );
  Mcount_z_cnt_cy_20_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(19),
      DI => img_cnt(0),
      S => N22,
      O => Mcount_z_cnt_cy(20)
    );
  Mcount_z_cnt_xor_20_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(19),
      LI => N22,
      O => Mcount_z_cnt20
    );
  Mcount_z_cnt_cy_21_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(20),
      DI => img_cnt(0),
      S => N23,
      O => Mcount_z_cnt_cy(21)
    );
  Mcount_z_cnt_xor_21_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(20),
      LI => N23,
      O => Mcount_z_cnt21
    );
  Mcount_z_cnt_cy_22_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(21),
      DI => img_cnt(0),
      S => N24,
      O => Mcount_z_cnt_cy(22)
    );
  Mcount_z_cnt_xor_22_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(21),
      LI => N24,
      O => Mcount_z_cnt22
    );
  Mcount_z_cnt_xor_23_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(22),
      LI => N25,
      O => Mcount_z_cnt23
    );
  z_cnt_0 : FDSE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt,
      S => TX_MOSI_DVAL_or0000,
      Q => z_cnt(0)
    );
  z_cnt_1 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt1,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(1)
    );
  z_cnt_2 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt2,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(2)
    );
  z_cnt_3 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt3,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(3)
    );
  z_cnt_4 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt4,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(4)
    );
  z_cnt_5 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt5,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(5)
    );
  z_cnt_6 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt6,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(6)
    );
  z_cnt_9 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt9,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(9)
    );
  z_cnt_7 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt7,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(7)
    );
  z_cnt_8 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt8,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(8)
    );
  z_cnt_10 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt10,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(10)
    );
  z_cnt_11 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt11,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(11)
    );
  z_cnt_12 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt12,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(12)
    );
  z_cnt_13 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt13,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(13)
    );
  z_cnt_14 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt14,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(14)
    );
  z_cnt_15 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt15,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(15)
    );
  z_cnt_16 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt16,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(16)
    );
  z_cnt_17 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt17,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(17)
    );
  z_cnt_18 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt18,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(18)
    );
  z_cnt_19 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt19,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(19)
    );
  z_cnt_20 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt20,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(20)
    );
  z_cnt_21 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt21,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(21)
    );
  z_cnt_22 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt22,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(22)
    );
  z_cnt_23 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt23,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(23)
    );
  Madd_img_cnt_addsub0000_cy_1_Q : MUXCY
    port map (
      CI => img_cnt(0),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => N28,
      O => Madd_img_cnt_addsub0000_cy(1)
    );
  Madd_img_cnt_addsub0000_cy_2_Q : MUXCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(1),
      DI => img_cnt(0),
      S => Madd_img_cnt_addsub0000_cy_2_rt_18,
      O => Madd_img_cnt_addsub0000_cy(2)
    );
  Madd_img_cnt_addsub0000_xor_2_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(1),
      LI => Madd_img_cnt_addsub0000_cy_2_rt_18,
      O => img_cnt_addsub0000(2)
    );
  Madd_img_cnt_addsub0000_cy_3_Q : MUXCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(2),
      DI => img_cnt(0),
      S => Madd_img_cnt_addsub0000_cy_3_rt_19,
      O => Madd_img_cnt_addsub0000_cy(3)
    );
  Madd_img_cnt_addsub0000_xor_3_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(2),
      LI => Madd_img_cnt_addsub0000_cy_3_rt_19,
      O => img_cnt_addsub0000(3)
    );
  Madd_img_cnt_addsub0000_cy_4_Q : MUXCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(3),
      DI => img_cnt(0),
      S => Madd_img_cnt_addsub0000_cy_4_rt_20,
      O => Madd_img_cnt_addsub0000_cy(4)
    );
  Madd_img_cnt_addsub0000_xor_4_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(3),
      LI => Madd_img_cnt_addsub0000_cy_4_rt_20,
      O => img_cnt_addsub0000(4)
    );
  Madd_img_cnt_addsub0000_cy_5_Q : MUXCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(4),
      DI => img_cnt(0),
      S => Madd_img_cnt_addsub0000_cy_5_rt_21,
      O => Madd_img_cnt_addsub0000_cy(5)
    );
  Madd_img_cnt_addsub0000_xor_5_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(4),
      LI => Madd_img_cnt_addsub0000_cy_5_rt_21,
      O => img_cnt_addsub0000(5)
    );
  Madd_img_cnt_addsub0000_cy_6_Q : MUXCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(5),
      DI => img_cnt(0),
      S => Madd_img_cnt_addsub0000_cy_6_rt_22,
      O => Madd_img_cnt_addsub0000_cy(6)
    );
  Madd_img_cnt_addsub0000_xor_6_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(5),
      LI => Madd_img_cnt_addsub0000_cy_6_rt_22,
      O => img_cnt_addsub0000(6)
    );
  Madd_img_cnt_addsub0000_cy_7_Q : MUXCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(6),
      DI => img_cnt(0),
      S => Madd_img_cnt_addsub0000_cy_7_rt_23,
      O => Madd_img_cnt_addsub0000_cy(7)
    );
  Madd_img_cnt_addsub0000_xor_7_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(6),
      LI => Madd_img_cnt_addsub0000_cy_7_rt_23,
      O => img_cnt_addsub0000(7)
    );
  Madd_img_cnt_addsub0000_cy_8_Q : MUXCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(7),
      DI => img_cnt(0),
      S => Madd_img_cnt_addsub0000_cy_8_rt_24,
      O => Madd_img_cnt_addsub0000_cy(8)
    );
  Madd_img_cnt_addsub0000_xor_8_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(7),
      LI => Madd_img_cnt_addsub0000_cy_8_rt_24,
      O => img_cnt_addsub0000(8)
    );
  Madd_img_cnt_addsub0000_cy_9_Q : MUXCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(8),
      DI => img_cnt(0),
      S => Madd_img_cnt_addsub0000_cy_9_rt_25,
      O => Madd_img_cnt_addsub0000_cy(9)
    );
  Madd_img_cnt_addsub0000_xor_9_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(8),
      LI => Madd_img_cnt_addsub0000_cy_9_rt_25,
      O => img_cnt_addsub0000(9)
    );
  Madd_img_cnt_addsub0000_cy_10_Q : MUXCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(9),
      DI => img_cnt(0),
      S => Madd_img_cnt_addsub0000_cy_10_rt_26,
      O => Madd_img_cnt_addsub0000_cy(10)
    );
  Madd_img_cnt_addsub0000_xor_10_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(9),
      LI => Madd_img_cnt_addsub0000_cy_10_rt_26,
      O => img_cnt_addsub0000(10)
    );
  Madd_img_cnt_addsub0000_cy_11_Q : MUXCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(10),
      DI => img_cnt(0),
      S => Madd_img_cnt_addsub0000_cy_11_rt_27,
      O => Madd_img_cnt_addsub0000_cy(11)
    );
  Madd_img_cnt_addsub0000_xor_11_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(10),
      LI => Madd_img_cnt_addsub0000_cy_11_rt_27,
      O => img_cnt_addsub0000(11)
    );
  Madd_img_cnt_addsub0000_cy_12_Q : MUXCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(11),
      DI => img_cnt(0),
      S => Madd_img_cnt_addsub0000_cy_12_rt_28,
      O => Madd_img_cnt_addsub0000_cy(12)
    );
  Madd_img_cnt_addsub0000_xor_12_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(11),
      LI => Madd_img_cnt_addsub0000_cy_12_rt_28,
      O => img_cnt_addsub0000(12)
    );
  Madd_img_cnt_addsub0000_cy_13_Q : MUXCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(12),
      DI => img_cnt(0),
      S => Madd_img_cnt_addsub0000_cy_13_rt_29,
      O => Madd_img_cnt_addsub0000_cy(13)
    );
  Madd_img_cnt_addsub0000_xor_13_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(12),
      LI => Madd_img_cnt_addsub0000_cy_13_rt_29,
      O => img_cnt_addsub0000(13)
    );
  Madd_img_cnt_addsub0000_cy_14_Q : MUXCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(13),
      DI => img_cnt(0),
      S => Madd_img_cnt_addsub0000_cy_14_rt_30,
      O => Madd_img_cnt_addsub0000_cy(14)
    );
  Madd_img_cnt_addsub0000_xor_14_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(13),
      LI => Madd_img_cnt_addsub0000_cy_14_rt_30,
      O => img_cnt_addsub0000(14)
    );
  Madd_img_cnt_addsub0000_cy_15_Q : MUXCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(14),
      DI => img_cnt(0),
      S => Madd_img_cnt_addsub0000_cy_15_rt_31,
      O => Madd_img_cnt_addsub0000_cy(15)
    );
  Madd_img_cnt_addsub0000_xor_15_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(14),
      LI => Madd_img_cnt_addsub0000_cy_15_rt_31,
      O => img_cnt_addsub0000(15)
    );
  Madd_img_cnt_addsub0000_cy_16_Q : MUXCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(15),
      DI => img_cnt(0),
      S => Madd_img_cnt_addsub0000_cy_16_rt_32,
      O => Madd_img_cnt_addsub0000_cy(16)
    );
  Madd_img_cnt_addsub0000_xor_16_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(15),
      LI => Madd_img_cnt_addsub0000_cy_16_rt_32,
      O => img_cnt_addsub0000(16)
    );
  Madd_img_cnt_addsub0000_cy_17_Q : MUXCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(16),
      DI => img_cnt(0),
      S => Madd_img_cnt_addsub0000_cy_17_rt_33,
      O => Madd_img_cnt_addsub0000_cy(17)
    );
  Madd_img_cnt_addsub0000_xor_17_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(16),
      LI => Madd_img_cnt_addsub0000_cy_17_rt_33,
      O => img_cnt_addsub0000(17)
    );
  Madd_img_cnt_addsub0000_cy_18_Q : MUXCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(17),
      DI => img_cnt(0),
      S => Madd_img_cnt_addsub0000_cy_18_rt_34,
      O => Madd_img_cnt_addsub0000_cy(18)
    );
  Madd_img_cnt_addsub0000_xor_18_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(17),
      LI => Madd_img_cnt_addsub0000_cy_18_rt_34,
      O => img_cnt_addsub0000(18)
    );
  Madd_img_cnt_addsub0000_xor_19_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(18),
      LI => Madd_img_cnt_addsub0000_xor_19_rt_35,
      O => img_cnt_addsub0000(19)
    );
  Mcompar_igm_index_cmp_lt0000_lut_0_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => z_cnt(0),
      I1 => PG_CONFIG_ROM_Z_START(0),
      O => N29
    );
  Mcompar_igm_index_cmp_lt0000_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      DI => z_cnt(0),
      S => N29,
      O => Mcompar_igm_index_cmp_lt0000_cy(0)
    );
  Mcompar_igm_index_cmp_lt0000_lut_1_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => z_cnt(1),
      I1 => PG_CONFIG_ROM_Z_START(1),
      O => N30
    );
  Mcompar_igm_index_cmp_lt0000_cy_1_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_lt0000_cy(0),
      DI => z_cnt(1),
      S => N30,
      O => Mcompar_igm_index_cmp_lt0000_cy(1)
    );
  Mcompar_igm_index_cmp_lt0000_lut_2_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => z_cnt(2),
      I1 => PG_CONFIG_ROM_Z_START(2),
      O => N31
    );
  Mcompar_igm_index_cmp_lt0000_cy_2_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_lt0000_cy(1),
      DI => z_cnt(2),
      S => N31,
      O => Mcompar_igm_index_cmp_lt0000_cy(2)
    );
  Mcompar_igm_index_cmp_lt0000_lut_3_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => z_cnt(3),
      I1 => PG_CONFIG_ROM_Z_START(3),
      O => N32
    );
  Mcompar_igm_index_cmp_lt0000_cy_3_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_lt0000_cy(2),
      DI => z_cnt(3),
      S => N32,
      O => Mcompar_igm_index_cmp_lt0000_cy(3)
    );
  Mcompar_igm_index_cmp_lt0000_lut_4_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => z_cnt(4),
      I1 => PG_CONFIG_ROM_Z_START(4),
      O => N33
    );
  Mcompar_igm_index_cmp_lt0000_cy_4_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_lt0000_cy(3),
      DI => z_cnt(4),
      S => N33,
      O => Mcompar_igm_index_cmp_lt0000_cy(4)
    );
  Mcompar_igm_index_cmp_lt0000_lut_5_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => z_cnt(5),
      I1 => PG_CONFIG_ROM_Z_START(5),
      O => N34
    );
  Mcompar_igm_index_cmp_lt0000_cy_5_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_lt0000_cy(4),
      DI => z_cnt(5),
      S => N34,
      O => Mcompar_igm_index_cmp_lt0000_cy(5)
    );
  Mcompar_igm_index_cmp_lt0000_lut_6_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => z_cnt(6),
      I1 => PG_CONFIG_ROM_Z_START(6),
      O => N35
    );
  Mcompar_igm_index_cmp_lt0000_cy_6_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_lt0000_cy(5),
      DI => z_cnt(6),
      S => N35,
      O => Mcompar_igm_index_cmp_lt0000_cy(6)
    );
  Mcompar_igm_index_cmp_lt0000_lut_7_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => z_cnt(7),
      I1 => PG_CONFIG_ROM_Z_START(7),
      O => N36
    );
  Mcompar_igm_index_cmp_lt0000_cy_7_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_lt0000_cy(6),
      DI => z_cnt(7),
      S => N36,
      O => Mcompar_igm_index_cmp_lt0000_cy(7)
    );
  Mcompar_igm_index_cmp_lt0000_lut_8_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => z_cnt(8),
      I1 => PG_CONFIG_ROM_Z_START(8),
      O => N37
    );
  Mcompar_igm_index_cmp_lt0000_cy_8_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_lt0000_cy(7),
      DI => z_cnt(8),
      S => N37,
      O => Mcompar_igm_index_cmp_lt0000_cy(8)
    );
  Mcompar_igm_index_cmp_lt0000_lut_9_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => z_cnt(9),
      I1 => PG_CONFIG_ROM_Z_START(9),
      O => N38
    );
  Mcompar_igm_index_cmp_lt0000_cy_9_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_lt0000_cy(8),
      DI => z_cnt(9),
      S => N38,
      O => Mcompar_igm_index_cmp_lt0000_cy(9)
    );
  Mcompar_igm_index_cmp_lt0000_lut_10_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => z_cnt(10),
      I1 => PG_CONFIG_ROM_Z_START(10),
      O => N39
    );
  Mcompar_igm_index_cmp_lt0000_cy_10_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_lt0000_cy(9),
      DI => z_cnt(10),
      S => N39,
      O => Mcompar_igm_index_cmp_lt0000_cy(10)
    );
  Mcompar_igm_index_cmp_lt0000_lut_11_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => z_cnt(11),
      I1 => PG_CONFIG_ROM_Z_START(11),
      O => N40
    );
  Mcompar_igm_index_cmp_lt0000_cy_11_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_lt0000_cy(10),
      DI => z_cnt(11),
      S => N40,
      O => Mcompar_igm_index_cmp_lt0000_cy(11)
    );
  Mcompar_igm_index_cmp_lt0000_lut_12_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => z_cnt(12),
      I1 => PG_CONFIG_ROM_Z_START(12),
      O => N41
    );
  Mcompar_igm_index_cmp_lt0000_cy_12_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_lt0000_cy(11),
      DI => z_cnt(12),
      S => N41,
      O => Mcompar_igm_index_cmp_lt0000_cy(12)
    );
  Mcompar_igm_index_cmp_lt0000_lut_13_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => z_cnt(13),
      I1 => PG_CONFIG_ROM_Z_START(13),
      O => N42
    );
  Mcompar_igm_index_cmp_lt0000_cy_13_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_lt0000_cy(12),
      DI => z_cnt(13),
      S => N42,
      O => Mcompar_igm_index_cmp_lt0000_cy(13)
    );
  Mcompar_igm_index_cmp_lt0000_lut_14_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => z_cnt(14),
      I1 => PG_CONFIG_ROM_Z_START(14),
      O => N43
    );
  Mcompar_igm_index_cmp_lt0000_cy_14_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_lt0000_cy(13),
      DI => z_cnt(14),
      S => N43,
      O => Mcompar_igm_index_cmp_lt0000_cy(14)
    );
  Mcompar_igm_index_cmp_lt0000_lut_15_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => z_cnt(15),
      I1 => PG_CONFIG_ROM_Z_START(15),
      O => N44
    );
  Mcompar_igm_index_cmp_lt0000_cy_15_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_lt0000_cy(14),
      DI => z_cnt(15),
      S => N44,
      O => Mcompar_igm_index_cmp_lt0000_cy(15)
    );
  Mcompar_igm_index_cmp_ne0000_cy_0_Q : MUXCY
    port map (
      CI => img_cnt(0),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => N46,
      O => Mcompar_igm_index_cmp_ne0000_cy(0)
    );
  Mcompar_igm_index_cmp_ne0000_cy_1_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0000_cy(0),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => N47,
      O => Mcompar_igm_index_cmp_ne0000_cy(1)
    );
  Mcompar_igm_index_cmp_ne0000_lut_2_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => img_cnt(2),
      I1 => PG_CONFIG_IMGSIZE(3),
      I2 => img_cnt(3),
      I3 => PG_CONFIG_IMGSIZE(4),
      O => N48
    );
  Mcompar_igm_index_cmp_ne0000_cy_2_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0000_cy(1),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => N48,
      O => Mcompar_igm_index_cmp_ne0000_cy(2)
    );
  Mcompar_igm_index_cmp_ne0000_lut_3_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => img_cnt(4),
      I1 => PG_CONFIG_IMGSIZE(5),
      I2 => img_cnt(5),
      I3 => PG_CONFIG_IMGSIZE(6),
      O => N49
    );
  Mcompar_igm_index_cmp_ne0000_cy_3_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0000_cy(2),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => N49,
      O => Mcompar_igm_index_cmp_ne0000_cy(3)
    );
  Mcompar_igm_index_cmp_ne0000_lut_4_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => img_cnt(6),
      I1 => PG_CONFIG_IMGSIZE(7),
      I2 => img_cnt(7),
      I3 => PG_CONFIG_IMGSIZE(8),
      O => N50
    );
  Mcompar_igm_index_cmp_ne0000_cy_4_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0000_cy(3),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => N50,
      O => Mcompar_igm_index_cmp_ne0000_cy(4)
    );
  Mcompar_igm_index_cmp_ne0000_lut_5_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => img_cnt(8),
      I1 => PG_CONFIG_IMGSIZE(9),
      I2 => img_cnt(9),
      I3 => PG_CONFIG_IMGSIZE(10),
      O => N51
    );
  Mcompar_igm_index_cmp_ne0000_cy_5_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0000_cy(4),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => N51,
      O => Mcompar_igm_index_cmp_ne0000_cy(5)
    );
  Mcompar_igm_index_cmp_ne0000_lut_6_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => img_cnt(10),
      I1 => PG_CONFIG_IMGSIZE(11),
      I2 => img_cnt(11),
      I3 => PG_CONFIG_IMGSIZE(12),
      O => N52
    );
  Mcompar_igm_index_cmp_ne0000_cy_6_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0000_cy(5),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => N52,
      O => Mcompar_igm_index_cmp_ne0000_cy(6)
    );
  Mcompar_igm_index_cmp_ne0000_lut_7_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => img_cnt(12),
      I1 => PG_CONFIG_IMGSIZE(13),
      I2 => img_cnt(13),
      I3 => PG_CONFIG_IMGSIZE(14),
      O => N53
    );
  Mcompar_igm_index_cmp_ne0000_cy_7_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0000_cy(6),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => N53,
      O => Mcompar_igm_index_cmp_ne0000_cy(7)
    );
  Mcompar_igm_index_cmp_ne0000_lut_8_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => img_cnt(14),
      I1 => PG_CONFIG_IMGSIZE(15),
      I2 => img_cnt(15),
      I3 => PG_CONFIG_IMGSIZE(16),
      O => N54
    );
  Mcompar_igm_index_cmp_ne0000_cy_8_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0000_cy(7),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => N54,
      O => Mcompar_igm_index_cmp_ne0000_cy(8)
    );
  Mcompar_igm_index_cmp_ne0000_lut_9_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => img_cnt(16),
      I1 => PG_CONFIG_IMGSIZE(17),
      I2 => img_cnt(17),
      I3 => PG_CONFIG_IMGSIZE(18),
      O => N55
    );
  Mcompar_igm_index_cmp_ne0000_cy_9_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0000_cy(8),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => N55,
      O => Mcompar_igm_index_cmp_ne0000_cy(9)
    );
  Mcompar_igm_index_cmp_ne0000_lut_10_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => img_cnt(18),
      I1 => PG_CONFIG_IMGSIZE(19),
      O => N56
    );
  Mcompar_igm_index_cmp_ne0000_cy_10_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0000_cy(9),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => N56,
      O => Mcompar_igm_index_cmp_ne0000_cy(10)
    );
  Mcompar_igm_index_cmp_ne0001_lut_0_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => z_cnt(0),
      I1 => PG_CONFIG_ZSize(0),
      I2 => z_cnt(1),
      I3 => PG_CONFIG_ZSize(1),
      O => N57
    );
  Mcompar_igm_index_cmp_ne0001_cy_0_Q : MUXCY
    port map (
      CI => img_cnt(0),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => N57,
      O => Mcompar_igm_index_cmp_ne0001_cy(0)
    );
  Mcompar_igm_index_cmp_ne0001_lut_1_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => z_cnt(2),
      I1 => PG_CONFIG_ZSize(2),
      I2 => z_cnt(3),
      I3 => PG_CONFIG_ZSize(3),
      O => N58
    );
  Mcompar_igm_index_cmp_ne0001_cy_1_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0001_cy(0),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => N58,
      O => Mcompar_igm_index_cmp_ne0001_cy(1)
    );
  Mcompar_igm_index_cmp_ne0001_lut_2_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => z_cnt(4),
      I1 => PG_CONFIG_ZSize(4),
      I2 => z_cnt(5),
      I3 => PG_CONFIG_ZSize(5),
      O => N59
    );
  Mcompar_igm_index_cmp_ne0001_cy_2_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0001_cy(1),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => N59,
      O => Mcompar_igm_index_cmp_ne0001_cy(2)
    );
  Mcompar_igm_index_cmp_ne0001_lut_3_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => z_cnt(6),
      I1 => PG_CONFIG_ZSize(6),
      I2 => z_cnt(7),
      I3 => PG_CONFIG_ZSize(7),
      O => N60
    );
  Mcompar_igm_index_cmp_ne0001_cy_3_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0001_cy(2),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => N60,
      O => Mcompar_igm_index_cmp_ne0001_cy(3)
    );
  Mcompar_igm_index_cmp_ne0001_lut_4_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => z_cnt(8),
      I1 => PG_CONFIG_ZSize(8),
      I2 => z_cnt(9),
      I3 => PG_CONFIG_ZSize(9),
      O => N61
    );
  Mcompar_igm_index_cmp_ne0001_cy_4_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0001_cy(3),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => N61,
      O => Mcompar_igm_index_cmp_ne0001_cy(4)
    );
  Mcompar_igm_index_cmp_ne0001_lut_5_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => z_cnt(10),
      I1 => PG_CONFIG_ZSize(10),
      I2 => z_cnt(11),
      I3 => PG_CONFIG_ZSize(11),
      O => N62
    );
  Mcompar_igm_index_cmp_ne0001_cy_5_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0001_cy(4),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => N62,
      O => Mcompar_igm_index_cmp_ne0001_cy(5)
    );
  Mcompar_igm_index_cmp_ne0001_lut_6_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => z_cnt(12),
      I1 => PG_CONFIG_ZSize(12),
      I2 => z_cnt(13),
      I3 => PG_CONFIG_ZSize(13),
      O => N63
    );
  Mcompar_igm_index_cmp_ne0001_cy_6_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0001_cy(5),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => N63,
      O => Mcompar_igm_index_cmp_ne0001_cy(6)
    );
  Mcompar_igm_index_cmp_ne0001_lut_7_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => z_cnt(14),
      I1 => PG_CONFIG_ZSize(14),
      I2 => z_cnt(15),
      I3 => PG_CONFIG_ZSize(15),
      O => N64
    );
  Mcompar_igm_index_cmp_ne0001_cy_7_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0001_cy(6),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => N64,
      O => Mcompar_igm_index_cmp_ne0001_cy(7)
    );
  Mcompar_igm_index_cmp_ne0001_lut_8_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => z_cnt(16),
      I1 => PG_CONFIG_ZSize(16),
      I2 => z_cnt(17),
      I3 => PG_CONFIG_ZSize(17),
      O => N65
    );
  Mcompar_igm_index_cmp_ne0001_cy_8_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0001_cy(7),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => N65,
      O => Mcompar_igm_index_cmp_ne0001_cy(8)
    );
  Mcompar_igm_index_cmp_ne0001_lut_9_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => z_cnt(18),
      I1 => PG_CONFIG_ZSize(18),
      I2 => z_cnt(19),
      I3 => PG_CONFIG_ZSize(19),
      O => N66
    );
  Mcompar_igm_index_cmp_ne0001_cy_9_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0001_cy(8),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => N66,
      O => Mcompar_igm_index_cmp_ne0001_cy(9)
    );
  Mcompar_igm_index_cmp_ne0001_lut_10_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => z_cnt(20),
      I1 => PG_CONFIG_ZSize(20),
      I2 => z_cnt(21),
      I3 => PG_CONFIG_ZSize(21),
      O => N67
    );
  Mcompar_igm_index_cmp_ne0001_cy_10_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0001_cy(9),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => N67,
      O => Mcompar_igm_index_cmp_ne0001_cy(10)
    );
  Mcompar_igm_index_cmp_ne0001_lut_11_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => z_cnt(22),
      I1 => PG_CONFIG_ZSize(22),
      I2 => z_cnt(23),
      I3 => PG_CONFIG_ZSize(23),
      O => N68
    );
  Mcompar_igm_index_cmp_ne0001_cy_11_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0001_cy(10),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => N68,
      O => Mcompar_igm_index_cmp_ne0001_cy(11)
    );
  sync_RST : sync_reset
    port map (
      CLK => CLK,
      SRESET => RESET,
      ARESET => ARESET
    );
  Hot_rom : hot_bb_igm
    port map (
      CLK => CLK,
      DATA(15) => hot_bb_data(15),
      DATA(14) => hot_bb_data(14),
      DATA(13) => hot_bb_data(13),
      DATA(12) => hot_bb_data(12),
      DATA(11) => hot_bb_data(11),
      DATA(10) => hot_bb_data(10),
      DATA(9) => hot_bb_data(9),
      DATA(8) => hot_bb_data(8),
      DATA(7) => hot_bb_data(7),
      DATA(6) => hot_bb_data(6),
      DATA(5) => hot_bb_data(5),
      DATA(4) => hot_bb_data(4),
      DATA(3) => hot_bb_data(3),
      DATA(2) => hot_bb_data(2),
      DATA(1) => hot_bb_data(1),
      DATA(0) => hot_bb_data(0),
      INDEX(9) => igm_index(9),
      INDEX(8) => igm_index(8),
      INDEX(7) => igm_index(7),
      INDEX(6) => igm_index(6),
      INDEX(5) => igm_index(5),
      INDEX(4) => igm_index(4),
      INDEX(3) => igm_index(3),
      INDEX(2) => igm_index(2),
      INDEX(1) => igm_index(1),
      INDEX(0) => igm_index(0)
    );
  Cold_rom : cold_bb_igm
    port map (
      CLK => CLK,
      DATA(15) => cold_bb_data(15),
      DATA(14) => cold_bb_data(14),
      DATA(13) => cold_bb_data(13),
      DATA(12) => cold_bb_data(12),
      DATA(11) => cold_bb_data(11),
      DATA(10) => cold_bb_data(10),
      DATA(9) => cold_bb_data(9),
      DATA(8) => cold_bb_data(8),
      DATA(7) => cold_bb_data(7),
      DATA(6) => cold_bb_data(6),
      DATA(5) => cold_bb_data(5),
      DATA(4) => cold_bb_data(4),
      DATA(3) => cold_bb_data(3),
      DATA(2) => cold_bb_data(2),
      DATA(1) => cold_bb_data(1),
      DATA(0) => cold_bb_data(0),
      INDEX(9) => igm_index(9),
      INDEX(8) => igm_index(8),
      INDEX(7) => igm_index(7),
      INDEX(6) => igm_index(6),
      INDEX(5) => igm_index(5),
      INDEX(4) => igm_index(4),
      INDEX(3) => igm_index(3),
      INDEX(2) => igm_index(2),
      INDEX(1) => igm_index(1),
      INDEX(0) => igm_index(0)
    );
  Scene_rom : scene_igm
    port map (
      CLK => CLK,
      DATA(15) => scene_data(15),
      DATA(14) => scene_data(14),
      DATA(13) => scene_data(13),
      DATA(12) => scene_data(12),
      DATA(11) => scene_data(11),
      DATA(10) => scene_data(10),
      DATA(9) => scene_data(9),
      DATA(8) => scene_data(8),
      DATA(7) => scene_data(7),
      DATA(6) => scene_data(6),
      DATA(5) => scene_data(5),
      DATA(4) => scene_data(4),
      DATA(3) => scene_data(3),
      DATA(2) => scene_data(2),
      DATA(1) => scene_data(1),
      DATA(0) => scene_data(0),
      INDEX(9) => igm_index(9),
      INDEX(8) => igm_index(8),
      INDEX(7) => igm_index(7),
      INDEX(6) => igm_index(6),
      INDEX(5) => igm_index(5),
      INDEX(4) => igm_index(4),
      INDEX(3) => igm_index(3),
      INDEX(2) => igm_index(2),
      INDEX(1) => igm_index(1),
      INDEX(0) => igm_index(0)
    );
  TX_MOSI_DVAL_or00001 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => RESET,
      I1 => PG_CONFIG_Trig,
      O => TX_MOSI_DVAL_or0000
    );
  img_cnt_mux0002_17_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(2),
      O => img_cnt_mux0002(17)
    );
  img_cnt_mux0002_16_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(3),
      O => img_cnt_mux0002(16)
    );
  img_cnt_mux0002_15_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(4),
      O => img_cnt_mux0002(15)
    );
  img_cnt_mux0002_14_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(5),
      O => img_cnt_mux0002(14)
    );
  img_cnt_mux0002_13_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(6),
      O => img_cnt_mux0002(13)
    );
  img_cnt_mux0002_12_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(7),
      O => img_cnt_mux0002(12)
    );
  img_cnt_mux0002_11_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(8),
      O => img_cnt_mux0002(11)
    );
  img_cnt_mux0002_10_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(9),
      O => img_cnt_mux0002(10)
    );
  img_cnt_mux0002_9_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(10),
      O => img_cnt_mux0002(9)
    );
  img_cnt_mux0002_8_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(11),
      O => img_cnt_mux0002(8)
    );
  img_cnt_mux0002_7_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(12),
      O => img_cnt_mux0002(7)
    );
  img_cnt_mux0002_6_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(13),
      O => img_cnt_mux0002(6)
    );
  img_cnt_mux0002_5_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(14),
      O => img_cnt_mux0002(5)
    );
  img_cnt_mux0002_4_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(15),
      O => img_cnt_mux0002(4)
    );
  img_cnt_mux0002_3_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(16),
      O => img_cnt_mux0002(3)
    );
  img_cnt_mux0002_2_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(17),
      O => img_cnt_mux0002(2)
    );
  img_cnt_mux0002_1_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(18),
      O => img_cnt_mux0002(1)
    );
  img_cnt_mux0002_0_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(19),
      O => img_cnt_mux0002(0)
    );
  igm_index_mux0000_0_1 : LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => igm_index(0),
      I1 => N141,
      I2 => N45,
      I3 => PG_CONFIG_ROM_INIT_INDEX(0),
      O => igm_index_mux0000(0)
    );
  igm_index_mux0000_8_Q : LUT4
    generic map(
      INIT => X"EBAA"
    )
    port map (
      I0 => N26,
      I1 => N69,
      I2 => igm_index(8),
      I3 => N141,
      O => igm_index_mux0000(8)
    );
  igm_index_mux0000_6_Q : LUT4
    generic map(
      INIT => X"EBAA"
    )
    port map (
      I0 => N281,
      I1 => N310,
      I2 => igm_index(6),
      I3 => N141,
      O => igm_index_mux0000(6)
    );
  igm_index_mux0000_4_Q : LUT4
    generic map(
      INIT => X"EBAA"
    )
    port map (
      I0 => N301,
      I1 => N81,
      I2 => igm_index(4),
      I3 => N141,
      O => igm_index_mux0000(4)
    );
  igm_index_mux0000_1_SW0 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => igm_index(0),
      I1 => igm_index(1),
      O => N321
    );
  igm_index_mux0000_1_Q : LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => N321,
      I1 => N141,
      I2 => N45,
      I3 => PG_CONFIG_ROM_INIT_INDEX(1),
      O => igm_index_mux0000(1)
    );
  igm_index_mux0000_2_SW0 : LUT3
    generic map(
      INIT => X"95"
    )
    port map (
      I0 => igm_index(2),
      I1 => igm_index(0),
      I2 => igm_index(1),
      O => N401
    );
  igm_index_mux0000_2_Q : LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => N401,
      I1 => N141,
      I2 => N45,
      I3 => PG_CONFIG_ROM_INIT_INDEX(2),
      O => igm_index_mux0000(2)
    );
  igm_index_mux0000_3_SW0 : LUT4
    generic map(
      INIT => X"9555"
    )
    port map (
      I0 => igm_index(3),
      I1 => igm_index(0),
      I2 => igm_index(2),
      I3 => igm_index(1),
      O => N421
    );
  igm_index_mux0000_3_Q : LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => N421,
      I1 => N141,
      I2 => N45,
      I3 => PG_CONFIG_ROM_INIT_INDEX(3),
      O => igm_index_mux0000(3)
    );
  TX_MOSI_DATA_0_21 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => PG_CONFIG_DiagMode(0),
      I1 => PG_CONFIG_DiagMode(3),
      I2 => PG_CONFIG_DiagMode(1),
      I3 => PG_CONFIG_DiagMode(2),
      O => N111
    );
  igm_index_not000231 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => TX_MISO_BUSY,
      O => z_cnt_not0001
    );
  Madd_igm_index_addsub0000_xor_6_111 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => igm_index(5),
      I1 => igm_index(4),
      I2 => N123,
      O => N310
    );
  igm_index_not000232 : LUT4
    generic map(
      INIT => X"FBAA"
    )
    port map (
      I0 => TX_MOSI_DVAL_or0000,
      I1 => Mcompar_igm_index_cmp_ne0001_cy(11),
      I2 => igm_index_not0002_map5,
      I3 => z_cnt_not0001,
      O => igm_index_not0002
    );
  TX_MOSI_DATA_0_31 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => PG_CONFIG_DiagMode(0),
      I1 => PG_CONFIG_DiagMode(3),
      I2 => PG_CONFIG_DiagMode(1),
      I3 => PG_CONFIG_DiagMode(2),
      O => N131
    );
  TX_MOSI_DATA_0_11 : LUT4
    generic map(
      INIT => X"BFFD"
    )
    port map (
      I0 => PG_CONFIG_DiagMode(3),
      I1 => PG_CONFIG_DiagMode(1),
      I2 => PG_CONFIG_DiagMode(2),
      I3 => PG_CONFIG_DiagMode(0),
      O => N0
    );
  TX_MOSI_DATA_25_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => scene_data(9),
      I1 => N0,
      I2 => N82,
      O => NlwRenamedSignal_TX_MOSI_DATA(9)
    );
  TX_MOSI_DATA_24_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => scene_data(8),
      I1 => N0,
      I2 => N84,
      O => NlwRenamedSignal_TX_MOSI_DATA(8)
    );
  TX_MOSI_DATA_23_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => scene_data(7),
      I1 => N0,
      I2 => N86,
      O => NlwRenamedSignal_TX_MOSI_DATA(7)
    );
  TX_MOSI_DATA_22_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => scene_data(6),
      I1 => N0,
      I2 => N88,
      O => NlwRenamedSignal_TX_MOSI_DATA(6)
    );
  TX_MOSI_DATA_21_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => scene_data(5),
      I1 => N0,
      I2 => N90,
      O => NlwRenamedSignal_TX_MOSI_DATA(5)
    );
  TX_MOSI_DATA_20_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => scene_data(4),
      I1 => N0,
      I2 => N92,
      O => NlwRenamedSignal_TX_MOSI_DATA(4)
    );
  TX_MOSI_DATA_19_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => scene_data(3),
      I1 => N0,
      I2 => N94,
      O => NlwRenamedSignal_TX_MOSI_DATA(3)
    );
  TX_MOSI_DATA_18_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => scene_data(2),
      I1 => N0,
      I2 => N96,
      O => NlwRenamedSignal_TX_MOSI_DATA(2)
    );
  TX_MOSI_DATA_17_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => scene_data(1),
      I1 => N0,
      I2 => N98,
      O => NlwRenamedSignal_TX_MOSI_DATA(1)
    );
  TX_MOSI_DATA_14_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => scene_data(14),
      I1 => N0,
      I2 => N100,
      O => NlwRenamedSignal_TX_MOSI_DATA(14)
    );
  TX_MOSI_DATA_13_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => scene_data(13),
      I1 => N0,
      I2 => N102,
      O => NlwRenamedSignal_TX_MOSI_DATA(13)
    );
  TX_MOSI_DATA_12_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => scene_data(12),
      I1 => N0,
      I2 => N104,
      O => NlwRenamedSignal_TX_MOSI_DATA(12)
    );
  TX_MOSI_DATA_11_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => scene_data(11),
      I1 => N0,
      I2 => N106,
      O => NlwRenamedSignal_TX_MOSI_DATA(11)
    );
  TX_MOSI_DATA_10_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => scene_data(10),
      I1 => N0,
      I2 => N108,
      O => NlwRenamedSignal_TX_MOSI_DATA(10)
    );
  TX_MOSI_DATA_0_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => scene_data(0),
      I1 => N0,
      I2 => N110,
      O => NlwRenamedSignal_TX_MOSI_DATA(0)
    );
  TX_MOSI_DATA_15_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => scene_data(15),
      I1 => N0,
      I2 => N112,
      O => NlwRenamedSignal_TX_MOSI_DATA(15)
    );
  z_cnt_and0000_inv1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => z_cnt_and0000_inv
    );
  Madd_img_cnt_addsub0000_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(2),
      O => Madd_img_cnt_addsub0000_cy_2_rt_18
    );
  Madd_img_cnt_addsub0000_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(3),
      O => Madd_img_cnt_addsub0000_cy_3_rt_19
    );
  Madd_img_cnt_addsub0000_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(4),
      O => Madd_img_cnt_addsub0000_cy_4_rt_20
    );
  Madd_img_cnt_addsub0000_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(5),
      O => Madd_img_cnt_addsub0000_cy_5_rt_21
    );
  Madd_img_cnt_addsub0000_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(6),
      O => Madd_img_cnt_addsub0000_cy_6_rt_22
    );
  Madd_img_cnt_addsub0000_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(7),
      O => Madd_img_cnt_addsub0000_cy_7_rt_23
    );
  Madd_img_cnt_addsub0000_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(8),
      O => Madd_img_cnt_addsub0000_cy_8_rt_24
    );
  Madd_img_cnt_addsub0000_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(9),
      O => Madd_img_cnt_addsub0000_cy_9_rt_25
    );
  Madd_img_cnt_addsub0000_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(10),
      O => Madd_img_cnt_addsub0000_cy_10_rt_26
    );
  Madd_img_cnt_addsub0000_cy_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(11),
      O => Madd_img_cnt_addsub0000_cy_11_rt_27
    );
  Madd_img_cnt_addsub0000_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(12),
      O => Madd_img_cnt_addsub0000_cy_12_rt_28
    );
  Madd_img_cnt_addsub0000_cy_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(13),
      O => Madd_img_cnt_addsub0000_cy_13_rt_29
    );
  Madd_img_cnt_addsub0000_cy_14_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(14),
      O => Madd_img_cnt_addsub0000_cy_14_rt_30
    );
  Madd_img_cnt_addsub0000_cy_15_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(15),
      O => Madd_img_cnt_addsub0000_cy_15_rt_31
    );
  Madd_img_cnt_addsub0000_cy_16_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(16),
      O => Madd_img_cnt_addsub0000_cy_16_rt_32
    );
  Madd_img_cnt_addsub0000_cy_17_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(17),
      O => Madd_img_cnt_addsub0000_cy_17_rt_33
    );
  Madd_img_cnt_addsub0000_cy_18_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(18),
      O => Madd_img_cnt_addsub0000_cy_18_rt_34
    );
  Madd_img_cnt_addsub0000_xor_19_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(19),
      O => Madd_img_cnt_addsub0000_xor_19_rt_35
    );
  Mcompar_igm_index_cmp_ne0000_lut_1_Q : LUT3
    generic map(
      INIT => X"41"
    )
    port map (
      I0 => PG_CONFIG_IMGSIZE(1),
      I1 => img_cnt(1),
      I2 => PG_CONFIG_IMGSIZE(2),
      O => N47
    );
  igm_index_mux0000_5_SW2 : LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => igm_index(5),
      I1 => N81,
      I2 => igm_index(4),
      O => N116
    );
  igm_index_mux0000_5_Q : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N45,
      I1 => PG_CONFIG_ROM_INIT_INDEX(5),
      I2 => N141,
      I3 => N116,
      O => igm_index_mux0000(5)
    );
  igm_index_mux0000_7_SW2 : LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => igm_index(7),
      I1 => N310,
      I2 => igm_index(6),
      O => N118
    );
  igm_index_mux0000_7_Q : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N45,
      I1 => PG_CONFIG_ROM_INIT_INDEX(7),
      I2 => N141,
      I3 => N118,
      O => igm_index_mux0000(7)
    );
  igm_index_mux0000_9_SW2 : LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => igm_index(9),
      I1 => N69,
      I2 => igm_index(8),
      O => N120
    );
  igm_index_mux0000_9_Q : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N45,
      I1 => PG_CONFIG_ROM_INIT_INDEX(9),
      I2 => N141,
      I3 => N120,
      O => igm_index_mux0000(9)
    );
  Mcount_z_cnt_lut_1_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(1),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => N3
    );
  Mcount_z_cnt_lut_2_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(2),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => N4
    );
  igm_index_mux0000_9_31 : LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => PG_CONFIG_Trig,
      I1 => RESET,
      I2 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I3 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => N141
    );
  Mcount_z_cnt_lut_0_Q : LUT3
    generic map(
      INIT => X"F1"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => Mcompar_igm_index_cmp_ne0001_cy(11),
      I2 => z_cnt(0),
      O => N2
    );
  img_cnt_mux0002_18_1 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => img_cnt(1),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      O => img_cnt_mux0002(18)
    );
  igm_index_not000210 : LUT4
    generic map(
      INIT => X"CC4C"
    )
    port map (
      I0 => igm_index(8),
      I1 => Mcompar_igm_index_cmp_lt0000_cy(15),
      I2 => igm_index(9),
      I3 => N122,
      O => igm_index_not0002_map5
    );
  Mcount_z_cnt_lut_3_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(3),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => N5
    );
  Mcount_z_cnt_lut_4_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(4),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => N6
    );
  Mcount_z_cnt_lut_5_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(5),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => N7
    );
  Mcount_z_cnt_lut_6_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(6),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => N8
    );
  Mcount_z_cnt_lut_7_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(7),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => N9
    );
  Mcount_z_cnt_lut_8_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(8),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => N10
    );
  Mcount_z_cnt_lut_9_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(9),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => N11
    );
  Mcount_z_cnt_lut_10_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(10),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => N12
    );
  Mcount_z_cnt_lut_11_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(11),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => N13
    );
  Mcount_z_cnt_lut_12_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(12),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => N14
    );
  Mcount_z_cnt_lut_13_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(13),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => N15
    );
  Mcount_z_cnt_lut_14_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(14),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => N16
    );
  Mcount_z_cnt_lut_15_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(15),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => N17
    );
  Mcount_z_cnt_lut_16_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(16),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => N18
    );
  Mcount_z_cnt_lut_17_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(17),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => N19
    );
  Mcount_z_cnt_lut_18_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(18),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => N20
    );
  Mcount_z_cnt_lut_19_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(19),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => N21
    );
  Mcount_z_cnt_lut_20_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(20),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => N22
    );
  Mcount_z_cnt_lut_21_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(21),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => N23
    );
  Mcount_z_cnt_lut_22_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(22),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => N24
    );
  Mcount_z_cnt_lut_23_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(23),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => N25
    );
  igm_index_mux0000_8_SW0 : LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      I0 => PG_CONFIG_ROM_INIT_INDEX(8),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      I3 => TX_MOSI_DVAL_or0000,
      O => N26
    );
  igm_index_mux0000_6_SW0 : LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      I0 => PG_CONFIG_ROM_INIT_INDEX(6),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      I3 => TX_MOSI_DVAL_or0000,
      O => N281
    );
  igm_index_mux0000_4_SW0 : LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      I0 => PG_CONFIG_ROM_INIT_INDEX(4),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      I3 => TX_MOSI_DVAL_or0000,
      O => N301
    );
  igm_index_mux0000_9_11 : LUT4
    generic map(
      INIT => X"FFAB"
    )
    port map (
      I0 => RESET,
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      I3 => PG_CONFIG_Trig,
      O => N45
    );
  Madd_img_cnt_addsub0000_lut_1_INV_0 : INV
    port map (
      I => img_cnt(1),
      O => N28
    );
  Mcompar_igm_index_cmp_ne0000_lut_0_INV_0 : INV
    port map (
      I => img_cnt(19),
      O => N46
    );
  TX_MOSI_EOF_mux00021_INV_0 : INV
    port map (
      I => Mcompar_igm_index_cmp_ne0000_cy(10),
      O => TX_MOSI_EOF_mux0002
    );
  TX_MOSI_SOF_or0000_inv1_INV_0 : INV
    port map (
      I => TX_MISO_BUSY,
      O => TX_MISO_BUSY_inv
    );
  igm_index_mux0000_8_11 : LUT3_D
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => igm_index(6),
      I1 => igm_index(7),
      I2 => N310,
      LO => N122,
      O => N69
    );
  igm_index_mux0000_4_11 : LUT4_D
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => igm_index(1),
      I1 => igm_index(2),
      I2 => igm_index(0),
      I3 => igm_index(3),
      LO => N123,
      O => N81
    );
  TX_MOSI_DATA_25_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => hot_bb_data(9),
      I1 => cold_bb_data(9),
      I2 => N111,
      I3 => N131,
      LO => N82
    );
  TX_MOSI_DATA_24_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => hot_bb_data(8),
      I1 => cold_bb_data(8),
      I2 => N111,
      I3 => N131,
      LO => N84
    );
  TX_MOSI_DATA_23_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => hot_bb_data(7),
      I1 => cold_bb_data(7),
      I2 => N111,
      I3 => N131,
      LO => N86
    );
  TX_MOSI_DATA_22_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => hot_bb_data(6),
      I1 => cold_bb_data(6),
      I2 => N111,
      I3 => N131,
      LO => N88
    );
  TX_MOSI_DATA_21_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => hot_bb_data(5),
      I1 => cold_bb_data(5),
      I2 => N111,
      I3 => N131,
      LO => N90
    );
  TX_MOSI_DATA_20_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => hot_bb_data(4),
      I1 => cold_bb_data(4),
      I2 => N111,
      I3 => N131,
      LO => N92
    );
  TX_MOSI_DATA_19_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => hot_bb_data(3),
      I1 => cold_bb_data(3),
      I2 => N111,
      I3 => N131,
      LO => N94
    );
  TX_MOSI_DATA_18_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => hot_bb_data(2),
      I1 => cold_bb_data(2),
      I2 => N111,
      I3 => N131,
      LO => N96
    );
  TX_MOSI_DATA_17_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => hot_bb_data(1),
      I1 => cold_bb_data(1),
      I2 => N111,
      I3 => N131,
      LO => N98
    );
  TX_MOSI_DATA_14_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => hot_bb_data(14),
      I1 => cold_bb_data(14),
      I2 => N111,
      I3 => N131,
      LO => N100
    );
  TX_MOSI_DATA_13_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => hot_bb_data(13),
      I1 => cold_bb_data(13),
      I2 => N111,
      I3 => N131,
      LO => N102
    );
  TX_MOSI_DATA_12_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => hot_bb_data(12),
      I1 => cold_bb_data(12),
      I2 => N111,
      I3 => N131,
      LO => N104
    );
  TX_MOSI_DATA_11_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => hot_bb_data(11),
      I1 => cold_bb_data(11),
      I2 => N111,
      I3 => N131,
      LO => N106
    );
  TX_MOSI_DATA_10_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => hot_bb_data(10),
      I1 => cold_bb_data(10),
      I2 => N111,
      I3 => N131,
      LO => N108
    );
  TX_MOSI_DATA_0_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => hot_bb_data(0),
      I1 => cold_bb_data(0),
      I2 => N111,
      I3 => N131,
      LO => N110
    );
  TX_MOSI_DATA_15_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => hot_bb_data(15),
      I1 => cold_bb_data(15),
      I2 => N111,
      I3 => N131,
      LO => N112
    );

end STRUCTURE;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;
-- Library elements added by std2rec from file D:\Telops\Common_HDL\Common_Projects\CAMEL\Pattern_gen\Active-hdl\compile\PatGen_32_WB.vhd
library IEEE;
use IEEE.std_logic_1164.all;
library Common_HDL; 
use Common_HDL.Telops.all;
library work;
use work.DPB_define.all;
use work.CAMEL_define.all;

entity pattern_gen_32 is
  port (
    TX_LL_MOSI_SUPPORT_BUSY : out STD_LOGIC; 
    CLK : in STD_LOGIC := 'X'; 
    TX_LL_MOSI_EOF : out STD_LOGIC; 
    RX_LL_MOSI_SOF : in STD_LOGIC := 'X'; 
    TX_LL_MISO_BUSY : in STD_LOGIC := 'X'; 
    RX_LL_MOSI_EOF : in STD_LOGIC := 'X'; 
    RX_LL_MOSI_DVAL : in STD_LOGIC := 'X'; 
    RX_LL_MISO_AFULL : out STD_LOGIC; 
    TX_LL_MISO_AFULL : in STD_LOGIC := 'X'; 
    USE_EXTERNAL_INPUT : in STD_LOGIC := 'X'; 
    DONE : out STD_LOGIC; 
    ARESET : in STD_LOGIC := 'X'; 
    PG_CTRL_Trig : in STD_LOGIC := 'X'; 
    TX_LL_MOSI_DVAL : out STD_LOGIC; 
    RX_LL_MOSI_SUPPORT_BUSY : in STD_LOGIC := 'X'; 
    RX_LL_MISO_BUSY : out STD_LOGIC; 
    TX_LL_MOSI_SOF : out STD_LOGIC; 
    ODD_EVENn : in STD_LOGIC := 'X'; 
    TX_LL_MOSI_DREM : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    TX_LL_MOSI_DATA : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    RX_LL_MOSI_DATA : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    CLINK_CONF_CLinkMode : in STD_LOGIC_VECTOR ( 4 downto 0 ); 
    PG_CTRL_XSize : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
    CLINK_CONF_FValSize : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    CLINK_CONF_Valid : in STD_LOGIC_VECTOR ( 0 downto 0 ); 
    CLINK_CONF_HeaderSize : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    PG_CTRL_PayloadSize : in STD_LOGIC_VECTOR ( 23 downto 0 ); 
    CLINK_CONF_LValPause : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    PG_CTRL_FrameType : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    PG_CTRL_YSize : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
    PG_CTRL_ImagePause : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    CLINK_CONF_FramesPerCube : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    PG_CTRL_ZSize : in STD_LOGIC_VECTOR ( 23 downto 0 ); 
    PG_CTRL_IMGSIZE : in STD_LOGIC_VECTOR ( 19 downto 0 ); 
    PG_CTRL_ROM_Z_START : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    PG_CTRL_DiagSize : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    CLINK_CONF_HeaderVersion : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
    PG_CTRL_TagSize : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    CLINK_CONF_LValSize : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    PG_CTRL_ROM_INIT_INDEX : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    RX_LL_MOSI_DREM : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
    DP_CONF_ARRAY32 : in STD_LOGIC_VECTOR2 ( 18 downto 1 , 31 downto 0 ); 
    PG_CTRL_DiagMode : in STD_LOGIC_VECTOR ( 3 downto 0 ) 
  );
end pattern_gen_32;

architecture STRUCTURE of pattern_gen_32 is
  signal NlwRenamedSig_OI_DONE : STD_LOGIC; 
  signal Acq_Number_or0001 : STD_LOGIC; 
  signal control_eof_34_mux0000 : STD_LOGIC; 
  signal control_eof_29_mux0000 : STD_LOGIC; 
  signal control_sof_41 : STD_LOGIC; 
  signal Diag_State_cmp_eq0015 : STD_LOGIC; 
  signal Diag_State_cmp_eq0016 : STD_LOGIC; 
  signal Diag_State_cmp_eq0019 : STD_LOGIC; 
  signal data_frame_dat_6_mux0003 : STD_LOGIC; 
  signal control_eof_23_mux0000 : STD_LOGIC; 
  signal control_eof_18_mux0000 : STD_LOGIC; 
  signal data_frame_dat_24_mux0001 : STD_LOGIC; 
  signal data_frame_dat_19_mux0003 : STD_LOGIC; 
  signal control_eof_4_mux0000 : STD_LOGIC; 
  signal data_frame_dat_0_mux0003 : STD_LOGIC; 
  signal pg_ctrl_i_Trig_42 : STD_LOGIC; 
  signal data_frame_sof_43 : STD_LOGIC; 
  signal control_eof_12_mux0000 : STD_LOGIC; 
  signal data_frame_dat_13_mux0002 : STD_LOGIC; 
  signal config_eof_17_mux0000 : STD_LOGIC; 
  signal data_frame_dval_mux0006 : STD_LOGIC; 
  signal config_frame_dat_and0000 : STD_LOGIC; 
  signal control_eof_46_mux0000 : STD_LOGIC; 
  signal ctrl_fip_not0001 : STD_LOGIC; 
  signal config_eof_4_mux0000 : STD_LOGIC; 
  signal config_eof_11_mux0000 : STD_LOGIC; 
  signal bip0_not0001 : STD_LOGIC; 
  signal control_eof_40_mux0000 : STD_LOGIC; 
  signal control_eof_35_mux0000 : STD_LOGIC; 
  signal TX_LL_MOSI_DVAL_mux0002_44 : STD_LOGIC; 
  signal data_frame_dat_7_mux0003 : STD_LOGIC; 
  signal data_frame_eof_not0001 : STD_LOGIC; 
  signal diag_cnt_or0000_45 : STD_LOGIC; 
  signal diag_cnt_or0001 : STD_LOGIC; 
  signal data_fip_mux0000 : STD_LOGIC; 
  signal control_eof_24_mux0000 : STD_LOGIC; 
  signal control_eof_19_mux0000 : STD_LOGIC; 
  signal data_frame_dat_30_mux0001 : STD_LOGIC; 
  signal data_frame_dat_25_mux0001 : STD_LOGIC; 
  signal XCnt_L_not0002_46 : STD_LOGIC; 
  signal done_v_not0001 : STD_LOGIC; 
  signal control_eof_5_mux0000 : STD_LOGIC; 
  signal data_frame_dat_1_mux0003 : STD_LOGIC; 
  signal conf_fip_not0001 : STD_LOGIC; 
  signal control_eof_13_mux0000 : STD_LOGIC; 
  signal data_frame_dat_14_mux0002 : STD_LOGIC; 
  signal data_array0_1_and0000 : STD_LOGIC; 
  signal control_eof_47_mux0000 : STD_LOGIC; 
  signal ZCnt_L_not0002 : STD_LOGIC; 
  signal config_eof_5_mux0000 : STD_LOGIC; 
  signal ZCnt_not0002 : STD_LOGIC; 
  signal config_eof_12_mux0000 : STD_LOGIC; 
  signal control_eof_41_mux0000 : STD_LOGIC; 
  signal control_eof_36_mux0000 : STD_LOGIC; 
  signal image_pause_cnt_not0002 : STD_LOGIC; 
  signal data_frame_dat_8_mux0002 : STD_LOGIC; 
  signal control_eof_30_mux0000 : STD_LOGIC; 
  signal control_eof_25_mux0000 : STD_LOGIC; 
  signal data_frame_dat_31_mux0001 : STD_LOGIC; 
  signal data_frame_dat_26_mux0001 : STD_LOGIC; 
  signal YCnt_not0002 : STD_LOGIC; 
  signal data_frame_dval_47 : STD_LOGIC; 
  signal control_eof_6_mux0000 : STD_LOGIC; 
  signal data_frame_dat_2_mux0003 : STD_LOGIC; 
  signal data_array0_10_and0000 : STD_LOGIC; 
  signal data_frame_dat_0_or0004 : STD_LOGIC; 
  signal pg_ctrl_i_Trig_or0000_48 : STD_LOGIC; 
  signal data_frame_dat_0_or0005 : STD_LOGIC; 
  signal control_eof_14_mux0000 : STD_LOGIC; 
  signal data_frame_dat_15_mux0002 : STD_LOGIC; 
  signal data_frame_dat_20_mux0003 : STD_LOGIC; 
  signal control_sof_mux0000 : STD_LOGIC; 
  signal data_frame_dat_0_not0001 : STD_LOGIC; 
  signal control_eof_48_mux0000 : STD_LOGIC; 
  signal XCnt_not0002 : STD_LOGIC; 
  signal control_eof_12_not0001 : STD_LOGIC; 
  signal config_eof_6_mux0000 : STD_LOGIC; 
  signal TX_LL_MOSI_SOF_mux0001_49 : STD_LOGIC; 
  signal data_frame_dat_0_cmp_eq0003 : STD_LOGIC; 
  signal config_eof_13_mux0000 : STD_LOGIC; 
  signal control_eof_42_mux0000 : STD_LOGIC; 
  signal control_eof_37_mux0000 : STD_LOGIC; 
  signal dummy_configs_mux0001 : STD_LOGIC; 
  signal config_eof_11_not0001 : STD_LOGIC; 
  signal data_frame_dat_9_mux0002 : STD_LOGIC; 
  signal done_v_50 : STD_LOGIC; 
  signal DONE_and0000 : STD_LOGIC; 
  signal config_sof_51 : STD_LOGIC; 
  signal control_eof_31_mux0000 : STD_LOGIC; 
  signal control_eof_26_mux0000 : STD_LOGIC; 
  signal data_frame_dat_27_mux0001 : STD_LOGIC; 
  signal control_eof_7_mux0000 : STD_LOGIC; 
  signal data_frame_dat_3_mux0003 : STD_LOGIC; 
  signal dummy_configs_52 : STD_LOGIC; 
  signal data_fip_not0001 : STD_LOGIC; 
  signal control_eof_20_mux0000 : STD_LOGIC; 
  signal control_eof_15_mux0000 : STD_LOGIC; 
  signal data_frame_dat_21_mux0003 : STD_LOGIC; 
  signal data_frame_dat_16_mux0003 : STD_LOGIC; 
  signal control_eof_1_mux0000 : STD_LOGIC; 
  signal control_eof_49_mux0000 : STD_LOGIC; 
  signal config_eof_7_mux0000 : STD_LOGIC; 
  signal data_frame_dat_10_mux0000 : STD_LOGIC; 
  signal data_frame_dat_10_mux0002 : STD_LOGIC; 
  signal config_eof_14_mux0000 : STD_LOGIC; 
  signal config_frame_sof_mux0000 : STD_LOGIC; 
  signal control_eof_43_mux0000 : STD_LOGIC; 
  signal control_eof_38_mux0000 : STD_LOGIC; 
  signal done_v_or0010 : STD_LOGIC; 
  signal config_eof_1_mux0000 : STD_LOGIC; 
  signal TX_LL_MOSI_EOF_mux0001_53 : STD_LOGIC; 
  signal control_eof_32_mux0000 : STD_LOGIC; 
  signal control_eof_27_mux0000 : STD_LOGIC; 
  signal data_frame_dat_28_mux0001 : STD_LOGIC; 
  signal control_eof_8_mux0000 : STD_LOGIC; 
  signal data_frame_dat_4_mux0003 : STD_LOGIC; 
  signal data_array0_12_and0000 : STD_LOGIC; 
  signal control_eof_21_mux0000 : STD_LOGIC; 
  signal control_eof_16_mux0000 : STD_LOGIC; 
  signal data_frame_dat_22_mux0003 : STD_LOGIC; 
  signal data_frame_dat_17_mux0003 : STD_LOGIC; 
  signal data_fip_54 : STD_LOGIC; 
  signal control_eof_2_mux0000 : STD_LOGIC; 
  signal TagCnt_L_not0002_55 : STD_LOGIC; 
  signal conf_fip_56 : STD_LOGIC; 
  signal config_eof_8_mux0000 : STD_LOGIC; 
  signal ctrl_fip_mux0000 : STD_LOGIC; 
  signal control_eof_10_mux0000 : STD_LOGIC; 
  signal data_frame_dat_11_mux0002 : STD_LOGIC; 
  signal config_eof_15_mux0000 : STD_LOGIC; 
  signal bip0_mux0000_57 : STD_LOGIC; 
  signal control_eof_44_mux0000 : STD_LOGIC; 
  signal control_eof_39_mux0000 : STD_LOGIC; 
  signal bip0_58 : STD_LOGIC; 
  signal config_eof_2_mux0000 : STD_LOGIC; 
  signal use_ext_input : STD_LOGIC; 
  signal data_frame_eof_mux0001 : STD_LOGIC; 
  signal dummy_configs_not0001 : STD_LOGIC; 
  signal control_eof_33_mux0000 : STD_LOGIC; 
  signal control_eof_28_mux0000 : STD_LOGIC; 
  signal data_frame_dat_29_mux0001 : STD_LOGIC; 
  signal data_frame_eof_59 : STD_LOGIC; 
  signal data_frame_drem_not0002 : STD_LOGIC; 
  signal control_eof_9_mux0000_60 : STD_LOGIC; 
  signal done_v_mux0000 : STD_LOGIC; 
  signal data_frame_dat_5_mux0003 : STD_LOGIC; 
  signal conf_fip_mux0000 : STD_LOGIC; 
  signal control_eof_22_mux0000 : STD_LOGIC; 
  signal control_eof_17_mux0000 : STD_LOGIC; 
  signal data_frame_dat_23_mux0003 : STD_LOGIC; 
  signal data_frame_dat_18_mux0003 : STD_LOGIC; 
  signal TagCnt_not0002 : STD_LOGIC; 
  signal control_eof_3_mux0000 : STD_LOGIC; 
  signal ctrl_fip_61 : STD_LOGIC; 
  signal config_eof_9_mux0000 : STD_LOGIC; 
  signal control_eof_11_mux0000 : STD_LOGIC; 
  signal data_frame_dat_12_mux0000 : STD_LOGIC; 
  signal data_frame_dat_12_mux0002 : STD_LOGIC; 
  signal config_eof_16_mux0000 : STD_LOGIC; 
  signal data_array_1_and0000 : STD_LOGIC; 
  signal control_eof_50_mux0000 : STD_LOGIC; 
  signal control_eof_45_mux0000 : STD_LOGIC; 
  signal config_eof_3_mux0000 : STD_LOGIC; 
  signal config_eof_10_mux0000_62 : STD_LOGIC; 
  signal YCnt_add0000_9_Q : STD_LOGIC; 
  signal YCnt_add0000_8_Q : STD_LOGIC; 
  signal YCnt_add0000_7_Q : STD_LOGIC; 
  signal YCnt_add0000_6_Q : STD_LOGIC; 
  signal YCnt_add0000_4_Q : STD_LOGIC; 
  signal YCnt_add0000_3_Q : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_23_63 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_22_64 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_21_65 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_20_66 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_19_67 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_18_68 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_17_69 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_16_70 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_15_71 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_14_72 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_13_73 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_12_74 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_11_75 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_10_76 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_9_77 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_8_78 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_7_79 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_6_80 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_5_81 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_4_82 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_3_83 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_2_84 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_1_85 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_0_86 : STD_LOGIC; 
  signal data_array0_13_29_87 : STD_LOGIC; 
  signal data_array0_13_28_88 : STD_LOGIC; 
  signal data_array0_13_24_89 : STD_LOGIC; 
  signal data_array0_13_23_90 : STD_LOGIC; 
  signal data_array0_13_22_91 : STD_LOGIC; 
  signal data_array0_13_21_92 : STD_LOGIC; 
  signal data_array0_13_20_93 : STD_LOGIC; 
  signal data_array0_13_19_94 : STD_LOGIC; 
  signal data_array0_13_18_95 : STD_LOGIC; 
  signal data_array0_13_17_96 : STD_LOGIC; 
  signal data_array0_13_16_97 : STD_LOGIC; 
  signal data_array0_13_15_98 : STD_LOGIC; 
  signal data_array0_13_14_99 : STD_LOGIC; 
  signal data_array0_13_13_100 : STD_LOGIC; 
  signal data_array0_13_12_101 : STD_LOGIC; 
  signal data_array0_13_11_102 : STD_LOGIC; 
  signal data_array0_13_10_103 : STD_LOGIC; 
  signal data_array0_13_9_104 : STD_LOGIC; 
  signal data_array0_13_8_105 : STD_LOGIC; 
  signal data_array0_13_7_106 : STD_LOGIC; 
  signal data_array0_13_6_107 : STD_LOGIC; 
  signal data_array0_13_5_108 : STD_LOGIC; 
  signal data_array0_13_4_109 : STD_LOGIC; 
  signal data_array0_13_3_110 : STD_LOGIC; 
  signal data_array0_13_2_111 : STD_LOGIC; 
  signal data_array0_13_1_112 : STD_LOGIC; 
  signal data_array0_13_0_113 : STD_LOGIC; 
  signal data_array0_12_mux0000_2_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_3_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_7_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_8_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_9_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_10_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_11_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_12_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_13_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_14_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_15_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_16_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_17_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_18_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_19_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_20_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_21_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_22_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_23_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_24_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_25_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_26_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_27_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_28_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_29_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_30_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_31_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_RX_LL_MISO_AFULL : STD_LOGIC; 
  signal data_array0_14_29_114 : STD_LOGIC; 
  signal data_array0_14_28_115 : STD_LOGIC; 
  signal data_array0_14_24_116 : STD_LOGIC; 
  signal data_array0_14_23_117 : STD_LOGIC; 
  signal data_array0_14_22_118 : STD_LOGIC; 
  signal data_array0_14_21_119 : STD_LOGIC; 
  signal data_array0_14_20_120 : STD_LOGIC; 
  signal data_array0_14_19_121 : STD_LOGIC; 
  signal data_array0_14_18_122 : STD_LOGIC; 
  signal data_array0_14_17_123 : STD_LOGIC; 
  signal data_array0_14_16_124 : STD_LOGIC; 
  signal data_array0_14_15_125 : STD_LOGIC; 
  signal data_array0_14_14_126 : STD_LOGIC; 
  signal data_array0_14_13_127 : STD_LOGIC; 
  signal data_array0_14_12_128 : STD_LOGIC; 
  signal data_array0_14_11_129 : STD_LOGIC; 
  signal data_array0_14_10_130 : STD_LOGIC; 
  signal data_array0_14_9_131 : STD_LOGIC; 
  signal data_array0_14_8_132 : STD_LOGIC; 
  signal data_array0_14_7_133 : STD_LOGIC; 
  signal data_array0_14_6_134 : STD_LOGIC; 
  signal data_array0_14_5_135 : STD_LOGIC; 
  signal data_array0_14_4_136 : STD_LOGIC; 
  signal data_array0_14_3_137 : STD_LOGIC; 
  signal data_array0_14_2_138 : STD_LOGIC; 
  signal data_array0_14_1_139 : STD_LOGIC; 
  signal data_array0_14_0_140 : STD_LOGIC; 
  signal data_array0_13_mux0000_2_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_3_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_7_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_8_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_9_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_10_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_11_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_12_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_13_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_14_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_15_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_16_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_17_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_18_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_19_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_20_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_21_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_22_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_23_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_24_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_25_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_26_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_27_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_28_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_29_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_30_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_31_Q : STD_LOGIC; 
  signal data_array0_15_29_141 : STD_LOGIC; 
  signal data_array0_15_28_142 : STD_LOGIC; 
  signal data_array0_15_24_143 : STD_LOGIC; 
  signal data_array0_15_23_144 : STD_LOGIC; 
  signal data_array0_15_22_145 : STD_LOGIC; 
  signal data_array0_15_21_146 : STD_LOGIC; 
  signal data_array0_15_20_147 : STD_LOGIC; 
  signal data_array0_15_19_148 : STD_LOGIC; 
  signal data_array0_15_18_149 : STD_LOGIC; 
  signal data_array0_15_17_150 : STD_LOGIC; 
  signal data_array0_15_16_151 : STD_LOGIC; 
  signal data_array0_15_15_152 : STD_LOGIC; 
  signal data_array0_15_14_153 : STD_LOGIC; 
  signal data_array0_15_13_154 : STD_LOGIC; 
  signal data_array0_15_12_155 : STD_LOGIC; 
  signal data_array0_15_11_156 : STD_LOGIC; 
  signal data_array0_15_10_157 : STD_LOGIC; 
  signal data_array0_15_9_158 : STD_LOGIC; 
  signal data_array0_15_8_159 : STD_LOGIC; 
  signal data_array0_15_7_160 : STD_LOGIC; 
  signal data_array0_15_6_161 : STD_LOGIC; 
  signal data_array0_15_5_162 : STD_LOGIC; 
  signal data_array0_15_4_163 : STD_LOGIC; 
  signal data_array0_15_3_164 : STD_LOGIC; 
  signal data_array0_15_2_165 : STD_LOGIC; 
  signal data_array0_15_1_166 : STD_LOGIC; 
  signal data_array0_15_0_167 : STD_LOGIC; 
  signal data_array0_14_mux0000_2_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_3_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_7_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_8_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_9_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_10_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_11_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_12_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_13_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_14_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_15_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_16_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_17_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_18_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_19_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_20_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_21_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_22_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_23_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_24_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_25_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_26_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_27_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_28_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_29_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_30_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_31_Q : STD_LOGIC; 
  signal data_array0_1_31_168 : STD_LOGIC; 
  signal data_array0_1_30_169 : STD_LOGIC; 
  signal data_array0_1_29_170 : STD_LOGIC; 
  signal data_array0_1_28_171 : STD_LOGIC; 
  signal data_array0_1_27_172 : STD_LOGIC; 
  signal data_array0_1_26_173 : STD_LOGIC; 
  signal data_array0_1_25_174 : STD_LOGIC; 
  signal data_array0_1_24_175 : STD_LOGIC; 
  signal data_array0_1_23_176 : STD_LOGIC; 
  signal data_array0_1_22_177 : STD_LOGIC; 
  signal data_array0_1_21_178 : STD_LOGIC; 
  signal data_array0_1_20_179 : STD_LOGIC; 
  signal data_array0_1_19_180 : STD_LOGIC; 
  signal data_array0_1_18_181 : STD_LOGIC; 
  signal data_array0_1_17_182 : STD_LOGIC; 
  signal data_array0_1_16_183 : STD_LOGIC; 
  signal data_array0_1_15_184 : STD_LOGIC; 
  signal data_array0_1_14_185 : STD_LOGIC; 
  signal data_array0_1_13_186 : STD_LOGIC; 
  signal data_array0_1_12_187 : STD_LOGIC; 
  signal data_array0_1_11_188 : STD_LOGIC; 
  signal data_array0_1_10_189 : STD_LOGIC; 
  signal data_array0_1_9_190 : STD_LOGIC; 
  signal data_array0_1_8_191 : STD_LOGIC; 
  signal data_array0_1_7_192 : STD_LOGIC; 
  signal data_array0_1_6_193 : STD_LOGIC; 
  signal data_array0_1_5_194 : STD_LOGIC; 
  signal data_array0_1_4_195 : STD_LOGIC; 
  signal data_array0_1_3_196 : STD_LOGIC; 
  signal data_array0_1_2_197 : STD_LOGIC; 
  signal data_array0_1_1_198 : STD_LOGIC; 
  signal data_array0_1_0_199 : STD_LOGIC; 
  signal data_array_1_30_200 : STD_LOGIC; 
  signal data_array_1_29_201 : STD_LOGIC; 
  signal data_array_1_24_202 : STD_LOGIC; 
  signal data_array_1_4_203 : STD_LOGIC; 
  signal data_array_1_3_204 : STD_LOGIC; 
  signal data_array_1_2_205 : STD_LOGIC; 
  signal data_array_1_1_206 : STD_LOGIC; 
  signal data_array_1_0_207 : STD_LOGIC; 
  signal data_array0_21_8_208 : STD_LOGIC; 
  signal data_array0_21_9_209 : STD_LOGIC; 
  signal data_array0_21_6_210 : STD_LOGIC; 
  signal data_array0_21_5_211 : STD_LOGIC; 
  signal data_array0_21_3_212 : STD_LOGIC; 
  signal data_array0_21_2_213 : STD_LOGIC; 
  signal data_array0_20_mux0000_18_Q : STD_LOGIC; 
  signal data_array0_20_mux0000_22_Q : STD_LOGIC; 
  signal data_array0_20_mux0000_24_Q : STD_LOGIC; 
  signal data_array0_20_mux0000_25_Q : STD_LOGIC; 
  signal data_array0_20_mux0000_26_Q : STD_LOGIC; 
  signal data_array0_20_mux0000_29_Q : STD_LOGIC; 
  signal data_array0_20_mux0000_31_Q : STD_LOGIC; 
  signal data_array0_16_29_214 : STD_LOGIC; 
  signal data_array0_16_28_215 : STD_LOGIC; 
  signal data_array0_16_23_216 : STD_LOGIC; 
  signal data_array0_16_22_217 : STD_LOGIC; 
  signal data_array0_16_21_218 : STD_LOGIC; 
  signal data_array0_16_20_219 : STD_LOGIC; 
  signal data_array0_16_19_220 : STD_LOGIC; 
  signal data_array0_16_18_221 : STD_LOGIC; 
  signal data_array0_16_17_222 : STD_LOGIC; 
  signal data_array0_16_16_223 : STD_LOGIC; 
  signal data_array0_16_15_224 : STD_LOGIC; 
  signal data_array0_16_14_225 : STD_LOGIC; 
  signal data_array0_16_13_226 : STD_LOGIC; 
  signal data_array0_16_12_227 : STD_LOGIC; 
  signal data_array0_16_11_228 : STD_LOGIC; 
  signal data_array0_16_10_229 : STD_LOGIC; 
  signal data_array0_16_9_230 : STD_LOGIC; 
  signal data_array0_16_8_231 : STD_LOGIC; 
  signal data_array0_16_7_232 : STD_LOGIC; 
  signal data_array0_16_6_233 : STD_LOGIC; 
  signal data_array0_16_5_234 : STD_LOGIC; 
  signal data_array0_16_4_235 : STD_LOGIC; 
  signal data_array0_16_3_236 : STD_LOGIC; 
  signal data_array0_16_2_237 : STD_LOGIC; 
  signal data_array0_16_1_238 : STD_LOGIC; 
  signal data_array0_16_0_239 : STD_LOGIC; 
  signal data_array0_15_mux0000_0_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_3_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_6_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_8_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_9_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_10_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_11_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_12_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_13_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_14_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_15_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_16_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_17_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_18_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_19_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_20_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_21_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_22_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_23_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_24_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_25_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_26_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_27_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_28_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_29_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_30_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_31_Q : STD_LOGIC; 
  signal data_array0_22_6_240 : STD_LOGIC; 
  signal data_array0_22_5_241 : STD_LOGIC; 
  signal data_array0_21_mux0000_18_Q : STD_LOGIC; 
  signal data_array0_21_mux0000_22_Q : STD_LOGIC; 
  signal data_array0_21_mux0000_24_Q : STD_LOGIC; 
  signal data_array0_21_mux0000_25_Q : STD_LOGIC; 
  signal data_array0_21_mux0000_26_Q : STD_LOGIC; 
  signal data_array0_21_mux0000_29_Q : STD_LOGIC; 
  signal data_array0_17_28_242 : STD_LOGIC; 
  signal data_array0_17_23_243 : STD_LOGIC; 
  signal data_array0_17_22_244 : STD_LOGIC; 
  signal data_array0_17_21_245 : STD_LOGIC; 
  signal data_array0_17_20_246 : STD_LOGIC; 
  signal data_array0_17_19_247 : STD_LOGIC; 
  signal data_array0_17_18_248 : STD_LOGIC; 
  signal data_array0_17_17_249 : STD_LOGIC; 
  signal data_array0_17_16_250 : STD_LOGIC; 
  signal data_array0_17_15_251 : STD_LOGIC; 
  signal data_array0_17_14_252 : STD_LOGIC; 
  signal data_array0_17_13_253 : STD_LOGIC; 
  signal data_array0_17_12_254 : STD_LOGIC; 
  signal data_array0_17_11_255 : STD_LOGIC; 
  signal data_array0_17_10_256 : STD_LOGIC; 
  signal data_array0_17_9_257 : STD_LOGIC; 
  signal data_array0_17_8_258 : STD_LOGIC; 
  signal data_array0_17_7_259 : STD_LOGIC; 
  signal data_array0_17_6_260 : STD_LOGIC; 
  signal data_array0_17_5_261 : STD_LOGIC; 
  signal data_array0_17_4_262 : STD_LOGIC; 
  signal data_array0_17_3_263 : STD_LOGIC; 
  signal data_array0_17_2_264 : STD_LOGIC; 
  signal data_array0_17_1_265 : STD_LOGIC; 
  signal data_array0_17_0_266 : STD_LOGIC; 
  signal data_array0_16_mux0000_0_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_3_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_8_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_9_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_10_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_11_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_12_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_13_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_14_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_15_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_16_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_17_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_18_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_19_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_20_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_21_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_22_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_23_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_24_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_25_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_26_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_27_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_28_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_29_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_30_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_31_Q : STD_LOGIC; 
  signal data_array0_23_5_267 : STD_LOGIC; 
  signal data_array0_18_28_268 : STD_LOGIC; 
  signal data_array0_18_23_269 : STD_LOGIC; 
  signal data_array0_18_22_270 : STD_LOGIC; 
  signal data_array0_18_21_271 : STD_LOGIC; 
  signal data_array0_18_20_272 : STD_LOGIC; 
  signal data_array0_18_19_273 : STD_LOGIC; 
  signal data_array0_18_18_274 : STD_LOGIC; 
  signal data_array0_18_17_275 : STD_LOGIC; 
  signal data_array0_18_16_276 : STD_LOGIC; 
  signal data_array0_18_15_277 : STD_LOGIC; 
  signal data_array0_18_14_278 : STD_LOGIC; 
  signal data_array0_18_13_279 : STD_LOGIC; 
  signal data_array0_18_12_280 : STD_LOGIC; 
  signal data_array0_18_11_281 : STD_LOGIC; 
  signal data_array0_18_10_282 : STD_LOGIC; 
  signal data_array0_18_9_283 : STD_LOGIC; 
  signal data_array0_18_8_284 : STD_LOGIC; 
  signal data_array0_18_7_285 : STD_LOGIC; 
  signal data_array0_18_6_286 : STD_LOGIC; 
  signal data_array0_18_5_287 : STD_LOGIC; 
  signal data_array0_18_4_288 : STD_LOGIC; 
  signal data_array0_18_3_289 : STD_LOGIC; 
  signal data_array0_18_2_290 : STD_LOGIC; 
  signal data_array0_18_1_291 : STD_LOGIC; 
  signal data_array0_18_0_292 : STD_LOGIC; 
  signal data_array0_17_mux0000_28_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_23_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_22_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_21_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_20_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_19_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_18_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_17_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_16_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_15_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_14_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_13_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_12_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_11_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_10_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_9_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_8_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_7_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_6_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_5_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_4_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_3_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_2_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_1_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_0_Q : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_7_293 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_6_294 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_5_295 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_2_296 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_1_297 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_0_298 : STD_LOGIC; 
  signal data_array0_19_28_299 : STD_LOGIC; 
  signal data_array0_19_23_300 : STD_LOGIC; 
  signal data_array0_19_22_301 : STD_LOGIC; 
  signal data_array0_19_21_302 : STD_LOGIC; 
  signal data_array0_19_20_303 : STD_LOGIC; 
  signal data_array0_19_19_304 : STD_LOGIC; 
  signal data_array0_19_18_305 : STD_LOGIC; 
  signal data_array0_19_17_306 : STD_LOGIC; 
  signal data_array0_19_16_307 : STD_LOGIC; 
  signal data_array0_19_15_308 : STD_LOGIC; 
  signal data_array0_19_14_309 : STD_LOGIC; 
  signal data_array0_19_13_310 : STD_LOGIC; 
  signal data_array0_19_12_311 : STD_LOGIC; 
  signal data_array0_19_11_312 : STD_LOGIC; 
  signal data_array0_19_10_313 : STD_LOGIC; 
  signal data_array0_19_9_314 : STD_LOGIC; 
  signal data_array0_19_8_315 : STD_LOGIC; 
  signal data_array0_19_7_316 : STD_LOGIC; 
  signal data_array0_19_6_317 : STD_LOGIC; 
  signal data_array0_19_5_318 : STD_LOGIC; 
  signal data_array0_19_4_319 : STD_LOGIC; 
  signal data_array0_19_3_320 : STD_LOGIC; 
  signal data_array0_19_2_321 : STD_LOGIC; 
  signal data_array0_19_1_322 : STD_LOGIC; 
  signal data_array0_19_0_323 : STD_LOGIC; 
  signal data_array0_18_mux0000_28_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_23_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_22_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_21_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_20_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_19_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_18_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_17_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_16_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_15_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_14_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_13_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_12_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_11_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_10_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_9_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_8_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_7_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_6_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_5_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_4_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_3_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_2_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_1_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_0_Q : STD_LOGIC; 
  signal data_array0_20_4_324 : STD_LOGIC; 
  signal data_array0_20_8_325 : STD_LOGIC; 
  signal data_array0_20_9_326 : STD_LOGIC; 
  signal data_array0_20_6_327 : STD_LOGIC; 
  signal data_array0_20_5_328 : STD_LOGIC; 
  signal data_array0_20_3_329 : STD_LOGIC; 
  signal data_array0_20_2_330 : STD_LOGIC; 
  signal data_array0_20_0_331 : STD_LOGIC; 
  signal data_array0_19_mux0000_28_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_23_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_22_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_21_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_20_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_19_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_18_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_17_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_16_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_15_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_14_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_13_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_12_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_11_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_10_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_9_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_8_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_7_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_6_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_5_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_4_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_3_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_2_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_1_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_0_Q : STD_LOGIC; 
  signal data_array_2_4_332 : STD_LOGIC; 
  signal data_array_2_3_333 : STD_LOGIC; 
  signal data_array_2_2_334 : STD_LOGIC; 
  signal data_array_2_1_335 : STD_LOGIC; 
  signal data_array_2_0_336 : STD_LOGIC; 
  signal data_array_3_4_337 : STD_LOGIC; 
  signal data_array_3_3_338 : STD_LOGIC; 
  signal data_array_3_2_339 : STD_LOGIC; 
  signal data_array_3_1_340 : STD_LOGIC; 
  signal data_array_3_0_341 : STD_LOGIC; 
  signal data_array_4_4_342 : STD_LOGIC; 
  signal data_array_4_3_343 : STD_LOGIC; 
  signal data_array_4_2_344 : STD_LOGIC; 
  signal data_array_4_1_345 : STD_LOGIC; 
  signal data_array_4_0_346 : STD_LOGIC; 
  signal data_array_5_4_347 : STD_LOGIC; 
  signal data_array_5_3_348 : STD_LOGIC; 
  signal data_array_5_2_349 : STD_LOGIC; 
  signal data_array_5_1_350 : STD_LOGIC; 
  signal data_array_5_0_351 : STD_LOGIC; 
  signal data_array_6_4_352 : STD_LOGIC; 
  signal data_array_6_3_353 : STD_LOGIC; 
  signal data_array_6_2_354 : STD_LOGIC; 
  signal data_array_6_1_355 : STD_LOGIC; 
  signal data_array_6_0_356 : STD_LOGIC; 
  signal data_array_7_4_357 : STD_LOGIC; 
  signal data_array_7_3_358 : STD_LOGIC; 
  signal data_array_7_2_359 : STD_LOGIC; 
  signal data_array_7_1_360 : STD_LOGIC; 
  signal data_array_7_0_361 : STD_LOGIC; 
  signal data_array_8_4_362 : STD_LOGIC; 
  signal data_array_8_3_363 : STD_LOGIC; 
  signal data_array_8_2_364 : STD_LOGIC; 
  signal data_array_8_1_365 : STD_LOGIC; 
  signal data_array_8_0_366 : STD_LOGIC; 
  signal data_array_9_4_367 : STD_LOGIC; 
  signal data_array_9_3_368 : STD_LOGIC; 
  signal data_array_9_2_369 : STD_LOGIC; 
  signal data_array_9_1_370 : STD_LOGIC; 
  signal data_array_9_0_371 : STD_LOGIC; 
  signal data_array0_2_31_372 : STD_LOGIC; 
  signal data_array0_2_30_373 : STD_LOGIC; 
  signal data_array0_2_29_374 : STD_LOGIC; 
  signal data_array0_2_28_375 : STD_LOGIC; 
  signal data_array0_2_27_376 : STD_LOGIC; 
  signal data_array0_2_26_377 : STD_LOGIC; 
  signal data_array0_2_25_378 : STD_LOGIC; 
  signal data_array0_2_24_379 : STD_LOGIC; 
  signal data_array0_2_23_380 : STD_LOGIC; 
  signal data_array0_2_22_381 : STD_LOGIC; 
  signal data_array0_2_21_382 : STD_LOGIC; 
  signal data_array0_2_20_383 : STD_LOGIC; 
  signal data_array0_2_19_384 : STD_LOGIC; 
  signal data_array0_2_18_385 : STD_LOGIC; 
  signal data_array0_2_17_386 : STD_LOGIC; 
  signal data_array0_2_16_387 : STD_LOGIC; 
  signal data_array0_2_15_388 : STD_LOGIC; 
  signal data_array0_2_14_389 : STD_LOGIC; 
  signal data_array0_2_13_390 : STD_LOGIC; 
  signal data_array0_2_12_391 : STD_LOGIC; 
  signal data_array0_2_11_392 : STD_LOGIC; 
  signal data_array0_2_10_393 : STD_LOGIC; 
  signal data_array0_2_9_394 : STD_LOGIC; 
  signal data_array0_2_8_395 : STD_LOGIC; 
  signal data_array0_2_7_396 : STD_LOGIC; 
  signal data_array0_2_6_397 : STD_LOGIC; 
  signal data_array0_2_5_398 : STD_LOGIC; 
  signal data_array0_2_4_399 : STD_LOGIC; 
  signal data_array0_2_3_400 : STD_LOGIC; 
  signal data_array0_2_2_401 : STD_LOGIC; 
  signal data_array0_2_1_402 : STD_LOGIC; 
  signal data_array0_2_0_403 : STD_LOGIC; 
  signal data_array0_3_31_404 : STD_LOGIC; 
  signal data_array0_3_30_405 : STD_LOGIC; 
  signal data_array0_3_29_406 : STD_LOGIC; 
  signal data_array0_3_28_407 : STD_LOGIC; 
  signal data_array0_3_27_408 : STD_LOGIC; 
  signal data_array0_3_26_409 : STD_LOGIC; 
  signal data_array0_3_25_410 : STD_LOGIC; 
  signal data_array0_3_24_411 : STD_LOGIC; 
  signal data_array0_3_23_412 : STD_LOGIC; 
  signal data_array0_3_22_413 : STD_LOGIC; 
  signal data_array0_3_21_414 : STD_LOGIC; 
  signal data_array0_3_20_415 : STD_LOGIC; 
  signal data_array0_3_19_416 : STD_LOGIC; 
  signal data_array0_3_18_417 : STD_LOGIC; 
  signal data_array0_3_17_418 : STD_LOGIC; 
  signal data_array0_3_16_419 : STD_LOGIC; 
  signal data_array0_3_15_420 : STD_LOGIC; 
  signal data_array0_3_14_421 : STD_LOGIC; 
  signal data_array0_3_13_422 : STD_LOGIC; 
  signal data_array0_3_12_423 : STD_LOGIC; 
  signal data_array0_3_11_424 : STD_LOGIC; 
  signal data_array0_3_10_425 : STD_LOGIC; 
  signal data_array0_3_9_426 : STD_LOGIC; 
  signal data_array0_3_8_427 : STD_LOGIC; 
  signal data_array0_3_7_428 : STD_LOGIC; 
  signal data_array0_3_6_429 : STD_LOGIC; 
  signal data_array0_3_5_430 : STD_LOGIC; 
  signal data_array0_3_4_431 : STD_LOGIC; 
  signal data_array0_3_3_432 : STD_LOGIC; 
  signal data_array0_3_2_433 : STD_LOGIC; 
  signal data_array0_3_1_434 : STD_LOGIC; 
  signal data_array0_3_0_435 : STD_LOGIC; 
  signal data_array0_4_31_436 : STD_LOGIC; 
  signal data_array0_4_30_437 : STD_LOGIC; 
  signal data_array0_4_29_438 : STD_LOGIC; 
  signal data_array0_4_28_439 : STD_LOGIC; 
  signal data_array0_4_27_440 : STD_LOGIC; 
  signal data_array0_4_26_441 : STD_LOGIC; 
  signal data_array0_4_25_442 : STD_LOGIC; 
  signal data_array0_4_24_443 : STD_LOGIC; 
  signal data_array0_4_23_444 : STD_LOGIC; 
  signal data_array0_4_22_445 : STD_LOGIC; 
  signal data_array0_4_21_446 : STD_LOGIC; 
  signal data_array0_4_20_447 : STD_LOGIC; 
  signal data_array0_4_19_448 : STD_LOGIC; 
  signal data_array0_4_18_449 : STD_LOGIC; 
  signal data_array0_4_17_450 : STD_LOGIC; 
  signal data_array0_4_16_451 : STD_LOGIC; 
  signal data_array0_4_15_452 : STD_LOGIC; 
  signal data_array0_4_14_453 : STD_LOGIC; 
  signal data_array0_4_13_454 : STD_LOGIC; 
  signal data_array0_4_12_455 : STD_LOGIC; 
  signal data_array0_4_11_456 : STD_LOGIC; 
  signal data_array0_4_10_457 : STD_LOGIC; 
  signal data_array0_4_9_458 : STD_LOGIC; 
  signal data_array0_4_8_459 : STD_LOGIC; 
  signal data_array0_4_7_460 : STD_LOGIC; 
  signal data_array0_4_6_461 : STD_LOGIC; 
  signal data_array0_4_5_462 : STD_LOGIC; 
  signal data_array0_4_4_463 : STD_LOGIC; 
  signal data_array0_4_3_464 : STD_LOGIC; 
  signal data_array0_4_2_465 : STD_LOGIC; 
  signal data_array0_4_1_466 : STD_LOGIC; 
  signal data_array0_4_0_467 : STD_LOGIC; 
  signal data_array0_5_31_468 : STD_LOGIC; 
  signal data_array0_5_30_469 : STD_LOGIC; 
  signal data_array0_5_29_470 : STD_LOGIC; 
  signal data_array0_5_28_471 : STD_LOGIC; 
  signal data_array0_5_27_472 : STD_LOGIC; 
  signal data_array0_5_26_473 : STD_LOGIC; 
  signal data_array0_5_25_474 : STD_LOGIC; 
  signal data_array0_5_24_475 : STD_LOGIC; 
  signal data_array0_5_23_476 : STD_LOGIC; 
  signal data_array0_5_22_477 : STD_LOGIC; 
  signal data_array0_5_21_478 : STD_LOGIC; 
  signal data_array0_5_20_479 : STD_LOGIC; 
  signal data_array0_5_19_480 : STD_LOGIC; 
  signal data_array0_5_18_481 : STD_LOGIC; 
  signal data_array0_5_17_482 : STD_LOGIC; 
  signal data_array0_5_16_483 : STD_LOGIC; 
  signal data_array0_5_15_484 : STD_LOGIC; 
  signal data_array0_5_14_485 : STD_LOGIC; 
  signal data_array0_5_13_486 : STD_LOGIC; 
  signal data_array0_5_12_487 : STD_LOGIC; 
  signal data_array0_5_11_488 : STD_LOGIC; 
  signal data_array0_5_10_489 : STD_LOGIC; 
  signal data_array0_5_9_490 : STD_LOGIC; 
  signal data_array0_5_8_491 : STD_LOGIC; 
  signal data_array0_5_7_492 : STD_LOGIC; 
  signal data_array0_5_6_493 : STD_LOGIC; 
  signal data_array0_5_5_494 : STD_LOGIC; 
  signal data_array0_5_4_495 : STD_LOGIC; 
  signal data_array0_5_3_496 : STD_LOGIC; 
  signal data_array0_5_2_497 : STD_LOGIC; 
  signal data_array0_5_1_498 : STD_LOGIC; 
  signal data_array0_5_0_499 : STD_LOGIC; 
  signal data_array0_6_31_500 : STD_LOGIC; 
  signal data_array0_6_30_501 : STD_LOGIC; 
  signal data_array0_6_29_502 : STD_LOGIC; 
  signal data_array0_6_28_503 : STD_LOGIC; 
  signal data_array0_6_27_504 : STD_LOGIC; 
  signal data_array0_6_26_505 : STD_LOGIC; 
  signal data_array0_6_25_506 : STD_LOGIC; 
  signal data_array0_6_24_507 : STD_LOGIC; 
  signal data_array0_6_23_508 : STD_LOGIC; 
  signal data_array0_6_22_509 : STD_LOGIC; 
  signal data_array0_6_21_510 : STD_LOGIC; 
  signal data_array0_6_20_511 : STD_LOGIC; 
  signal data_array0_6_19_512 : STD_LOGIC; 
  signal data_array0_6_18_513 : STD_LOGIC; 
  signal data_array0_6_17_514 : STD_LOGIC; 
  signal data_array0_6_16_515 : STD_LOGIC; 
  signal data_array0_6_15_516 : STD_LOGIC; 
  signal data_array0_6_14_517 : STD_LOGIC; 
  signal data_array0_6_13_518 : STD_LOGIC; 
  signal data_array0_6_12_519 : STD_LOGIC; 
  signal data_array0_6_11_520 : STD_LOGIC; 
  signal data_array0_6_10_521 : STD_LOGIC; 
  signal data_array0_6_9_522 : STD_LOGIC; 
  signal data_array0_6_8_523 : STD_LOGIC; 
  signal data_array0_6_7_524 : STD_LOGIC; 
  signal data_array0_6_6_525 : STD_LOGIC; 
  signal data_array0_6_5_526 : STD_LOGIC; 
  signal data_array0_6_4_527 : STD_LOGIC; 
  signal data_array0_6_3_528 : STD_LOGIC; 
  signal data_array0_6_2_529 : STD_LOGIC; 
  signal data_array0_6_1_530 : STD_LOGIC; 
  signal data_array0_6_0_531 : STD_LOGIC; 
  signal data_array0_7_31_532 : STD_LOGIC; 
  signal data_array0_7_30_533 : STD_LOGIC; 
  signal data_array0_7_29_534 : STD_LOGIC; 
  signal data_array0_7_28_535 : STD_LOGIC; 
  signal data_array0_7_27_536 : STD_LOGIC; 
  signal data_array0_7_26_537 : STD_LOGIC; 
  signal data_array0_7_25_538 : STD_LOGIC; 
  signal data_array0_7_24_539 : STD_LOGIC; 
  signal data_array0_7_23_540 : STD_LOGIC; 
  signal data_array0_7_22_541 : STD_LOGIC; 
  signal data_array0_7_21_542 : STD_LOGIC; 
  signal data_array0_7_20_543 : STD_LOGIC; 
  signal data_array0_7_19_544 : STD_LOGIC; 
  signal data_array0_7_18_545 : STD_LOGIC; 
  signal data_array0_7_17_546 : STD_LOGIC; 
  signal data_array0_7_16_547 : STD_LOGIC; 
  signal data_array0_7_15_548 : STD_LOGIC; 
  signal data_array0_7_14_549 : STD_LOGIC; 
  signal data_array0_7_13_550 : STD_LOGIC; 
  signal data_array0_7_12_551 : STD_LOGIC; 
  signal data_array0_7_11_552 : STD_LOGIC; 
  signal data_array0_7_10_553 : STD_LOGIC; 
  signal data_array0_7_9_554 : STD_LOGIC; 
  signal data_array0_7_8_555 : STD_LOGIC; 
  signal data_array0_7_7_556 : STD_LOGIC; 
  signal data_array0_7_6_557 : STD_LOGIC; 
  signal data_array0_7_5_558 : STD_LOGIC; 
  signal data_array0_7_4_559 : STD_LOGIC; 
  signal data_array0_7_3_560 : STD_LOGIC; 
  signal data_array0_7_2_561 : STD_LOGIC; 
  signal data_array0_7_1_562 : STD_LOGIC; 
  signal data_array0_7_0_563 : STD_LOGIC; 
  signal data_array0_8_31_564 : STD_LOGIC; 
  signal data_array0_8_30_565 : STD_LOGIC; 
  signal data_array0_8_29_566 : STD_LOGIC; 
  signal data_array0_8_28_567 : STD_LOGIC; 
  signal data_array0_8_27_568 : STD_LOGIC; 
  signal data_array0_8_25_569 : STD_LOGIC; 
  signal data_array0_8_24_570 : STD_LOGIC; 
  signal data_array0_8_23_571 : STD_LOGIC; 
  signal data_array0_8_22_572 : STD_LOGIC; 
  signal data_array0_8_21_573 : STD_LOGIC; 
  signal data_array0_8_20_574 : STD_LOGIC; 
  signal data_array0_8_19_575 : STD_LOGIC; 
  signal data_array0_8_18_576 : STD_LOGIC; 
  signal data_array0_8_17_577 : STD_LOGIC; 
  signal data_array0_8_16_578 : STD_LOGIC; 
  signal data_array0_8_15_579 : STD_LOGIC; 
  signal data_array0_8_14_580 : STD_LOGIC; 
  signal data_array0_8_13_581 : STD_LOGIC; 
  signal data_array0_8_12_582 : STD_LOGIC; 
  signal data_array0_8_11_583 : STD_LOGIC; 
  signal data_array0_8_10_584 : STD_LOGIC; 
  signal data_array0_8_9_585 : STD_LOGIC; 
  signal data_array0_8_8_586 : STD_LOGIC; 
  signal data_array0_8_7_587 : STD_LOGIC; 
  signal data_array0_8_6_588 : STD_LOGIC; 
  signal data_array0_8_5_589 : STD_LOGIC; 
  signal data_array0_8_4_590 : STD_LOGIC; 
  signal data_array0_8_3_591 : STD_LOGIC; 
  signal data_array0_8_2_592 : STD_LOGIC; 
  signal data_array0_8_1_593 : STD_LOGIC; 
  signal data_array0_8_0_594 : STD_LOGIC; 
  signal data_array0_9_31_595 : STD_LOGIC; 
  signal data_array0_9_30_596 : STD_LOGIC; 
  signal data_array0_9_29_597 : STD_LOGIC; 
  signal data_array0_9_28_598 : STD_LOGIC; 
  signal data_array0_9_27_599 : STD_LOGIC; 
  signal data_array0_9_25_600 : STD_LOGIC; 
  signal data_array0_9_24_601 : STD_LOGIC; 
  signal data_array0_9_23_602 : STD_LOGIC; 
  signal data_array0_9_22_603 : STD_LOGIC; 
  signal data_array0_9_21_604 : STD_LOGIC; 
  signal data_array0_9_20_605 : STD_LOGIC; 
  signal data_array0_9_19_606 : STD_LOGIC; 
  signal data_array0_9_18_607 : STD_LOGIC; 
  signal data_array0_9_17_608 : STD_LOGIC; 
  signal data_array0_9_16_609 : STD_LOGIC; 
  signal data_array0_9_15_610 : STD_LOGIC; 
  signal data_array0_9_14_611 : STD_LOGIC; 
  signal data_array0_9_13_612 : STD_LOGIC; 
  signal data_array0_9_12_613 : STD_LOGIC; 
  signal data_array0_9_11_614 : STD_LOGIC; 
  signal data_array0_9_10_615 : STD_LOGIC; 
  signal data_array0_9_9_616 : STD_LOGIC; 
  signal data_array0_9_8_617 : STD_LOGIC; 
  signal data_array0_9_7_618 : STD_LOGIC; 
  signal data_array0_9_6_619 : STD_LOGIC; 
  signal data_array0_9_5_620 : STD_LOGIC; 
  signal data_array0_9_4_621 : STD_LOGIC; 
  signal data_array0_9_3_622 : STD_LOGIC; 
  signal data_array0_9_2_623 : STD_LOGIC; 
  signal data_array0_9_1_624 : STD_LOGIC; 
  signal data_array0_9_0_625 : STD_LOGIC; 
  signal data_array_10_4_626 : STD_LOGIC; 
  signal data_array_10_3_627 : STD_LOGIC; 
  signal data_array_10_2_628 : STD_LOGIC; 
  signal data_array_10_1_629 : STD_LOGIC; 
  signal data_array_10_0_630 : STD_LOGIC; 
  signal data_array0_10_31_631 : STD_LOGIC; 
  signal data_array0_10_30_632 : STD_LOGIC; 
  signal data_array0_10_29_633 : STD_LOGIC; 
  signal data_array0_10_28_634 : STD_LOGIC; 
  signal data_array0_10_27_635 : STD_LOGIC; 
  signal data_array0_10_25_636 : STD_LOGIC; 
  signal data_array0_10_24_637 : STD_LOGIC; 
  signal data_array0_10_23_638 : STD_LOGIC; 
  signal data_array0_10_22_639 : STD_LOGIC; 
  signal data_array0_10_21_640 : STD_LOGIC; 
  signal data_array0_10_20_641 : STD_LOGIC; 
  signal data_array0_10_19_642 : STD_LOGIC; 
  signal data_array0_10_18_643 : STD_LOGIC; 
  signal data_array0_10_17_644 : STD_LOGIC; 
  signal data_array0_10_16_645 : STD_LOGIC; 
  signal data_array0_10_15_646 : STD_LOGIC; 
  signal data_array0_10_14_647 : STD_LOGIC; 
  signal data_array0_10_13_648 : STD_LOGIC; 
  signal data_array0_10_12_649 : STD_LOGIC; 
  signal data_array0_10_11_650 : STD_LOGIC; 
  signal data_array0_10_10_651 : STD_LOGIC; 
  signal data_array0_10_9_652 : STD_LOGIC; 
  signal data_array0_10_8_653 : STD_LOGIC; 
  signal data_array0_10_7_654 : STD_LOGIC; 
  signal data_array0_10_6_655 : STD_LOGIC; 
  signal data_array0_10_5_656 : STD_LOGIC; 
  signal data_array0_10_4_657 : STD_LOGIC; 
  signal data_array0_10_3_658 : STD_LOGIC; 
  signal data_array0_10_2_659 : STD_LOGIC; 
  signal data_array0_10_1_660 : STD_LOGIC; 
  signal data_array0_10_0_661 : STD_LOGIC; 
  signal data_array0_11_31_662 : STD_LOGIC; 
  signal data_array0_11_30_663 : STD_LOGIC; 
  signal data_array0_11_29_664 : STD_LOGIC; 
  signal data_array0_11_28_665 : STD_LOGIC; 
  signal data_array0_11_27_666 : STD_LOGIC; 
  signal data_array0_11_25_667 : STD_LOGIC; 
  signal data_array0_11_24_668 : STD_LOGIC; 
  signal data_array0_11_23_669 : STD_LOGIC; 
  signal data_array0_11_22_670 : STD_LOGIC; 
  signal data_array0_11_21_671 : STD_LOGIC; 
  signal data_array0_11_20_672 : STD_LOGIC; 
  signal data_array0_11_19_673 : STD_LOGIC; 
  signal data_array0_11_18_674 : STD_LOGIC; 
  signal data_array0_11_17_675 : STD_LOGIC; 
  signal data_array0_11_16_676 : STD_LOGIC; 
  signal data_array0_11_15_677 : STD_LOGIC; 
  signal data_array0_11_14_678 : STD_LOGIC; 
  signal data_array0_11_13_679 : STD_LOGIC; 
  signal data_array0_11_12_680 : STD_LOGIC; 
  signal data_array0_11_11_681 : STD_LOGIC; 
  signal data_array0_11_10_682 : STD_LOGIC; 
  signal data_array0_11_9_683 : STD_LOGIC; 
  signal data_array0_11_8_684 : STD_LOGIC; 
  signal data_array0_11_7_685 : STD_LOGIC; 
  signal data_array0_11_6_686 : STD_LOGIC; 
  signal data_array0_11_5_687 : STD_LOGIC; 
  signal data_array0_11_4_688 : STD_LOGIC; 
  signal data_array0_11_3_689 : STD_LOGIC; 
  signal data_array0_11_2_690 : STD_LOGIC; 
  signal data_array0_11_1_691 : STD_LOGIC; 
  signal data_array0_11_0_692 : STD_LOGIC; 
  signal data_array0_12_29_693 : STD_LOGIC; 
  signal data_array0_12_28_694 : STD_LOGIC; 
  signal data_array0_12_24_695 : STD_LOGIC; 
  signal data_array0_12_23_696 : STD_LOGIC; 
  signal data_array0_12_22_697 : STD_LOGIC; 
  signal data_array0_12_21_698 : STD_LOGIC; 
  signal data_array0_12_20_699 : STD_LOGIC; 
  signal data_array0_12_19_700 : STD_LOGIC; 
  signal data_array0_12_18_701 : STD_LOGIC; 
  signal data_array0_12_17_702 : STD_LOGIC; 
  signal data_array0_12_16_703 : STD_LOGIC; 
  signal data_array0_12_15_704 : STD_LOGIC; 
  signal data_array0_12_14_705 : STD_LOGIC; 
  signal data_array0_12_13_706 : STD_LOGIC; 
  signal data_array0_12_12_707 : STD_LOGIC; 
  signal data_array0_12_11_708 : STD_LOGIC; 
  signal data_array0_12_10_709 : STD_LOGIC; 
  signal data_array0_12_9_710 : STD_LOGIC; 
  signal data_array0_12_8_711 : STD_LOGIC; 
  signal data_array0_12_7_712 : STD_LOGIC; 
  signal data_array0_12_6_713 : STD_LOGIC; 
  signal data_array0_12_5_714 : STD_LOGIC; 
  signal data_array0_12_4_715 : STD_LOGIC; 
  signal data_array0_12_3_716 : STD_LOGIC; 
  signal data_array0_12_2_717 : STD_LOGIC; 
  signal data_array0_12_1_718 : STD_LOGIC; 
  signal data_array0_12_0_719 : STD_LOGIC; 
  signal data_array_11_4_720 : STD_LOGIC; 
  signal data_array_11_3_721 : STD_LOGIC; 
  signal data_array_11_2_722 : STD_LOGIC; 
  signal data_array_11_1_723 : STD_LOGIC; 
  signal data_array_11_0_724 : STD_LOGIC; 
  signal data_array_12_4_725 : STD_LOGIC; 
  signal data_array_12_3_726 : STD_LOGIC; 
  signal data_array_12_2_727 : STD_LOGIC; 
  signal data_array_12_1_728 : STD_LOGIC; 
  signal data_array_12_0_729 : STD_LOGIC; 
  signal data_array_13_4_730 : STD_LOGIC; 
  signal data_array_13_2_731 : STD_LOGIC; 
  signal data_array_15_4_732 : STD_LOGIC; 
  signal data_array_13_0_733 : STD_LOGIC; 
  signal data_array_14_4_734 : STD_LOGIC; 
  signal data_array_14_2_735 : STD_LOGIC; 
  signal data_array_16_4_736 : STD_LOGIC; 
  signal data_array_14_0_737 : STD_LOGIC; 
  signal data_array_17_4_738 : STD_LOGIC; 
  signal data_array_15_0_739 : STD_LOGIC; 
  signal data_array_18_0_740 : STD_LOGIC; 
  signal data_array_16_0_741 : STD_LOGIC; 
  signal data_array_17_0_742 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_23_743 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_22_744 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_21_745 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_20_746 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_19_747 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_18_748 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_17_749 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_16_750 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_15_751 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_14_752 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_13_753 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_12_754 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_11_755 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_10_756 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_9_757 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_8_758 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_7_759 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_6_760 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_5_761 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_4_762 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_3_763 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_2_764 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_1_765 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_0_766 : STD_LOGIC; 
  signal pg_ctrl_i_DiagMode_3_767 : STD_LOGIC; 
  signal pg_ctrl_i_DiagMode_2_768 : STD_LOGIC; 
  signal pg_ctrl_i_DiagMode_1_769 : STD_LOGIC; 
  signal pg_ctrl_i_DiagMode_0_770 : STD_LOGIC; 
  signal pg_ctrl_i_ImagePause_15_771 : STD_LOGIC; 
  signal pg_ctrl_i_ImagePause_14_772 : STD_LOGIC; 
  signal pg_ctrl_i_ImagePause_13_773 : STD_LOGIC; 
  signal pg_ctrl_i_ImagePause_12_774 : STD_LOGIC; 
  signal pg_ctrl_i_ImagePause_11_775 : STD_LOGIC; 
  signal pg_ctrl_i_ImagePause_10_776 : STD_LOGIC; 
  signal pg_ctrl_i_ImagePause_9_777 : STD_LOGIC; 
  signal pg_ctrl_i_ImagePause_8_778 : STD_LOGIC; 
  signal pg_ctrl_i_ImagePause_7_779 : STD_LOGIC; 
  signal pg_ctrl_i_ImagePause_6_780 : STD_LOGIC; 
  signal pg_ctrl_i_ImagePause_5_781 : STD_LOGIC; 
  signal pg_ctrl_i_ImagePause_4_782 : STD_LOGIC; 
  signal pg_ctrl_i_ImagePause_3_783 : STD_LOGIC; 
  signal pg_ctrl_i_ImagePause_2_784 : STD_LOGIC; 
  signal pg_ctrl_i_ImagePause_1_785 : STD_LOGIC; 
  signal pg_ctrl_i_ImagePause_0_786 : STD_LOGIC; 
  signal config_frame_dat_mux0000_1_Q_787 : STD_LOGIC; 
  signal config_frame_dat_mux0000_2_Q_788 : STD_LOGIC; 
  signal config_frame_dat_mux0000_7_Q : STD_LOGIC; 
  signal config_frame_dat_mux0000_27_Q_789 : STD_LOGIC; 
  signal config_frame_dat_mux0000_28_Q_790 : STD_LOGIC; 
  signal config_frame_dat_mux0000_29_Q : STD_LOGIC; 
  signal config_frame_dat_mux0000_30_Q_791 : STD_LOGIC; 
  signal config_frame_dat_mux0000_31_Q_792 : STD_LOGIC; 
  signal pg_ctrl_i_YSize_9_793 : STD_LOGIC; 
  signal pg_ctrl_i_YSize_8_794 : STD_LOGIC; 
  signal pg_ctrl_i_YSize_7_795 : STD_LOGIC; 
  signal pg_ctrl_i_YSize_6_796 : STD_LOGIC; 
  signal pg_ctrl_i_YSize_5_797 : STD_LOGIC; 
  signal pg_ctrl_i_YSize_4_798 : STD_LOGIC; 
  signal pg_ctrl_i_YSize_3_799 : STD_LOGIC; 
  signal pg_ctrl_i_YSize_2_800 : STD_LOGIC; 
  signal pg_ctrl_i_YSize_1_801 : STD_LOGIC; 
  signal pg_ctrl_i_YSize_0_802 : STD_LOGIC; 
  signal data_array0_8_mux0000_31_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_30_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_29_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_28_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_27_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_25_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_24_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_23_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_22_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_21_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_20_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_19_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_18_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_17_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_16_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_15_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_14_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_13_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_12_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_11_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_10_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_9_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_8_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_7_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_6_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_5_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_4_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_3_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_2_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_1_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_0_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_31_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_30_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_29_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_28_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_27_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_25_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_24_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_23_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_22_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_21_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_20_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_19_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_18_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_17_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_16_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_15_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_14_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_13_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_12_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_11_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_10_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_9_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_8_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_7_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_6_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_5_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_4_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_3_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_2_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_1_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_0_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_31_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_30_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_29_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_28_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_27_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_25_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_24_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_23_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_22_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_21_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_20_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_19_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_18_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_17_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_16_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_15_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_14_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_13_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_12_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_11_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_10_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_9_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_8_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_7_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_6_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_5_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_4_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_3_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_2_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_1_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_0_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_31_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_30_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_29_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_28_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_27_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_25_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_24_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_23_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_22_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_21_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_20_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_19_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_18_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_17_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_16_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_15_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_14_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_13_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_12_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_11_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_10_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_9_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_8_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_7_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_6_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_5_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_4_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_3_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_2_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_1_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_0_Q : STD_LOGIC; 
  signal pg_ctrl_i_TagSize_7_803 : STD_LOGIC; 
  signal pg_ctrl_i_TagSize_6_804 : STD_LOGIC; 
  signal pg_ctrl_i_TagSize_5_805 : STD_LOGIC; 
  signal pg_ctrl_i_TagSize_4_806 : STD_LOGIC; 
  signal pg_ctrl_i_TagSize_3_807 : STD_LOGIC; 
  signal pg_ctrl_i_TagSize_2_808 : STD_LOGIC; 
  signal pg_ctrl_i_TagSize_1_809 : STD_LOGIC; 
  signal pg_ctrl_i_TagSize_0_810 : STD_LOGIC; 
  signal data_array_13_mux0000_27_Q : STD_LOGIC; 
  signal data_array_13_mux0000_29_Q : STD_LOGIC; 
  signal data_array_13_mux0000_31_Q : STD_LOGIC; 
  signal data_array_14_mux0000_27_Q : STD_LOGIC; 
  signal data_array_14_mux0000_29_Q : STD_LOGIC; 
  signal data_array_14_mux0000_31_Q : STD_LOGIC; 
  signal data_array_15_mux0000_27_Q : STD_LOGIC; 
  signal data_array_15_mux0000_31_Q : STD_LOGIC; 
  signal data_array_16_mux0000_27_Q : STD_LOGIC; 
  signal data_array_16_mux0000_31_Q : STD_LOGIC; 
  signal data_array_17_mux0000_27_Q : STD_LOGIC; 
  signal data_array_17_mux0000_31_Q : STD_LOGIC; 
  signal pg_ctrl_i_XSize_9_811 : STD_LOGIC; 
  signal pg_ctrl_i_XSize_8_812 : STD_LOGIC; 
  signal pg_ctrl_i_XSize_7_813 : STD_LOGIC; 
  signal pg_ctrl_i_XSize_6_814 : STD_LOGIC; 
  signal pg_ctrl_i_XSize_5_815 : STD_LOGIC; 
  signal pg_ctrl_i_XSize_4_816 : STD_LOGIC; 
  signal pg_ctrl_i_XSize_3_817 : STD_LOGIC; 
  signal pg_ctrl_i_XSize_2_818 : STD_LOGIC; 
  signal pg_ctrl_i_XSize_1_819 : STD_LOGIC; 
  signal pg_ctrl_i_XSize_0_820 : STD_LOGIC; 
  signal TX_LL_MOSI_SOF_or0000_inv : STD_LOGIC; 
  signal TX_LL_MISO_BUSY_inv : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal N13 : STD_LOGIC; 
  signal N14 : STD_LOGIC; 
  signal N15 : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal N17 : STD_LOGIC; 
  signal N18 : STD_LOGIC; 
  signal N19 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal N21 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal N23 : STD_LOGIC; 
  signal N24 : STD_LOGIC; 
  signal N25 : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal N27 : STD_LOGIC; 
  signal N28 : STD_LOGIC; 
  signal N29 : STD_LOGIC; 
  signal N30 : STD_LOGIC; 
  signal N31 : STD_LOGIC; 
  signal N32 : STD_LOGIC; 
  signal N33 : STD_LOGIC; 
  signal N34 : STD_LOGIC; 
  signal N35 : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal N37 : STD_LOGIC; 
  signal N38 : STD_LOGIC; 
  signal N39 : STD_LOGIC; 
  signal N40 : STD_LOGIC; 
  signal N41 : STD_LOGIC; 
  signal N42 : STD_LOGIC; 
  signal N43 : STD_LOGIC; 
  signal N44 : STD_LOGIC; 
  signal N45 : STD_LOGIC; 
  signal N46 : STD_LOGIC; 
  signal N47 : STD_LOGIC; 
  signal N48 : STD_LOGIC; 
  signal N49 : STD_LOGIC; 
  signal N50 : STD_LOGIC; 
  signal N51 : STD_LOGIC; 
  signal N53 : STD_LOGIC; 
  signal N54 : STD_LOGIC; 
  signal N55 : STD_LOGIC; 
  signal N56 : STD_LOGIC; 
  signal N57 : STD_LOGIC; 
  signal N58 : STD_LOGIC; 
  signal N59 : STD_LOGIC; 
  signal N60 : STD_LOGIC; 
  signal N61 : STD_LOGIC; 
  signal N62 : STD_LOGIC; 
  signal N63 : STD_LOGIC; 
  signal N64 : STD_LOGIC; 
  signal N65 : STD_LOGIC; 
  signal N66 : STD_LOGIC; 
  signal N67 : STD_LOGIC; 
  signal N68 : STD_LOGIC; 
  signal N70 : STD_LOGIC; 
  signal N71 : STD_LOGIC; 
  signal N72 : STD_LOGIC; 
  signal N73 : STD_LOGIC; 
  signal N75 : STD_LOGIC; 
  signal N76 : STD_LOGIC; 
  signal N77 : STD_LOGIC; 
  signal N78 : STD_LOGIC; 
  signal N79 : STD_LOGIC; 
  signal N80 : STD_LOGIC; 
  signal N81 : STD_LOGIC; 
  signal N82 : STD_LOGIC; 
  signal N83 : STD_LOGIC; 
  signal N84 : STD_LOGIC; 
  signal N85 : STD_LOGIC; 
  signal N86 : STD_LOGIC; 
  signal N87 : STD_LOGIC; 
  signal N88 : STD_LOGIC; 
  signal N89 : STD_LOGIC; 
  signal N90 : STD_LOGIC; 
  signal N91 : STD_LOGIC; 
  signal N92 : STD_LOGIC; 
  signal N93 : STD_LOGIC; 
  signal N94 : STD_LOGIC; 
  signal N95 : STD_LOGIC; 
  signal N96 : STD_LOGIC; 
  signal N97 : STD_LOGIC; 
  signal N98 : STD_LOGIC; 
  signal N100 : STD_LOGIC; 
  signal N101 : STD_LOGIC; 
  signal N102 : STD_LOGIC; 
  signal N103 : STD_LOGIC; 
  signal N104 : STD_LOGIC; 
  signal N105 : STD_LOGIC; 
  signal N106 : STD_LOGIC; 
  signal N107 : STD_LOGIC; 
  signal N108 : STD_LOGIC; 
  signal N111 : STD_LOGIC; 
  signal N112 : STD_LOGIC; 
  signal N113 : STD_LOGIC; 
  signal N114 : STD_LOGIC; 
  signal N115 : STD_LOGIC; 
  signal N116 : STD_LOGIC; 
  signal N117 : STD_LOGIC; 
  signal N118 : STD_LOGIC; 
  signal N119 : STD_LOGIC; 
  signal N120 : STD_LOGIC; 
  signal Diag_State_FFd2_821 : STD_LOGIC; 
  signal Diag_State_FFd1_822 : STD_LOGIC; 
  signal N11 : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal N7 : STD_LOGIC; 
  signal N9 : STD_LOGIC; 
  signal N191 : STD_LOGIC; 
  signal N201 : STD_LOGIC; 
  signal N251 : STD_LOGIC; 
  signal N261 : STD_LOGIC; 
  signal N291 : STD_LOGIC; 
  signal N421 : STD_LOGIC; 
  signal N431 : STD_LOGIC; 
  signal N511 : STD_LOGIC; 
  signal N541 : STD_LOGIC; 
  signal N551 : STD_LOGIC; 
  signal N591 : STD_LOGIC; 
  signal N601 : STD_LOGIC; 
  signal N611 : STD_LOGIC; 
  signal N661 : STD_LOGIC; 
  signal N761 : STD_LOGIC; 
  signal N771 : STD_LOGIC; 
  signal N781 : STD_LOGIC; 
  signal N791 : STD_LOGIC; 
  signal N811 : STD_LOGIC; 
  signal N1001 : STD_LOGIC; 
  signal N1161 : STD_LOGIC; 
  signal N1181 : STD_LOGIC; 
  signal N1211 : STD_LOGIC; 
  signal N130 : STD_LOGIC; 
  signal N132 : STD_LOGIC; 
  signal N133 : STD_LOGIC; 
  signal N1411 : STD_LOGIC; 
  signal N145 : STD_LOGIC; 
  signal N147 : STD_LOGIC; 
  signal N149 : STD_LOGIC; 
  signal N163 : STD_LOGIC; 
  signal N164 : STD_LOGIC; 
  signal N168 : STD_LOGIC; 
  signal N172 : STD_LOGIC; 
  signal N176 : STD_LOGIC; 
  signal N177 : STD_LOGIC; 
  signal N178 : STD_LOGIC; 
  signal N180 : STD_LOGIC; 
  signal N183 : STD_LOGIC; 
  signal N185 : STD_LOGIC; 
  signal N189 : STD_LOGIC; 
  signal N190 : STD_LOGIC; 
  signal N192 : STD_LOGIC; 
  signal N198 : STD_LOGIC; 
  signal N200 : STD_LOGIC; 
  signal N2011 : STD_LOGIC; 
  signal N203 : STD_LOGIC; 
  signal N204 : STD_LOGIC; 
  signal N206 : STD_LOGIC; 
  signal N01 : STD_LOGIC; 
  signal N127 : STD_LOGIC; 
  signal N910 : STD_LOGIC; 
  signal N209 : STD_LOGIC; 
  signal N262 : STD_LOGIC; 
  signal N471 : STD_LOGIC; 
  signal N772 : STD_LOGIC; 
  signal N902 : STD_LOGIC; 
  signal N912 : STD_LOGIC; 
  signal N922 : STD_LOGIC; 
  signal N932 : STD_LOGIC; 
  signal N952 : STD_LOGIC; 
  signal N1012 : STD_LOGIC; 
  signal N1052 : STD_LOGIC; 
  signal N1072 : STD_LOGIC; 
  signal N1082 : STD_LOGIC; 
  signal N1092 : STD_LOGIC; 
  signal N1101 : STD_LOGIC; 
  signal N1113 : STD_LOGIC; 
  signal N1122 : STD_LOGIC; 
  signal N1132 : STD_LOGIC; 
  signal N1152 : STD_LOGIC; 
  signal N1162 : STD_LOGIC; 
  signal N1202 : STD_LOGIC; 
  signal N1212 : STD_LOGIC; 
  signal N1221 : STD_LOGIC; 
  signal N1241 : STD_LOGIC; 
  signal N1251 : STD_LOGIC; 
  signal N1261 : STD_LOGIC; 
  signal N1351 : STD_LOGIC; 
  signal N1412 : STD_LOGIC; 
  signal N1431 : STD_LOGIC; 
  signal N322 : STD_LOGIC; 
  signal N324 : STD_LOGIC; 
  signal N326 : STD_LOGIC; 
  signal N328 : STD_LOGIC; 
  signal N330 : STD_LOGIC; 
  signal N332 : STD_LOGIC; 
  signal N334 : STD_LOGIC; 
  signal N336 : STD_LOGIC; 
  signal N338 : STD_LOGIC; 
  signal N340 : STD_LOGIC; 
  signal N342 : STD_LOGIC; 
  signal N344 : STD_LOGIC; 
  signal N346 : STD_LOGIC; 
  signal N348 : STD_LOGIC; 
  signal N350 : STD_LOGIC; 
  signal N352 : STD_LOGIC; 
  signal N354 : STD_LOGIC; 
  signal N356 : STD_LOGIC; 
  signal N358 : STD_LOGIC; 
  signal N360 : STD_LOGIC; 
  signal N362 : STD_LOGIC; 
  signal N364 : STD_LOGIC; 
  signal N366 : STD_LOGIC; 
  signal N368 : STD_LOGIC; 
  signal control_eof_12_not0001_map1 : STD_LOGIC; 
  signal control_eof_12_not0001_map6 : STD_LOGIC; 
  signal N456 : STD_LOGIC; 
  signal N458 : STD_LOGIC; 
  signal N460 : STD_LOGIC; 
  signal N462 : STD_LOGIC; 
  signal N464 : STD_LOGIC; 
  signal N466 : STD_LOGIC; 
  signal N468 : STD_LOGIC; 
  signal N470 : STD_LOGIC; 
  signal N472 : STD_LOGIC; 
  signal N474 : STD_LOGIC; 
  signal N476 : STD_LOGIC; 
  signal N478 : STD_LOGIC; 
  signal N480 : STD_LOGIC; 
  signal N482 : STD_LOGIC; 
  signal N484 : STD_LOGIC; 
  signal N486 : STD_LOGIC; 
  signal N488 : STD_LOGIC; 
  signal N490 : STD_LOGIC; 
  signal N492 : STD_LOGIC; 
  signal N494 : STD_LOGIC; 
  signal N496 : STD_LOGIC; 
  signal N498 : STD_LOGIC; 
  signal N500 : STD_LOGIC; 
  signal control_eof_1_mux0000_map2 : STD_LOGIC; 
  signal ctrl_frame_dat_mux0000_7_map0 : STD_LOGIC; 
  signal ctrl_frame_dat_mux0000_7_map3 : STD_LOGIC; 
  signal ctrl_frame_dat_mux0000_7_map8 : STD_LOGIC; 
  signal Mmux_data_array0_7_mux000023_map1 : STD_LOGIC; 
  signal Mmux_data_array0_7_mux000023_map7 : STD_LOGIC; 
  signal Mmux_data_array0_4_mux00009_map0 : STD_LOGIC; 
  signal Mmux_data_array0_4_mux00009_map7 : STD_LOGIC; 
  signal Mmux_data_array0_4_mux00008_map0 : STD_LOGIC; 
  signal Mmux_data_array0_4_mux00008_map7 : STD_LOGIC; 
  signal Mmux_data_array0_4_mux000031_map0 : STD_LOGIC; 
  signal Mmux_data_array0_4_mux000031_map7 : STD_LOGIC; 
  signal Mmux_data_array0_4_mux000016_map0 : STD_LOGIC; 
  signal Mmux_data_array0_4_mux000016_map7 : STD_LOGIC; 
  signal Mmux_data_array0_4_mux000014_map0 : STD_LOGIC; 
  signal Mmux_data_array0_4_mux000014_map7 : STD_LOGIC; 
  signal Mmux_data_array0_4_mux000013_map0 : STD_LOGIC; 
  signal Mmux_data_array0_4_mux000013_map7 : STD_LOGIC; 
  signal N842 : STD_LOGIC; 
  signal N854 : STD_LOGIC; 
  signal N856 : STD_LOGIC; 
  signal N858 : STD_LOGIC; 
  signal N860 : STD_LOGIC; 
  signal N862 : STD_LOGIC; 
  signal N864 : STD_LOGIC; 
  signal N866 : STD_LOGIC; 
  signal N868 : STD_LOGIC; 
  signal N870 : STD_LOGIC; 
  signal N872 : STD_LOGIC; 
  signal N874 : STD_LOGIC; 
  signal N876 : STD_LOGIC; 
  signal N878 : STD_LOGIC; 
  signal control_eof_2_mux0000_map3 : STD_LOGIC; 
  signal N996 : STD_LOGIC; 
  signal N1000 : STD_LOGIC; 
  signal N1002 : STD_LOGIC; 
  signal N1004 : STD_LOGIC; 
  signal N1006 : STD_LOGIC; 
  signal N1008 : STD_LOGIC; 
  signal N1010 : STD_LOGIC; 
  signal N10121 : STD_LOGIC; 
  signal N1014 : STD_LOGIC; 
  signal N1016 : STD_LOGIC; 
  signal N1018 : STD_LOGIC; 
  signal N1020 : STD_LOGIC; 
  signal N1022 : STD_LOGIC; 
  signal N1024 : STD_LOGIC; 
  signal N1026 : STD_LOGIC; 
  signal N1028 : STD_LOGIC; 
  signal N1030 : STD_LOGIC; 
  signal N1032 : STD_LOGIC; 
  signal N1034 : STD_LOGIC; 
  signal N1036 : STD_LOGIC; 
  signal N1038 : STD_LOGIC; 
  signal N1040 : STD_LOGIC; 
  signal N1042 : STD_LOGIC; 
  signal N1044 : STD_LOGIC; 
  signal N1046 : STD_LOGIC; 
  signal N1048 : STD_LOGIC; 
  signal N1050 : STD_LOGIC; 
  signal N10521 : STD_LOGIC; 
  signal N1054 : STD_LOGIC; 
  signal N1056 : STD_LOGIC; 
  signal N1058 : STD_LOGIC; 
  signal N1060 : STD_LOGIC; 
  signal N1062 : STD_LOGIC; 
  signal N1064 : STD_LOGIC; 
  signal N1066 : STD_LOGIC; 
  signal N1068 : STD_LOGIC; 
  signal N1070 : STD_LOGIC; 
  signal N10721 : STD_LOGIC; 
  signal N1074 : STD_LOGIC; 
  signal N1076 : STD_LOGIC; 
  signal N1078 : STD_LOGIC; 
  signal N1080 : STD_LOGIC; 
  signal N10821 : STD_LOGIC; 
  signal N1084 : STD_LOGIC; 
  signal N1086 : STD_LOGIC; 
  signal N1088 : STD_LOGIC; 
  signal N1090 : STD_LOGIC; 
  signal N10921 : STD_LOGIC; 
  signal N1094 : STD_LOGIC; 
  signal N1096 : STD_LOGIC; 
  signal N1098 : STD_LOGIC; 
  signal N1100 : STD_LOGIC; 
  signal N1102 : STD_LOGIC; 
  signal N1104 : STD_LOGIC; 
  signal N1106 : STD_LOGIC; 
  signal N1112 : STD_LOGIC; 
  signal N1114 : STD_LOGIC; 
  signal N1116 : STD_LOGIC; 
  signal N1118 : STD_LOGIC; 
  signal N1120 : STD_LOGIC; 
  signal N11221 : STD_LOGIC; 
  signal N1124 : STD_LOGIC; 
  signal N1126 : STD_LOGIC; 
  signal N1128 : STD_LOGIC; 
  signal N1130 : STD_LOGIC; 
  signal N11321 : STD_LOGIC; 
  signal N1134 : STD_LOGIC; 
  signal N1136 : STD_LOGIC; 
  signal N1138 : STD_LOGIC; 
  signal N1140 : STD_LOGIC; 
  signal N1142 : STD_LOGIC; 
  signal N1144 : STD_LOGIC; 
  signal N1146 : STD_LOGIC; 
  signal N1148 : STD_LOGIC; 
  signal N1150 : STD_LOGIC; 
  signal N11521 : STD_LOGIC; 
  signal N1154 : STD_LOGIC; 
  signal N1156 : STD_LOGIC; 
  signal N1184 : STD_LOGIC; 
  signal N1186 : STD_LOGIC; 
  signal N1188 : STD_LOGIC; 
  signal N1190 : STD_LOGIC; 
  signal N1192 : STD_LOGIC; 
  signal N1194 : STD_LOGIC; 
  signal ctrl_frame_dat_mux0000_27_map7 : STD_LOGIC; 
  signal ctrl_frame_dat_mux0000_26_map4 : STD_LOGIC; 
  signal ctrl_frame_dat_mux0000_26_map7 : STD_LOGIC; 
  signal N1237 : STD_LOGIC; 
  signal N1240 : STD_LOGIC; 
  signal N1243 : STD_LOGIC; 
  signal N1246 : STD_LOGIC; 
  signal N1249 : STD_LOGIC; 
  signal Mmux_data_array0_7_mux000029_map8 : STD_LOGIC; 
  signal N1490 : STD_LOGIC; 
  signal DONE_mux0001_map6 : STD_LOGIC; 
  signal DONE_mux0001_map9 : STD_LOGIC; 
  signal DONE_mux0001_map14 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux00008_map6 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux00008_map8 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux00004_map6 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux00004_map8 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux000032_map6 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux000032_map8 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux000028_map6 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux000028_map8 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux000027_map6 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux000027_map8 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux000023_map6 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux000023_map8 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux000015_map6 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux000015_map8 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux000011_map6 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux000011_map8 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux000010_map6 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux000010_map8 : STD_LOGIC; 
  signal ctrl_frame_dat_mux0000_6_map5 : STD_LOGIC; 
  signal ctrl_frame_dat_mux0000_6_map7 : STD_LOGIC; 
  signal TagCnt_L_mux0000_7_map3 : STD_LOGIC; 
  signal TagCnt_L_mux0000_7_map9 : STD_LOGIC; 
  signal TagCnt_L_mux0000_7_map11 : STD_LOGIC; 
  signal N1858 : STD_LOGIC; 
  signal N1891 : STD_LOGIC; 
  signal N1893 : STD_LOGIC; 
  signal N1895 : STD_LOGIC; 
  signal N1897 : STD_LOGIC; 
  signal N1899 : STD_LOGIC; 
  signal N1901 : STD_LOGIC; 
  signal N1903 : STD_LOGIC; 
  signal N1905 : STD_LOGIC; 
  signal N1907 : STD_LOGIC; 
  signal N1909 : STD_LOGIC; 
  signal N1911 : STD_LOGIC; 
  signal N1913 : STD_LOGIC; 
  signal N1915 : STD_LOGIC; 
  signal N1917 : STD_LOGIC; 
  signal N1919 : STD_LOGIC; 
  signal N1921 : STD_LOGIC; 
  signal N1923 : STD_LOGIC; 
  signal N1925 : STD_LOGIC; 
  signal N1927 : STD_LOGIC; 
  signal N1929 : STD_LOGIC; 
  signal N1931 : STD_LOGIC; 
  signal N1933 : STD_LOGIC; 
  signal N1935 : STD_LOGIC; 
  signal N1937 : STD_LOGIC; 
  signal N1939 : STD_LOGIC; 
  signal N1941 : STD_LOGIC; 
  signal N1943 : STD_LOGIC; 
  signal N1945 : STD_LOGIC; 
  signal N1947 : STD_LOGIC; 
  signal N1949 : STD_LOGIC; 
  signal N1951 : STD_LOGIC; 
  signal N1953 : STD_LOGIC; 
  signal N1955 : STD_LOGIC; 
  signal N1959 : STD_LOGIC; 
  signal N1961 : STD_LOGIC; 
  signal N1963 : STD_LOGIC; 
  signal N1965 : STD_LOGIC; 
  signal N1967 : STD_LOGIC; 
  signal N1969 : STD_LOGIC; 
  signal N1971 : STD_LOGIC; 
  signal N1973 : STD_LOGIC; 
  signal N1975 : STD_LOGIC; 
  signal N1977 : STD_LOGIC; 
  signal N1979 : STD_LOGIC; 
  signal N1981 : STD_LOGIC; 
  signal N1983 : STD_LOGIC; 
  signal N1985 : STD_LOGIC; 
  signal mux103_map8 : STD_LOGIC; 
  signal mux10120_map8 : STD_LOGIC; 
  signal mux1011_map8 : STD_LOGIC; 
  signal control_eof_11_mux0000_map8 : STD_LOGIC; 
  signal N2140 : STD_LOGIC; 
  signal Acq_Number_mux0000_0_1_map1 : STD_LOGIC; 
  signal Acq_Number_mux0000_0_1_map12 : STD_LOGIC; 
  signal Acq_Number_mux0000_0_1_map19 : STD_LOGIC; 
  signal Diag_State_FFd1_In_map2 : STD_LOGIC; 
  signal Diag_State_FFd1_In_map8 : STD_LOGIC; 
  signal Diag_State_FFd1_In_map9 : STD_LOGIC; 
  signal N2261 : STD_LOGIC; 
  signal pg_ctrl_i_Trig_mux0001_map7 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_mux0001_7_map4 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_mux0001_7_map8 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_mux0001_7_map15 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_mux0001_7_map19 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_mux0001_7_map20 : STD_LOGIC; 
  signal N2345 : STD_LOGIC; 
  signal N2347 : STD_LOGIC; 
  signal Diag_State_cmp_eq0015_map5 : STD_LOGIC; 
  signal Diag_State_cmp_eq0015_map12 : STD_LOGIC; 
  signal Diag_State_cmp_eq0015_map20 : STD_LOGIC; 
  signal Diag_State_cmp_eq0015_map27 : STD_LOGIC; 
  signal N2409 : STD_LOGIC; 
  signal N2411 : STD_LOGIC; 
  signal N2413 : STD_LOGIC; 
  signal N2415 : STD_LOGIC; 
  signal N2417 : STD_LOGIC; 
  signal N2419 : STD_LOGIC; 
  signal N2421 : STD_LOGIC; 
  signal N2423 : STD_LOGIC; 
  signal N2425 : STD_LOGIC; 
  signal N2427 : STD_LOGIC; 
  signal N2429 : STD_LOGIC; 
  signal N2431 : STD_LOGIC; 
  signal N2433 : STD_LOGIC; 
  signal N2435 : STD_LOGIC; 
  signal N2437 : STD_LOGIC; 
  signal N2439 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_mux0001_6_map3 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_mux0001_6_map8 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_mux0001_6_map14 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_mux0001_5_map3 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_mux0001_5_map8 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_mux0001_5_map10 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_mux0001_5_map12 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_mux0001_5_map21 : STD_LOGIC; 
  signal Diag_State_FFd2_In_map2 : STD_LOGIC; 
  signal Diag_State_FFd2_In_map5 : STD_LOGIC; 
  signal Diag_State_FFd2_In_map13 : STD_LOGIC; 
  signal Diag_State_FFd2_In_map22 : STD_LOGIC; 
  signal Diag_State_FFd2_In_map34 : STD_LOGIC; 
  signal data_frame_dat_26_mux0001_map12 : STD_LOGIC; 
  signal data_frame_dat_26_mux0001_map16 : STD_LOGIC; 
  signal data_frame_dat_26_mux0001_map19 : STD_LOGIC; 
  signal data_frame_dat_26_mux0001_map22 : STD_LOGIC; 
  signal data_frame_dat_25_mux0001_map4 : STD_LOGIC; 
  signal data_frame_dat_25_mux0001_map6 : STD_LOGIC; 
  signal data_frame_dat_25_mux0001_map10 : STD_LOGIC; 
  signal data_frame_dat_25_mux0001_map11 : STD_LOGIC; 
  signal data_frame_dat_20_mux0003_map3 : STD_LOGIC; 
  signal data_frame_dat_19_mux0003_map3 : STD_LOGIC; 
  signal data_frame_dat_18_mux0003_map3 : STD_LOGIC; 
  signal data_frame_dat_17_mux0003_map3 : STD_LOGIC; 
  signal data_frame_dat_16_mux0003_map3 : STD_LOGIC; 
  signal data_frame_dat_24_mux0001_map2 : STD_LOGIC; 
  signal data_frame_dat_24_mux0001_map9 : STD_LOGIC; 
  signal N2909 : STD_LOGIC; 
  signal N2910 : STD_LOGIC; 
  signal data_frame_dat_30_mux0001_map3 : STD_LOGIC; 
  signal data_frame_dat_30_mux0001_map8 : STD_LOGIC; 
  signal data_frame_dat_29_mux0001_map3 : STD_LOGIC; 
  signal data_frame_dat_29_mux0001_map8 : STD_LOGIC; 
  signal data_frame_dat_28_mux0001_map3 : STD_LOGIC; 
  signal data_frame_dat_28_mux0001_map8 : STD_LOGIC; 
  signal data_frame_dat_27_mux0001_map3 : STD_LOGIC; 
  signal data_frame_dat_27_mux0001_map8 : STD_LOGIC; 
  signal data_frame_dat_23_mux0003_map0 : STD_LOGIC; 
  signal data_frame_dat_23_mux0003_map10 : STD_LOGIC; 
  signal data_frame_dat_22_mux0003_map0 : STD_LOGIC; 
  signal data_frame_dat_22_mux0003_map10 : STD_LOGIC; 
  signal data_frame_dat_21_mux0003_map0 : STD_LOGIC; 
  signal data_frame_dat_21_mux0003_map10 : STD_LOGIC; 
  signal data_frame_dat_12_mux0002_map0 : STD_LOGIC; 
  signal data_frame_dat_12_mux0002_map5 : STD_LOGIC; 
  signal data_frame_dat_12_mux0002_map6 : STD_LOGIC; 
  signal data_frame_dat_12_mux0002_map10 : STD_LOGIC; 
  signal data_frame_dat_10_mux0002_map0 : STD_LOGIC; 
  signal data_frame_dat_10_mux0002_map5 : STD_LOGIC; 
  signal data_frame_dat_10_mux0002_map8 : STD_LOGIC; 
  signal data_frame_dat_10_mux0002_map12 : STD_LOGIC; 
  signal data_frame_dat_7_mux0003_map0 : STD_LOGIC; 
  signal data_frame_dat_7_mux0003_map6 : STD_LOGIC; 
  signal data_frame_dat_7_mux0003_map14 : STD_LOGIC; 
  signal data_frame_dat_6_mux0003_map0 : STD_LOGIC; 
  signal data_frame_dat_6_mux0003_map6 : STD_LOGIC; 
  signal data_frame_dat_6_mux0003_map14 : STD_LOGIC; 
  signal data_frame_dat_5_mux0003_map0 : STD_LOGIC; 
  signal data_frame_dat_5_mux0003_map6 : STD_LOGIC; 
  signal data_frame_dat_5_mux0003_map14 : STD_LOGIC; 
  signal data_frame_dat_14_mux0002_map6 : STD_LOGIC; 
  signal data_frame_dat_14_mux0002_map9 : STD_LOGIC; 
  signal data_frame_dat_14_mux0002_map13 : STD_LOGIC; 
  signal data_frame_dat_14_mux0002_map14 : STD_LOGIC; 
  signal data_frame_dat_11_mux0002_map0 : STD_LOGIC; 
  signal data_frame_dat_11_mux0002_map12 : STD_LOGIC; 
  signal data_frame_dat_11_mux0002_map14 : STD_LOGIC; 
  signal data_frame_dat_8_mux0002_map0 : STD_LOGIC; 
  signal data_frame_dat_8_mux0002_map7 : STD_LOGIC; 
  signal data_frame_dat_8_mux0002_map12 : STD_LOGIC; 
  signal data_frame_dat_8_mux0002_map16 : STD_LOGIC; 
  signal data_frame_dat_15_mux0002_map4 : STD_LOGIC; 
  signal data_frame_dat_15_mux0002_map10 : STD_LOGIC; 
  signal data_frame_dat_15_mux0002_map13 : STD_LOGIC; 
  signal data_frame_dat_15_mux0002_map20 : STD_LOGIC; 
  signal data_frame_dat_9_mux0002_map0 : STD_LOGIC; 
  signal data_frame_dat_9_mux0002_map9 : STD_LOGIC; 
  signal data_frame_dat_9_mux0002_map17 : STD_LOGIC; 
  signal data_frame_dat_9_mux0002_map18 : STD_LOGIC; 
  signal data_frame_dat_13_mux0002_map4 : STD_LOGIC; 
  signal data_frame_dat_13_mux0002_map10 : STD_LOGIC; 
  signal data_frame_dat_13_mux0002_map13 : STD_LOGIC; 
  signal data_frame_dat_13_mux0002_map17 : STD_LOGIC; 
  signal data_frame_dat_13_mux0002_map22 : STD_LOGIC; 
  signal data_frame_dat_13_mux0002_map23 : STD_LOGIC; 
  signal data_frame_dat_4_mux0003_map10 : STD_LOGIC; 
  signal data_frame_dat_4_mux0003_map16 : STD_LOGIC; 
  signal data_frame_dat_3_mux0003_map10 : STD_LOGIC; 
  signal data_frame_dat_3_mux0003_map16 : STD_LOGIC; 
  signal data_frame_dat_2_mux0003_map10 : STD_LOGIC; 
  signal data_frame_dat_2_mux0003_map16 : STD_LOGIC; 
  signal data_frame_dat_1_mux0003_map10 : STD_LOGIC; 
  signal data_frame_dat_1_mux0003_map16 : STD_LOGIC; 
  signal data_frame_dat_0_mux0003_map10 : STD_LOGIC; 
  signal data_frame_dat_0_mux0003_map16 : STD_LOGIC; 
  signal data_frame_dat_31_mux0001_map1 : STD_LOGIC; 
  signal data_frame_dat_31_mux0001_map6 : STD_LOGIC; 
  signal data_frame_dat_31_mux0001_map8 : STD_LOGIC; 
  signal XCnt_L_mux0001_7_map7 : STD_LOGIC; 
  signal N3855 : STD_LOGIC; 
  signal N3871 : STD_LOGIC; 
  signal N3872 : STD_LOGIC; 
  signal N3897 : STD_LOGIC; 
  signal N3906 : STD_LOGIC; 
  signal ZCnt_not0002_map0 : STD_LOGIC; 
  signal ZCnt_not0002_map2 : STD_LOGIC; 
  signal XCnt_not0002_map0 : STD_LOGIC; 
  signal XCnt_not0002_map4 : STD_LOGIC; 
  signal XCnt_not0002_map6 : STD_LOGIC; 
  signal YCnt_not0002_map6 : STD_LOGIC; 
  signal YCnt_not0002_map8 : STD_LOGIC; 
  signal YCnt_not0002_map10 : STD_LOGIC; 
  signal TagCnt_not0002_map1 : STD_LOGIC; 
  signal TagCnt_not0002_map4 : STD_LOGIC; 
  signal TagCnt_not0002_map9 : STD_LOGIC; 
  signal TagCnt_not0002_map15 : STD_LOGIC; 
  signal TagCnt_not0002_map16 : STD_LOGIC; 
  signal done_v_not0001_map3 : STD_LOGIC; 
  signal done_v_not0001_map7 : STD_LOGIC; 
  signal done_v_not0001_map10 : STD_LOGIC; 
  signal N4078 : STD_LOGIC; 
  signal N4079 : STD_LOGIC; 
  signal N4080 : STD_LOGIC; 
  signal N4081 : STD_LOGIC; 
  signal N4082 : STD_LOGIC; 
  signal N4083 : STD_LOGIC; 
  signal N4084 : STD_LOGIC; 
  signal N4085 : STD_LOGIC; 
  signal N4086 : STD_LOGIC; 
  signal N4087 : STD_LOGIC; 
  signal N4088 : STD_LOGIC; 
  signal N4089 : STD_LOGIC; 
  signal N4090 : STD_LOGIC; 
  signal N4091 : STD_LOGIC; 
  signal N4092 : STD_LOGIC; 
  signal N4093 : STD_LOGIC; 
  signal N4094 : STD_LOGIC; 
  signal N4095 : STD_LOGIC; 
  signal N4096 : STD_LOGIC; 
  signal N4097 : STD_LOGIC; 
  signal N4098 : STD_LOGIC; 
  signal N4099 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_2_rt_823 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_3_rt_824 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_4_rt_825 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_5_rt_826 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_6_rt_827 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_7_rt_828 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_8_rt_829 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_9_rt_830 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_10_rt_831 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_11_rt_832 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_12_rt_833 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_13_rt_834 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_14_rt_835 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_15_rt_836 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_16_rt_837 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_17_rt_838 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_18_rt_839 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_19_rt_840 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_20_rt_841 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_21_rt_842 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_22_rt_843 : STD_LOGIC; 
  signal Madd_nxt_XCnt_mux0000_cy_3_rt_844 : STD_LOGIC; 
  signal Madd_nxt_XCnt_mux0000_cy_4_rt_845 : STD_LOGIC; 
  signal Madd_nxt_XCnt_mux0000_cy_5_rt_846 : STD_LOGIC; 
  signal Madd_nxt_XCnt_mux0000_cy_6_rt_847 : STD_LOGIC; 
  signal Madd_nxt_XCnt_mux0000_cy_7_rt_848 : STD_LOGIC; 
  signal Madd_nxt_XCnt_mux0000_cy_8_rt_849 : STD_LOGIC; 
  signal Madd_nxt_TagCnt_mux0000_cy_3_rt_850 : STD_LOGIC; 
  signal Madd_nxt_TagCnt_mux0000_cy_4_rt_851 : STD_LOGIC; 
  signal Madd_nxt_TagCnt_mux0000_cy_5_rt_852 : STD_LOGIC; 
  signal Madd_nxt_TagCnt_mux0000_cy_6_rt_853 : STD_LOGIC; 
  signal Madd_ZCnt_L_share0000_cy_2_rt_854 : STD_LOGIC; 
  signal Madd_ZCnt_L_share0000_cy_3_rt_855 : STD_LOGIC; 
  signal Madd_ZCnt_L_share0000_cy_4_rt_856 : STD_LOGIC; 
  signal Madd_ZCnt_L_share0000_cy_5_rt_857 : STD_LOGIC; 
  signal Madd_ZCnt_L_share0000_cy_6_rt_858 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_1_rt_859 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_2_rt_860 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_3_rt_861 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_4_rt_862 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_5_rt_863 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_6_rt_864 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_7_rt_865 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_8_rt_866 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_9_rt_867 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_10_rt_868 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_11_rt_869 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_12_rt_870 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_13_rt_871 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_14_rt_872 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_15_rt_873 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_16_rt_874 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_17_rt_875 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_18_rt_876 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_19_rt_877 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_20_rt_878 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_21_rt_879 : STD_LOGIC; 
  signal Madd_image_pause_cnt_addsub0000_cy_1_rt_880 : STD_LOGIC; 
  signal Madd_image_pause_cnt_addsub0000_cy_2_rt_881 : STD_LOGIC; 
  signal Madd_image_pause_cnt_addsub0000_cy_3_rt_882 : STD_LOGIC; 
  signal Madd_image_pause_cnt_addsub0000_cy_4_rt_883 : STD_LOGIC; 
  signal Madd_image_pause_cnt_addsub0000_cy_5_rt_884 : STD_LOGIC; 
  signal Madd_image_pause_cnt_addsub0000_cy_6_rt_885 : STD_LOGIC; 
  signal Madd_image_pause_cnt_addsub0000_cy_7_rt_886 : STD_LOGIC; 
  signal Madd_image_pause_cnt_addsub0000_cy_8_rt_887 : STD_LOGIC; 
  signal Madd_image_pause_cnt_addsub0000_cy_9_rt_888 : STD_LOGIC; 
  signal Madd_image_pause_cnt_addsub0000_cy_10_rt_889 : STD_LOGIC; 
  signal Madd_image_pause_cnt_addsub0000_cy_11_rt_890 : STD_LOGIC; 
  signal Madd_image_pause_cnt_addsub0000_cy_12_rt_891 : STD_LOGIC; 
  signal Madd_image_pause_cnt_addsub0000_cy_13_rt_892 : STD_LOGIC; 
  signal Madd_image_pause_cnt_addsub0000_cy_14_rt_893 : STD_LOGIC; 
  signal Msub_diag_cnt_addsub0000_cy_0_rt_894 : STD_LOGIC; 
  signal Mcompar_diag_cnt_cmp_lt0000_cy_0_rt_895 : STD_LOGIC; 
  signal Madd_nxt_XCnt_mux0000_xor_9_rt_896 : STD_LOGIC; 
  signal Madd_nxt_TagCnt_mux0000_xor_7_rt_897 : STD_LOGIC; 
  signal Madd_ZCnt_L_share0000_xor_7_rt_898 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_xor_22_rt_899 : STD_LOGIC; 
  signal Madd_image_pause_cnt_addsub0000_xor_15_rt_900 : STD_LOGIC; 
  signal N4102 : STD_LOGIC; 
  signal N4104 : STD_LOGIC; 
  signal N4105 : STD_LOGIC; 
  signal N4107 : STD_LOGIC; 
  signal N4109 : STD_LOGIC; 
  signal N4111 : STD_LOGIC; 
  signal N4112 : STD_LOGIC; 
  signal N4113 : STD_LOGIC; 
  signal N4115 : STD_LOGIC; 
  signal N4117 : STD_LOGIC; 
  signal N4119 : STD_LOGIC; 
  signal N4121 : STD_LOGIC; 
  signal N4123 : STD_LOGIC; 
  signal N4125 : STD_LOGIC; 
  signal N4127 : STD_LOGIC; 
  signal N4129 : STD_LOGIC; 
  signal N4131 : STD_LOGIC; 
  signal N4133 : STD_LOGIC; 
  signal N4135 : STD_LOGIC; 
  signal N4137 : STD_LOGIC; 
  signal N4139 : STD_LOGIC; 
  signal N4141 : STD_LOGIC; 
  signal N4143 : STD_LOGIC; 
  signal N4145 : STD_LOGIC; 
  signal N4147 : STD_LOGIC; 
  signal N4149 : STD_LOGIC; 
  signal N4151 : STD_LOGIC; 
  signal N4153 : STD_LOGIC; 
  signal N4155 : STD_LOGIC; 
  signal N4157 : STD_LOGIC; 
  signal N4159 : STD_LOGIC; 
  signal N4161 : STD_LOGIC; 
  signal N4163 : STD_LOGIC; 
  signal N4165 : STD_LOGIC; 
  signal N4167 : STD_LOGIC; 
  signal N4169 : STD_LOGIC; 
  signal N4171 : STD_LOGIC; 
  signal N4173 : STD_LOGIC; 
  signal N4175 : STD_LOGIC; 
  signal N4179 : STD_LOGIC; 
  signal N4181 : STD_LOGIC; 
  signal N4183 : STD_LOGIC; 
  signal N4185 : STD_LOGIC; 
  signal N4187 : STD_LOGIC; 
  signal N4189 : STD_LOGIC; 
  signal N4191 : STD_LOGIC; 
  signal N4196 : STD_LOGIC; 
  signal N4198 : STD_LOGIC; 
  signal N4200 : STD_LOGIC; 
  signal N4202 : STD_LOGIC; 
  signal N4204 : STD_LOGIC; 
  signal N4206 : STD_LOGIC; 
  signal N4208 : STD_LOGIC; 
  signal N4210 : STD_LOGIC; 
  signal N4212 : STD_LOGIC; 
  signal N4214 : STD_LOGIC; 
  signal N4220 : STD_LOGIC; 
  signal N4232 : STD_LOGIC; 
  signal N4234 : STD_LOGIC; 
  signal N4236 : STD_LOGIC; 
  signal N4238 : STD_LOGIC; 
  signal N4240 : STD_LOGIC; 
  signal N4242 : STD_LOGIC; 
  signal N4244 : STD_LOGIC; 
  signal N4246 : STD_LOGIC; 
  signal N4248 : STD_LOGIC; 
  signal N4249 : STD_LOGIC; 
  signal N4251 : STD_LOGIC; 
  signal N4253 : STD_LOGIC; 
  signal N4255 : STD_LOGIC; 
  signal N4257 : STD_LOGIC; 
  signal N4261 : STD_LOGIC; 
  signal N4263 : STD_LOGIC; 
  signal N4264 : STD_LOGIC; 
  signal N4265 : STD_LOGIC; 
  signal N4266 : STD_LOGIC; 
  signal N4267 : STD_LOGIC; 
  signal N4268 : STD_LOGIC; 
  signal N4269 : STD_LOGIC; 
  signal N4270 : STD_LOGIC; 
  signal N4271 : STD_LOGIC; 
  signal N4272 : STD_LOGIC; 
  signal N4273 : STD_LOGIC; 
  signal N4274 : STD_LOGIC; 
  signal N4275 : STD_LOGIC; 
  signal N4276 : STD_LOGIC; 
  signal N4277 : STD_LOGIC; 
  signal N4278 : STD_LOGIC; 
  signal N4279 : STD_LOGIC; 
  signal N4280 : STD_LOGIC; 
  signal N4281 : STD_LOGIC; 
  signal N4282 : STD_LOGIC; 
  signal N4283 : STD_LOGIC; 
  signal N4284 : STD_LOGIC; 
  signal N4285 : STD_LOGIC; 
  signal N4286 : STD_LOGIC; 
  signal N4287 : STD_LOGIC; 
  signal N4288 : STD_LOGIC; 
  signal N4289 : STD_LOGIC; 
  signal N4290 : STD_LOGIC; 
  signal N4291 : STD_LOGIC; 
  signal N4292 : STD_LOGIC; 
  signal N4293 : STD_LOGIC; 
  signal N4294 : STD_LOGIC; 
  signal N4295 : STD_LOGIC; 
  signal N4296 : STD_LOGIC; 
  signal N4297 : STD_LOGIC; 
  signal N4298 : STD_LOGIC; 
  signal N4299 : STD_LOGIC; 
  signal N4300 : STD_LOGIC; 
  signal N4301 : STD_LOGIC; 
  signal N4302 : STD_LOGIC; 
  signal N4303 : STD_LOGIC; 
  signal N4304 : STD_LOGIC; 
  signal N4305 : STD_LOGIC; 
  signal N4306 : STD_LOGIC; 
  signal N4307 : STD_LOGIC; 
  signal N4308 : STD_LOGIC; 
  signal N4309 : STD_LOGIC; 
  signal N4310 : STD_LOGIC; 
  signal N4311 : STD_LOGIC; 
  signal N4312 : STD_LOGIC; 
  signal N4313 : STD_LOGIC; 
  signal N4314 : STD_LOGIC; 
  signal N4315 : STD_LOGIC; 
  signal N4316 : STD_LOGIC; 
  signal N4317 : STD_LOGIC; 
  signal N4318 : STD_LOGIC; 
  signal N4319 : STD_LOGIC; 
  signal N4320 : STD_LOGIC; 
  signal N4321 : STD_LOGIC; 
  signal N4322 : STD_LOGIC; 
  signal N4323 : STD_LOGIC; 
  signal N4324 : STD_LOGIC; 
  signal N4325 : STD_LOGIC; 
  signal N4326 : STD_LOGIC; 
  signal N4327 : STD_LOGIC; 
  signal N4328 : STD_LOGIC; 
  signal N4329 : STD_LOGIC; 
  signal N4330 : STD_LOGIC; 
  signal N4331 : STD_LOGIC; 
  signal N4332 : STD_LOGIC; 
  signal N4333 : STD_LOGIC; 
  signal N4334 : STD_LOGIC; 
  signal N4335 : STD_LOGIC; 
  signal N4336 : STD_LOGIC; 
  signal N4337 : STD_LOGIC; 
  signal N4338 : STD_LOGIC; 
  signal N4339 : STD_LOGIC; 
  signal N4340 : STD_LOGIC; 
  signal N4341 : STD_LOGIC; 
  signal N4342 : STD_LOGIC; 
  signal N4343 : STD_LOGIC; 
  signal N4344 : STD_LOGIC; 
  signal N4345 : STD_LOGIC; 
  signal N4346 : STD_LOGIC; 
  signal N4347 : STD_LOGIC; 
  signal N4348 : STD_LOGIC; 
  signal N4349 : STD_LOGIC; 
  signal N4350 : STD_LOGIC; 
  signal N4351 : STD_LOGIC; 
  signal N4352 : STD_LOGIC; 
  signal N4353 : STD_LOGIC; 
  signal N4354 : STD_LOGIC; 
  signal N4355 : STD_LOGIC; 
  signal N4356 : STD_LOGIC; 
  signal N4357 : STD_LOGIC; 
  signal N4358 : STD_LOGIC; 
  signal N4359 : STD_LOGIC; 
  signal N4360 : STD_LOGIC; 
  signal N4361 : STD_LOGIC; 
  signal N4362 : STD_LOGIC; 
  signal N4365 : STD_LOGIC; 
  signal N4366 : STD_LOGIC; 
  signal N4367 : STD_LOGIC; 
  signal N4368 : STD_LOGIC; 
  signal N4369 : STD_LOGIC; 
  signal N4370 : STD_LOGIC; 
  signal N4371 : STD_LOGIC; 
  signal N4372 : STD_LOGIC; 
  signal N4373 : STD_LOGIC; 
  signal N4374 : STD_LOGIC; 
  signal N4375 : STD_LOGIC; 
  signal N4376 : STD_LOGIC; 
  signal N4377 : STD_LOGIC; 
  signal N4378 : STD_LOGIC; 
  signal N4379 : STD_LOGIC; 
  signal N4380 : STD_LOGIC; 
  signal N4381 : STD_LOGIC; 
  signal N4382 : STD_LOGIC; 
  signal N4383 : STD_LOGIC; 
  signal N4384 : STD_LOGIC; 
  signal N4385 : STD_LOGIC; 
  signal N4386 : STD_LOGIC; 
  signal N4387 : STD_LOGIC; 
  signal N4388 : STD_LOGIC; 
  signal N4389 : STD_LOGIC; 
  signal N4390 : STD_LOGIC; 
  signal N4391 : STD_LOGIC; 
  signal N4392 : STD_LOGIC; 
  signal N4393 : STD_LOGIC; 
  signal N4394 : STD_LOGIC; 
  signal N4395 : STD_LOGIC; 
  signal N4396 : STD_LOGIC; 
  signal N4397 : STD_LOGIC; 
  signal N4398 : STD_LOGIC; 
  signal N4399 : STD_LOGIC; 
  signal N4400 : STD_LOGIC; 
  signal N4401 : STD_LOGIC; 
  signal N4402 : STD_LOGIC; 
  signal N4403 : STD_LOGIC; 
  signal N4404 : STD_LOGIC; 
  signal N4405 : STD_LOGIC; 
  signal N4406 : STD_LOGIC; 
  signal N4407 : STD_LOGIC; 
  signal N4408 : STD_LOGIC; 
  signal N4409 : STD_LOGIC; 
  signal N4410 : STD_LOGIC; 
  signal N4411 : STD_LOGIC; 
  signal N4412 : STD_LOGIC; 
  signal NlwRenamedSig_OI_TX_LL_MOSI_DREM : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal nxt_ZCnt_mux0000 : STD_LOGIC_VECTOR ( 23 downto 1 ); 
  signal Acq_Number : STD_LOGIC_VECTOR ( 22 downto 0 ); 
  signal nxt_XCnt_mux0000 : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal image_pause_cnt_addsub0000 : STD_LOGIC_VECTOR ( 15 downto 1 ); 
  signal image_pause_cnt_mux0000 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal XCnt_mux0001 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal diag_cnt : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal diag_cnt_addsub0000 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal data_frame_drem_mux0002 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal YCnt_mux0002 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal data_frame_drem : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal TX_LL_MOSI_DREM_mux0001 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal TagCnt_L_mux0000 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal data_frame_dat : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal TX_LL_MOSI_DATA_mux0001 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal pg_ctrl_i_TagSize_mux0001 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal data_array0_22_mux0000 : STD_LOGIC_VECTOR ( 26 downto 25 ); 
  signal pg_ctrl_i_FrameType_mux0001 : STD_LOGIC_VECTOR ( 2 downto 1 ); 
  signal data_array0_23_mux0000 : STD_LOGIC_VECTOR ( 26 downto 26 ); 
  signal nxt_TagCnt_mux0000 : STD_LOGIC_VECTOR ( 7 downto 2 ); 
  signal TagCnt_mux0000 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal XCnt_L_mux0001 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal ZCnt_L_share0000 : STD_LOGIC_VECTOR ( 7 downto 2 ); 
  signal ZCnt_L_mux0002 : STD_LOGIC_VECTOR ( 22 downto 16 ); 
  signal ZCnt_mux0002 : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal Acq_Number_share0000 : STD_LOGIC_VECTOR ( 22 downto 1 ); 
  signal Acq_Number_mux0000 : STD_LOGIC_VECTOR ( 22 downto 0 ); 
  signal control_eof : STD_LOGIC_VECTOR ( 51 downto 1 ); 
  signal config_eof : STD_LOGIC_VECTOR ( 18 downto 1 ); 
  signal ZCnt_L : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal ZCnt : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal XCnt_L : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal XCnt : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal TagCnt : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal TagCnt_L : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal data_array_2_mux0001 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal data_array_3_mux0001 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal data_array_4_mux0001 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal data_array_5_mux0001 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal data_array_6_mux0001 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal data_array_7_mux0001 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal data_array_8_mux0001 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal data_array_9_mux0001 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal image_pause_cnt : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal data_array0_2_mux0000 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal data_array0_3_mux0000 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal data_array0_4_mux0000 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal data_array0_5_mux0000 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal data_array0_6_mux0000 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal data_array0_7_mux0000 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal data_array_10_mux0001 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal data_array_11_mux0000 : STD_LOGIC_VECTOR ( 31 downto 27 ); 
  signal data_array_12_mux0000 : STD_LOGIC_VECTOR ( 31 downto 27 ); 
  signal ctrl_frame_dat_mux0000 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal data_array_18_mux0000 : STD_LOGIC_VECTOR ( 31 downto 31 ); 
  signal Madd_nxt_ZCnt_mux0000_cy : STD_LOGIC_VECTOR ( 22 downto 0 ); 
  signal Madd_nxt_XCnt_mux0000_cy : STD_LOGIC_VECTOR ( 8 downto 1 ); 
  signal Madd_nxt_TagCnt_mux0000_cy : STD_LOGIC_VECTOR ( 6 downto 1 ); 
  signal YCnt : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal Madd_ZCnt_L_share0000_cy : STD_LOGIC_VECTOR ( 6 downto 1 ); 
  signal Madd_Acq_Number_share0000_cy : STD_LOGIC_VECTOR ( 21 downto 0 ); 
  signal Madd_image_pause_cnt_addsub0000_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal Msub_diag_cnt_addsub0000_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal Mcompar_done_v_cmp_lt0000_cy : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal Mcompar_diag_cnt_cmp_lt0000_cy : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal Mcompar_ZCnt_cmp_gt0000_cy : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal Mcompar_YCnt_cmp_gt0000_cy : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal Mcompar_XCnt_cmp_gt0000_cy : STD_LOGIC_VECTOR ( 9 downto 0 ); 
begin
  TX_LL_MOSI_SUPPORT_BUSY <= NlwRenamedSig_OI_RX_LL_MISO_AFULL;
  RX_LL_MISO_AFULL <= NlwRenamedSig_OI_RX_LL_MISO_AFULL;
  DONE <= NlwRenamedSig_OI_DONE;
  TX_LL_MOSI_DREM(0) <= NlwRenamedSig_OI_TX_LL_MOSI_DREM(0);
  XST_GND : GND
    port map (
      G => NlwRenamedSig_OI_RX_LL_MISO_AFULL
    );
  XST_VCC : VCC
    port map (
      P => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0)
    );
  TX_LL_MOSI_SOF_36 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_SOF_mux0001_49,
      Q => TX_LL_MOSI_SOF
    );
  dummy_configs : FDE
    port map (
      C => CLK,
      CE => dummy_configs_not0001,
      D => dummy_configs_mux0001,
      Q => dummy_configs_52
    );
  config_sof : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_frame_sof_mux0000,
      Q => config_sof_51
    );
  done_v : FDE
    port map (
      C => CLK,
      CE => done_v_not0001,
      D => done_v_mux0000,
      Q => done_v_50
    );
  control_eof_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => control_eof_1_mux0000,
      Q => control_eof(1)
    );
  data_frame_dat_0 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_0_mux0003,
      Q => data_frame_dat(0)
    );
  control_eof_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => control_eof_2_mux0000,
      Q => control_eof(2)
    );
  data_frame_dat_1 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_1_mux0003,
      Q => data_frame_dat(1)
    );
  control_eof_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => control_eof_3_mux0000,
      Q => control_eof(3)
    );
  data_frame_dat_2 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_2_mux0003,
      Q => data_frame_dat(2)
    );
  config_eof_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_eof_1_mux0000,
      Q => config_eof(1)
    );
  control_eof_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => control_eof_4_mux0000,
      Q => control_eof(4)
    );
  data_frame_dat_3 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_3_mux0003,
      Q => data_frame_dat(3)
    );
  config_eof_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_eof_2_mux0000,
      Q => config_eof(2)
    );
  data_frame_dat_4 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_4_mux0003,
      Q => data_frame_dat(4)
    );
  control_eof_5 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => control_eof_5_mux0000,
      Q => control_eof(5)
    );
  config_eof_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_eof_3_mux0000,
      Q => config_eof(3)
    );
  TX_LL_MOSI_EOF_37 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_EOF_mux0001_53,
      Q => TX_LL_MOSI_EOF
    );
  control_eof_6 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => control_eof_6_mux0000,
      Q => control_eof(6)
    );
  data_frame_dat_5 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_5_mux0003,
      Q => data_frame_dat(5)
    );
  config_eof_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_eof_4_mux0000,
      Q => config_eof(4)
    );
  control_eof_7 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => control_eof_7_mux0000,
      Q => control_eof(7)
    );
  data_frame_dat_6 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_6_mux0003,
      Q => data_frame_dat(6)
    );
  config_eof_5 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_eof_5_mux0000,
      Q => config_eof(5)
    );
  control_eof_8 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => control_eof_8_mux0000,
      Q => control_eof(8)
    );
  ctrl_fip : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ctrl_fip_not0001,
      D => ctrl_fip_mux0000,
      Q => ctrl_fip_61
    );
  data_frame_dat_7 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_7_mux0003,
      Q => data_frame_dat(7)
    );
  config_eof_6 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_eof_6_mux0000,
      Q => config_eof(6)
    );
  data_frame_dat_8 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_8_mux0002,
      Q => data_frame_dat(8)
    );
  control_eof_9 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => control_eof_9_mux0000_60,
      Q => control_eof(9)
    );
  config_eof_7 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_eof_7_mux0000,
      Q => config_eof(7)
    );
  data_frame_dat_9 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_9_mux0002,
      Q => data_frame_dat(9)
    );
  config_eof_8 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_eof_8_mux0000,
      Q => config_eof(8)
    );
  config_eof_9 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_eof_9_mux0000,
      Q => config_eof(9)
    );
  data_fip : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => data_fip_not0001,
      D => data_fip_mux0000,
      Q => data_fip_54
    );
  control_eof_10 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => control_eof_10_mux0000,
      Q => control_eof(10)
    );
  control_eof_11 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => control_eof_11_mux0000,
      Q => control_eof(11)
    );
  control_eof_12 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_12_mux0000,
      Q => control_eof(12)
    );
  image_pause_cnt_0 : FDCE
    port map (
      C => CLK,
      CE => image_pause_cnt_not0002,
      CLR => ARESET,
      D => image_pause_cnt_mux0000(15),
      Q => image_pause_cnt(0)
    );
  image_pause_cnt_1 : FDCE
    port map (
      C => CLK,
      CE => image_pause_cnt_not0002,
      CLR => ARESET,
      D => image_pause_cnt_mux0000(14),
      Q => image_pause_cnt(1)
    );
  image_pause_cnt_2 : FDCE
    port map (
      C => CLK,
      CE => image_pause_cnt_not0002,
      CLR => ARESET,
      D => image_pause_cnt_mux0000(13),
      Q => image_pause_cnt(2)
    );
  image_pause_cnt_3 : FDCE
    port map (
      C => CLK,
      CE => image_pause_cnt_not0002,
      CLR => ARESET,
      D => image_pause_cnt_mux0000(12),
      Q => image_pause_cnt(3)
    );
  image_pause_cnt_4 : FDCE
    port map (
      C => CLK,
      CE => image_pause_cnt_not0002,
      CLR => ARESET,
      D => image_pause_cnt_mux0000(11),
      Q => image_pause_cnt(4)
    );
  image_pause_cnt_5 : FDCE
    port map (
      C => CLK,
      CE => image_pause_cnt_not0002,
      CLR => ARESET,
      D => image_pause_cnt_mux0000(10),
      Q => image_pause_cnt(5)
    );
  image_pause_cnt_6 : FDCE
    port map (
      C => CLK,
      CE => image_pause_cnt_not0002,
      CLR => ARESET,
      D => image_pause_cnt_mux0000(9),
      Q => image_pause_cnt(6)
    );
  image_pause_cnt_7 : FDCE
    port map (
      C => CLK,
      CE => image_pause_cnt_not0002,
      CLR => ARESET,
      D => image_pause_cnt_mux0000(8),
      Q => image_pause_cnt(7)
    );
  image_pause_cnt_8 : FDCE
    port map (
      C => CLK,
      CE => image_pause_cnt_not0002,
      CLR => ARESET,
      D => image_pause_cnt_mux0000(7),
      Q => image_pause_cnt(8)
    );
  image_pause_cnt_9 : FDCE
    port map (
      C => CLK,
      CE => image_pause_cnt_not0002,
      CLR => ARESET,
      D => image_pause_cnt_mux0000(6),
      Q => image_pause_cnt(9)
    );
  image_pause_cnt_10 : FDCE
    port map (
      C => CLK,
      CE => image_pause_cnt_not0002,
      CLR => ARESET,
      D => image_pause_cnt_mux0000(5),
      Q => image_pause_cnt(10)
    );
  image_pause_cnt_11 : FDCE
    port map (
      C => CLK,
      CE => image_pause_cnt_not0002,
      CLR => ARESET,
      D => image_pause_cnt_mux0000(4),
      Q => image_pause_cnt(11)
    );
  image_pause_cnt_12 : FDCE
    port map (
      C => CLK,
      CE => image_pause_cnt_not0002,
      CLR => ARESET,
      D => image_pause_cnt_mux0000(3),
      Q => image_pause_cnt(12)
    );
  image_pause_cnt_13 : FDCE
    port map (
      C => CLK,
      CE => image_pause_cnt_not0002,
      CLR => ARESET,
      D => image_pause_cnt_mux0000(2),
      Q => image_pause_cnt(13)
    );
  image_pause_cnt_14 : FDCE
    port map (
      C => CLK,
      CE => image_pause_cnt_not0002,
      CLR => ARESET,
      D => image_pause_cnt_mux0000(1),
      Q => image_pause_cnt(14)
    );
  image_pause_cnt_15 : FDCE
    port map (
      C => CLK,
      CE => image_pause_cnt_not0002,
      CLR => ARESET,
      D => image_pause_cnt_mux0000(0),
      Q => image_pause_cnt(15)
    );
  control_eof_13 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_13_mux0000,
      Q => control_eof(13)
    );
  XCnt_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_not0002,
      D => XCnt_mux0001(0),
      Q => XCnt(0)
    );
  XCnt_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_not0002,
      D => XCnt_mux0001(1),
      Q => XCnt(1)
    );
  XCnt_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_not0002,
      D => XCnt_mux0001(2),
      Q => XCnt(2)
    );
  XCnt_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_not0002,
      D => XCnt_mux0001(3),
      Q => XCnt(3)
    );
  XCnt_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_not0002,
      D => XCnt_mux0001(4),
      Q => XCnt(4)
    );
  XCnt_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_not0002,
      D => XCnt_mux0001(5),
      Q => XCnt(5)
    );
  XCnt_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_not0002,
      D => XCnt_mux0001(6),
      Q => XCnt(6)
    );
  XCnt_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_not0002,
      D => XCnt_mux0001(7),
      Q => XCnt(7)
    );
  XCnt_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_not0002,
      D => XCnt_mux0001(8),
      Q => XCnt(8)
    );
  XCnt_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_not0002,
      D => XCnt_mux0001(9),
      Q => XCnt(9)
    );
  control_eof_14 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_14_mux0000,
      Q => control_eof(14)
    );
  data_frame_dat_10 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_10_mux0002,
      Q => data_frame_dat(10)
    );
  control_eof_15 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_15_mux0000,
      Q => control_eof(15)
    );
  control_eof_20 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_20_mux0000,
      Q => control_eof(20)
    );
  data_frame_dat_11 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_11_mux0002,
      Q => data_frame_dat(11)
    );
  control_eof_16 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_16_mux0000,
      Q => control_eof(16)
    );
  control_eof_21 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_21_mux0000,
      Q => control_eof(21)
    );
  data_frame_dat_12 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_12_mux0002,
      Q => data_frame_dat(12)
    );
  control_eof_17 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_17_mux0000,
      Q => control_eof(17)
    );
  control_eof_22 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_22_mux0000,
      Q => control_eof(22)
    );
  data_frame_dat_13 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_13_mux0002,
      Q => data_frame_dat(13)
    );
  data_frame_dat_14 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_14_mux0002,
      Q => data_frame_dat(14)
    );
  control_eof_18 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_18_mux0000,
      Q => control_eof(18)
    );
  control_eof_23 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_23_mux0000,
      Q => control_eof(23)
    );
  control_eof_19 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_19_mux0000,
      Q => control_eof(19)
    );
  control_eof_24 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_24_mux0000,
      Q => control_eof(24)
    );
  data_frame_dat_15 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_15_mux0002,
      Q => data_frame_dat(15)
    );
  data_frame_dat_20 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_20_mux0003,
      Q => data_frame_dat(20)
    );
  control_eof_25 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_25_mux0000,
      Q => control_eof(25)
    );
  control_eof_30 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_30_mux0000,
      Q => control_eof(30)
    );
  data_frame_dat_16 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_16_mux0003,
      Q => data_frame_dat(16)
    );
  data_frame_dat_21 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_21_mux0003,
      Q => data_frame_dat(21)
    );
  control_eof_26 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_26_mux0000,
      Q => control_eof(26)
    );
  control_eof_31 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_31_mux0000,
      Q => control_eof(31)
    );
  data_frame_dat_17 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_17_mux0003,
      Q => data_frame_dat(17)
    );
  data_frame_dat_22 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_22_mux0003,
      Q => data_frame_dat(22)
    );
  data_frame_sof : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => done_v_or0010,
      Q => data_frame_sof_43
    );
  control_eof_27 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_27_mux0000,
      Q => control_eof(27)
    );
  control_eof_32 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_32_mux0000,
      Q => control_eof(32)
    );
  config_eof_10 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_eof_10_mux0000_62,
      Q => config_eof(10)
    );
  data_frame_dat_18 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_18_mux0003,
      Q => data_frame_dat(18)
    );
  data_frame_dat_23 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_23_mux0003,
      Q => data_frame_dat(23)
    );
  control_eof_28 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_28_mux0000,
      Q => control_eof(28)
    );
  control_eof_33 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_33_mux0000,
      Q => control_eof(33)
    );
  config_eof_11 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => config_eof_11_mux0000,
      Q => config_eof(11)
    );
  data_frame_dat_19 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_19_mux0003,
      Q => data_frame_dat(19)
    );
  data_frame_dat_24 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_24_mux0001,
      Q => data_frame_dat(24)
    );
  control_eof_29 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_29_mux0000,
      Q => control_eof(29)
    );
  control_eof_34 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_34_mux0000,
      Q => control_eof(34)
    );
  config_eof_12 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => config_eof_12_mux0000,
      Q => config_eof(12)
    );
  data_frame_dat_25 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_25_mux0001,
      Q => data_frame_dat(25)
    );
  data_frame_dat_30 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_30_mux0001,
      Q => data_frame_dat(30)
    );
  config_eof_13 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => config_eof_13_mux0000,
      Q => config_eof(13)
    );
  control_eof_35 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_35_mux0000,
      Q => control_eof(35)
    );
  control_eof_40 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_40_mux0000,
      Q => control_eof(40)
    );
  data_frame_dat_26 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_26_mux0001,
      Q => data_frame_dat(26)
    );
  data_frame_dat_31 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_31_mux0001,
      Q => data_frame_dat(31)
    );
  control_eof_36 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_36_mux0000,
      Q => control_eof(36)
    );
  control_eof_41 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_41_mux0000,
      Q => control_eof(41)
    );
  config_eof_14 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => config_eof_14_mux0000,
      Q => config_eof(14)
    );
  data_frame_dat_27 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_27_mux0001,
      Q => data_frame_dat(27)
    );
  control_eof_37 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_37_mux0000,
      Q => control_eof(37)
    );
  control_eof_42 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_42_mux0000,
      Q => control_eof(42)
    );
  config_eof_15 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => config_eof_15_mux0000,
      Q => config_eof(15)
    );
  data_frame_dat_28 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_28_mux0001,
      Q => data_frame_dat(28)
    );
  control_eof_38 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_38_mux0000,
      Q => control_eof(38)
    );
  control_eof_43 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_43_mux0000,
      Q => control_eof(43)
    );
  config_eof_16 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => config_eof_16_mux0000,
      Q => config_eof(16)
    );
  data_frame_dat_29 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_29_mux0001,
      Q => data_frame_dat(29)
    );
  control_eof_39 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_39_mux0000,
      Q => control_eof(39)
    );
  control_eof_44 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_44_mux0000,
      Q => control_eof(44)
    );
  config_eof_17 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => config_eof_17_mux0000,
      Q => config_eof(17)
    );
  data_frame_eof : FDE
    port map (
      C => CLK,
      CE => data_frame_eof_not0001,
      D => data_frame_eof_mux0001,
      Q => data_frame_eof_59
    );
  control_eof_45 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_45_mux0000,
      Q => control_eof(45)
    );
  control_eof_50 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_50_mux0000,
      Q => control_eof(50)
    );
  config_eof_18 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => config_frame_dat_and0000,
      Q => config_eof(18)
    );
  control_eof_46 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_46_mux0000,
      Q => control_eof(46)
    );
  control_eof_51 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_and0000,
      Q => control_eof(51)
    );
  control_eof_47 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_47_mux0000,
      Q => control_eof(47)
    );
  conf_fip : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => conf_fip_not0001,
      D => conf_fip_mux0000,
      Q => conf_fip_56
    );
  control_eof_48 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_48_mux0000,
      Q => control_eof(48)
    );
  control_eof_49 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_49_mux0000,
      Q => control_eof(49)
    );
  data_frame_drem_1 : FDE
    port map (
      C => CLK,
      CE => data_frame_drem_not0002,
      D => data_frame_drem_mux0002(0),
      Q => data_frame_drem(1)
    );
  YCnt_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => YCnt_not0002,
      D => YCnt_mux0002(9),
      Q => YCnt(0)
    );
  YCnt_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => YCnt_not0002,
      D => YCnt_mux0002(8),
      Q => YCnt(1)
    );
  YCnt_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => YCnt_not0002,
      D => YCnt_mux0002(7),
      Q => YCnt(2)
    );
  YCnt_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => YCnt_not0002,
      D => YCnt_mux0002(6),
      Q => YCnt(3)
    );
  YCnt_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => YCnt_not0002,
      D => YCnt_mux0002(5),
      Q => YCnt(4)
    );
  YCnt_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => YCnt_not0002,
      D => YCnt_mux0002(4),
      Q => YCnt(5)
    );
  YCnt_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => YCnt_not0002,
      D => YCnt_mux0002(3),
      Q => YCnt(6)
    );
  YCnt_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => YCnt_not0002,
      D => YCnt_mux0002(2),
      Q => YCnt(7)
    );
  YCnt_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => YCnt_not0002,
      D => YCnt_mux0002(1),
      Q => YCnt(8)
    );
  YCnt_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => YCnt_not0002,
      D => YCnt_mux0002(0),
      Q => YCnt(9)
    );
  TX_LL_MOSI_DREM_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DREM_mux0001(1),
      Q => TX_LL_MOSI_DREM(1)
    );
  data_array0_12_0 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_31_Q,
      Q => data_array0_12_0_719
    );
  data_array0_12_1 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_30_Q,
      Q => data_array0_12_1_718
    );
  data_array0_12_2 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_29_Q,
      Q => data_array0_12_2_717
    );
  data_array0_12_3 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_28_Q,
      Q => data_array0_12_3_716
    );
  data_array0_12_4 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_27_Q,
      Q => data_array0_12_4_715
    );
  data_array0_12_5 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_26_Q,
      Q => data_array0_12_5_714
    );
  data_array0_12_6 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_25_Q,
      Q => data_array0_12_6_713
    );
  data_array0_12_7 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_24_Q,
      Q => data_array0_12_7_712
    );
  data_array0_12_8 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_23_Q,
      Q => data_array0_12_8_711
    );
  data_array0_12_9 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_22_Q,
      Q => data_array0_12_9_710
    );
  data_array0_12_10 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_21_Q,
      Q => data_array0_12_10_709
    );
  data_array0_12_11 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_20_Q,
      Q => data_array0_12_11_708
    );
  data_array0_12_12 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_19_Q,
      Q => data_array0_12_12_707
    );
  data_array0_12_13 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_18_Q,
      Q => data_array0_12_13_706
    );
  data_array0_12_14 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_17_Q,
      Q => data_array0_12_14_705
    );
  data_array0_12_15 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_16_Q,
      Q => data_array0_12_15_704
    );
  data_array0_12_16 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_15_Q,
      Q => data_array0_12_16_703
    );
  data_array0_12_17 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_14_Q,
      Q => data_array0_12_17_702
    );
  data_array0_12_18 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_13_Q,
      Q => data_array0_12_18_701
    );
  data_array0_12_19 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_12_Q,
      Q => data_array0_12_19_700
    );
  data_array0_12_20 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_11_Q,
      Q => data_array0_12_20_699
    );
  data_array0_12_21 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_10_Q,
      Q => data_array0_12_21_698
    );
  data_array0_12_22 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_9_Q,
      Q => data_array0_12_22_697
    );
  data_array0_12_23 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_8_Q,
      Q => data_array0_12_23_696
    );
  data_array0_12_24 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_7_Q,
      Q => data_array0_12_24_695
    );
  data_array0_12_28 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_3_Q,
      Q => data_array0_12_28_694
    );
  data_array0_12_29 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_2_Q,
      Q => data_array0_12_29_693
    );
  data_array0_13_0 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_31_Q,
      Q => data_array0_13_0_113
    );
  data_array0_13_1 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_30_Q,
      Q => data_array0_13_1_112
    );
  data_array0_13_2 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_29_Q,
      Q => data_array0_13_2_111
    );
  data_array0_13_3 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_28_Q,
      Q => data_array0_13_3_110
    );
  data_array0_13_4 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_27_Q,
      Q => data_array0_13_4_109
    );
  data_array0_13_5 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_26_Q,
      Q => data_array0_13_5_108
    );
  data_array0_13_6 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_25_Q,
      Q => data_array0_13_6_107
    );
  data_array0_13_7 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_24_Q,
      Q => data_array0_13_7_106
    );
  data_array0_13_8 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_23_Q,
      Q => data_array0_13_8_105
    );
  data_array0_13_9 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_22_Q,
      Q => data_array0_13_9_104
    );
  data_array0_13_10 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_21_Q,
      Q => data_array0_13_10_103
    );
  data_array0_13_11 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_20_Q,
      Q => data_array0_13_11_102
    );
  data_array0_13_12 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_19_Q,
      Q => data_array0_13_12_101
    );
  data_array0_13_13 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_18_Q,
      Q => data_array0_13_13_100
    );
  data_array0_13_14 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_17_Q,
      Q => data_array0_13_14_99
    );
  data_array0_13_15 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_16_Q,
      Q => data_array0_13_15_98
    );
  data_array0_13_16 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_15_Q,
      Q => data_array0_13_16_97
    );
  data_array0_13_17 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_14_Q,
      Q => data_array0_13_17_96
    );
  data_array0_13_18 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_13_Q,
      Q => data_array0_13_18_95
    );
  data_array0_13_19 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_12_Q,
      Q => data_array0_13_19_94
    );
  data_array0_13_20 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_11_Q,
      Q => data_array0_13_20_93
    );
  data_array0_13_21 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_10_Q,
      Q => data_array0_13_21_92
    );
  data_array0_13_22 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_9_Q,
      Q => data_array0_13_22_91
    );
  data_array0_13_23 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_8_Q,
      Q => data_array0_13_23_90
    );
  data_array0_13_24 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_7_Q,
      Q => data_array0_13_24_89
    );
  data_array0_13_28 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_3_Q,
      Q => data_array0_13_28_88
    );
  data_array0_13_29 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_2_Q,
      Q => data_array0_13_29_87
    );
  TagCnt_L_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => TagCnt_L_not0002_55,
      D => TagCnt_L_mux0000(0),
      Q => TagCnt_L(0)
    );
  TagCnt_L_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => TagCnt_L_not0002_55,
      D => TagCnt_L_mux0000(1),
      Q => TagCnt_L(1)
    );
  TagCnt_L_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => TagCnt_L_not0002_55,
      D => TagCnt_L_mux0000(2),
      Q => TagCnt_L(2)
    );
  TagCnt_L_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => TagCnt_L_not0002_55,
      D => TagCnt_L_mux0000(3),
      Q => TagCnt_L(3)
    );
  TagCnt_L_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => TagCnt_L_not0002_55,
      D => TagCnt_L_mux0000(4),
      Q => TagCnt_L(4)
    );
  TagCnt_L_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => TagCnt_L_not0002_55,
      D => TagCnt_L_mux0000(5),
      Q => TagCnt_L(5)
    );
  TagCnt_L_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => TagCnt_L_not0002_55,
      D => TagCnt_L_mux0000(6),
      Q => TagCnt_L(6)
    );
  TagCnt_L_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => TagCnt_L_not0002_55,
      D => TagCnt_L_mux0000(7),
      Q => TagCnt_L(7)
    );
  data_array0_14_0 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_31_Q,
      Q => data_array0_14_0_140
    );
  data_array0_14_1 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_30_Q,
      Q => data_array0_14_1_139
    );
  data_array0_14_2 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_29_Q,
      Q => data_array0_14_2_138
    );
  data_array0_14_3 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_28_Q,
      Q => data_array0_14_3_137
    );
  data_array0_14_4 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_27_Q,
      Q => data_array0_14_4_136
    );
  data_array0_14_5 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_26_Q,
      Q => data_array0_14_5_135
    );
  data_array0_14_6 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_25_Q,
      Q => data_array0_14_6_134
    );
  data_array0_14_7 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_24_Q,
      Q => data_array0_14_7_133
    );
  data_array0_14_8 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_23_Q,
      Q => data_array0_14_8_132
    );
  data_array0_14_9 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_22_Q,
      Q => data_array0_14_9_131
    );
  data_array0_14_10 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_21_Q,
      Q => data_array0_14_10_130
    );
  data_array0_14_11 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_20_Q,
      Q => data_array0_14_11_129
    );
  data_array0_14_12 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_19_Q,
      Q => data_array0_14_12_128
    );
  data_array0_14_13 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_18_Q,
      Q => data_array0_14_13_127
    );
  data_array0_14_14 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_17_Q,
      Q => data_array0_14_14_126
    );
  data_array0_14_15 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_16_Q,
      Q => data_array0_14_15_125
    );
  data_array0_14_16 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_15_Q,
      Q => data_array0_14_16_124
    );
  data_array0_14_17 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_14_Q,
      Q => data_array0_14_17_123
    );
  data_array0_14_18 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_13_Q,
      Q => data_array0_14_18_122
    );
  data_array0_14_19 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_12_Q,
      Q => data_array0_14_19_121
    );
  data_array0_14_20 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_11_Q,
      Q => data_array0_14_20_120
    );
  data_array0_14_21 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_10_Q,
      Q => data_array0_14_21_119
    );
  data_array0_14_22 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_9_Q,
      Q => data_array0_14_22_118
    );
  data_array0_14_23 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_8_Q,
      Q => data_array0_14_23_117
    );
  data_array0_14_24 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_7_Q,
      Q => data_array0_14_24_116
    );
  data_array0_14_28 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_3_Q,
      Q => data_array0_14_28_115
    );
  data_array0_14_29 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_2_Q,
      Q => data_array0_14_29_114
    );
  TX_LL_MOSI_DATA_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(0),
      Q => TX_LL_MOSI_DATA(0)
    );
  TX_LL_MOSI_DATA_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(1),
      Q => TX_LL_MOSI_DATA(1)
    );
  TX_LL_MOSI_DATA_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(2),
      Q => TX_LL_MOSI_DATA(2)
    );
  TX_LL_MOSI_DATA_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(3),
      Q => TX_LL_MOSI_DATA(3)
    );
  TX_LL_MOSI_DATA_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(4),
      Q => TX_LL_MOSI_DATA(4)
    );
  TX_LL_MOSI_DATA_5 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(5),
      Q => TX_LL_MOSI_DATA(5)
    );
  TX_LL_MOSI_DATA_6 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(6),
      Q => TX_LL_MOSI_DATA(6)
    );
  TX_LL_MOSI_DATA_7 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(7),
      Q => TX_LL_MOSI_DATA(7)
    );
  TX_LL_MOSI_DATA_8 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(8),
      Q => TX_LL_MOSI_DATA(8)
    );
  TX_LL_MOSI_DATA_9 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(9),
      Q => TX_LL_MOSI_DATA(9)
    );
  TX_LL_MOSI_DATA_10 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(10),
      Q => TX_LL_MOSI_DATA(10)
    );
  TX_LL_MOSI_DATA_11 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(11),
      Q => TX_LL_MOSI_DATA(11)
    );
  TX_LL_MOSI_DATA_12 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(12),
      Q => TX_LL_MOSI_DATA(12)
    );
  TX_LL_MOSI_DATA_13 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(13),
      Q => TX_LL_MOSI_DATA(13)
    );
  TX_LL_MOSI_DATA_14 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(14),
      Q => TX_LL_MOSI_DATA(14)
    );
  TX_LL_MOSI_DATA_15 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(15),
      Q => TX_LL_MOSI_DATA(15)
    );
  TX_LL_MOSI_DATA_16 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(16),
      Q => TX_LL_MOSI_DATA(16)
    );
  TX_LL_MOSI_DATA_17 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(17),
      Q => TX_LL_MOSI_DATA(17)
    );
  TX_LL_MOSI_DATA_18 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(18),
      Q => TX_LL_MOSI_DATA(18)
    );
  TX_LL_MOSI_DATA_19 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(19),
      Q => TX_LL_MOSI_DATA(19)
    );
  TX_LL_MOSI_DATA_20 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(20),
      Q => TX_LL_MOSI_DATA(20)
    );
  TX_LL_MOSI_DATA_21 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(21),
      Q => TX_LL_MOSI_DATA(21)
    );
  TX_LL_MOSI_DATA_22 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(22),
      Q => TX_LL_MOSI_DATA(22)
    );
  TX_LL_MOSI_DATA_23 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(23),
      Q => TX_LL_MOSI_DATA(23)
    );
  TX_LL_MOSI_DATA_24 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(24),
      Q => TX_LL_MOSI_DATA(24)
    );
  TX_LL_MOSI_DATA_25 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(25),
      Q => TX_LL_MOSI_DATA(25)
    );
  TX_LL_MOSI_DATA_26 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(26),
      Q => TX_LL_MOSI_DATA(26)
    );
  TX_LL_MOSI_DATA_27 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(27),
      Q => TX_LL_MOSI_DATA(27)
    );
  TX_LL_MOSI_DATA_28 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(28),
      Q => TX_LL_MOSI_DATA(28)
    );
  TX_LL_MOSI_DATA_29 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(29),
      Q => TX_LL_MOSI_DATA(29)
    );
  TX_LL_MOSI_DATA_30 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(30),
      Q => TX_LL_MOSI_DATA(30)
    );
  TX_LL_MOSI_DATA_31 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(31),
      Q => TX_LL_MOSI_DATA(31)
    );
  pg_ctrl_i_TagSize_0 : FDE
    port map (
      C => CLK,
      CE => dummy_configs_not0001,
      D => pg_ctrl_i_TagSize_mux0001(7),
      Q => pg_ctrl_i_TagSize_0_810
    );
  pg_ctrl_i_TagSize_1 : FDE
    port map (
      C => CLK,
      CE => dummy_configs_not0001,
      D => pg_ctrl_i_TagSize_mux0001(6),
      Q => pg_ctrl_i_TagSize_1_809
    );
  pg_ctrl_i_TagSize_2 : FDE
    port map (
      C => CLK,
      CE => dummy_configs_not0001,
      D => pg_ctrl_i_TagSize_mux0001(5),
      Q => pg_ctrl_i_TagSize_2_808
    );
  pg_ctrl_i_TagSize_3 : FDE
    port map (
      C => CLK,
      CE => dummy_configs_not0001,
      D => pg_ctrl_i_TagSize_mux0001(4),
      Q => pg_ctrl_i_TagSize_3_807
    );
  pg_ctrl_i_TagSize_4 : FDE
    port map (
      C => CLK,
      CE => dummy_configs_not0001,
      D => pg_ctrl_i_TagSize_mux0001(3),
      Q => pg_ctrl_i_TagSize_4_806
    );
  pg_ctrl_i_TagSize_5 : FDE
    port map (
      C => CLK,
      CE => dummy_configs_not0001,
      D => pg_ctrl_i_TagSize_mux0001(2),
      Q => pg_ctrl_i_TagSize_5_805
    );
  pg_ctrl_i_TagSize_6 : FDE
    port map (
      C => CLK,
      CE => dummy_configs_not0001,
      D => pg_ctrl_i_TagSize_mux0001(1),
      Q => pg_ctrl_i_TagSize_6_804
    );
  pg_ctrl_i_TagSize_7 : FDE
    port map (
      C => CLK,
      CE => dummy_configs_not0001,
      D => pg_ctrl_i_TagSize_mux0001(0),
      Q => pg_ctrl_i_TagSize_7_803
    );
  data_array0_20_0 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_20_mux0000_31_Q,
      Q => data_array0_20_0_331
    );
  data_array0_20_2 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_20_mux0000_29_Q,
      Q => data_array0_20_2_330
    );
  data_array0_20_3 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_20_mux0000_24_Q,
      Q => data_array0_20_3_329
    );
  data_array0_20_4 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => N1261,
      Q => data_array0_20_4_324
    );
  data_array0_20_5 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_20_mux0000_26_Q,
      Q => data_array0_20_5_328
    );
  data_array0_20_6 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_20_mux0000_25_Q,
      Q => data_array0_20_6_327
    );
  data_array0_20_8 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_20_mux0000_18_Q,
      Q => data_array0_20_8_325
    );
  data_array0_20_9 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_20_mux0000_22_Q,
      Q => data_array0_20_9_326
    );
  data_array0_15_0 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_31_Q,
      Q => data_array0_15_0_167
    );
  data_array0_15_1 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_30_Q,
      Q => data_array0_15_1_166
    );
  data_array0_15_2 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_29_Q,
      Q => data_array0_15_2_165
    );
  data_array0_15_3 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_28_Q,
      Q => data_array0_15_3_164
    );
  data_array0_15_4 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_27_Q,
      Q => data_array0_15_4_163
    );
  data_array0_15_5 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_26_Q,
      Q => data_array0_15_5_162
    );
  data_array0_15_6 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_25_Q,
      Q => data_array0_15_6_161
    );
  data_array0_15_7 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_24_Q,
      Q => data_array0_15_7_160
    );
  data_array0_15_8 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_23_Q,
      Q => data_array0_15_8_159
    );
  data_array0_15_9 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_22_Q,
      Q => data_array0_15_9_158
    );
  data_array0_15_10 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_21_Q,
      Q => data_array0_15_10_157
    );
  data_array0_15_11 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_20_Q,
      Q => data_array0_15_11_156
    );
  data_array0_15_12 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_19_Q,
      Q => data_array0_15_12_155
    );
  data_array0_15_13 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_18_Q,
      Q => data_array0_15_13_154
    );
  data_array0_15_14 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_17_Q,
      Q => data_array0_15_14_153
    );
  data_array0_15_15 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_16_Q,
      Q => data_array0_15_15_152
    );
  data_array0_15_16 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_15_Q,
      Q => data_array0_15_16_151
    );
  data_array0_15_17 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_14_Q,
      Q => data_array0_15_17_150
    );
  data_array0_15_18 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_13_Q,
      Q => data_array0_15_18_149
    );
  data_array0_15_19 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_12_Q,
      Q => data_array0_15_19_148
    );
  data_array0_15_20 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_11_Q,
      Q => data_array0_15_20_147
    );
  data_array0_15_21 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_10_Q,
      Q => data_array0_15_21_146
    );
  data_array0_15_22 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_9_Q,
      Q => data_array0_15_22_145
    );
  data_array0_15_23 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_8_Q,
      Q => data_array0_15_23_144
    );
  data_array0_15_24 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_6_Q,
      Q => data_array0_15_24_143
    );
  data_array0_15_28 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_3_Q,
      Q => data_array0_15_28_142
    );
  data_array0_15_29 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_0_Q,
      Q => data_array0_15_29_141
    );
  data_array0_21_2 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_21_mux0000_29_Q,
      Q => data_array0_21_2_213
    );
  data_array0_21_3 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_21_mux0000_24_Q,
      Q => data_array0_21_3_212
    );
  data_array0_21_5 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_21_mux0000_26_Q,
      Q => data_array0_21_5_211
    );
  data_array0_21_6 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_21_mux0000_25_Q,
      Q => data_array0_21_6_210
    );
  data_array0_21_8 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_21_mux0000_18_Q,
      Q => data_array0_21_8_208
    );
  data_array0_21_9 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_21_mux0000_22_Q,
      Q => data_array0_21_9_209
    );
  data_array0_16_0 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_31_Q,
      Q => data_array0_16_0_239
    );
  data_array0_16_1 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_30_Q,
      Q => data_array0_16_1_238
    );
  data_array0_16_2 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_29_Q,
      Q => data_array0_16_2_237
    );
  data_array0_16_3 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_28_Q,
      Q => data_array0_16_3_236
    );
  data_array0_16_4 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_27_Q,
      Q => data_array0_16_4_235
    );
  data_array0_16_5 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_26_Q,
      Q => data_array0_16_5_234
    );
  data_array0_16_6 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_25_Q,
      Q => data_array0_16_6_233
    );
  data_array0_16_7 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_24_Q,
      Q => data_array0_16_7_232
    );
  data_array0_16_8 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_23_Q,
      Q => data_array0_16_8_231
    );
  data_array0_16_9 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_22_Q,
      Q => data_array0_16_9_230
    );
  data_array0_16_10 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_21_Q,
      Q => data_array0_16_10_229
    );
  data_array0_16_11 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_20_Q,
      Q => data_array0_16_11_228
    );
  data_array0_16_12 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_19_Q,
      Q => data_array0_16_12_227
    );
  data_array0_16_13 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_18_Q,
      Q => data_array0_16_13_226
    );
  data_array0_16_14 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_17_Q,
      Q => data_array0_16_14_225
    );
  data_array0_16_15 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_16_Q,
      Q => data_array0_16_15_224
    );
  data_array0_16_16 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_15_Q,
      Q => data_array0_16_16_223
    );
  data_array0_16_17 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_14_Q,
      Q => data_array0_16_17_222
    );
  data_array0_16_18 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_13_Q,
      Q => data_array0_16_18_221
    );
  data_array0_16_19 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_12_Q,
      Q => data_array0_16_19_220
    );
  data_array0_16_20 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_11_Q,
      Q => data_array0_16_20_219
    );
  data_array0_16_21 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_10_Q,
      Q => data_array0_16_21_218
    );
  data_array0_16_22 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_9_Q,
      Q => data_array0_16_22_217
    );
  data_array0_16_23 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_8_Q,
      Q => data_array0_16_23_216
    );
  data_array0_16_28 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_3_Q,
      Q => data_array0_16_28_215
    );
  data_array0_16_29 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_0_Q,
      Q => data_array0_16_29_214
    );
  data_array0_22_5 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_22_mux0000(26),
      Q => data_array0_22_5_241
    );
  data_array0_22_6 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_22_mux0000(25),
      Q => data_array0_22_6_240
    );
  data_array0_17_0 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_0_Q,
      Q => data_array0_17_0_266
    );
  data_array0_17_1 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_1_Q,
      Q => data_array0_17_1_265
    );
  data_array0_17_2 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_2_Q,
      Q => data_array0_17_2_264
    );
  data_array0_17_3 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_3_Q,
      Q => data_array0_17_3_263
    );
  data_array0_17_4 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_4_Q,
      Q => data_array0_17_4_262
    );
  data_array0_17_5 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_5_Q,
      Q => data_array0_17_5_261
    );
  data_array0_17_6 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_6_Q,
      Q => data_array0_17_6_260
    );
  data_array0_17_7 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_7_Q,
      Q => data_array0_17_7_259
    );
  data_array0_17_8 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_8_Q,
      Q => data_array0_17_8_258
    );
  data_array0_17_9 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_9_Q,
      Q => data_array0_17_9_257
    );
  data_array0_17_10 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_10_Q,
      Q => data_array0_17_10_256
    );
  data_array0_17_11 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_11_Q,
      Q => data_array0_17_11_255
    );
  data_array0_17_12 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_12_Q,
      Q => data_array0_17_12_254
    );
  data_array0_17_13 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_13_Q,
      Q => data_array0_17_13_253
    );
  data_array0_17_14 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_14_Q,
      Q => data_array0_17_14_252
    );
  data_array0_17_15 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_15_Q,
      Q => data_array0_17_15_251
    );
  data_array0_17_16 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_16_Q,
      Q => data_array0_17_16_250
    );
  data_array0_17_17 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_17_Q,
      Q => data_array0_17_17_249
    );
  data_array0_17_18 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_18_Q,
      Q => data_array0_17_18_248
    );
  data_array0_17_19 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_19_Q,
      Q => data_array0_17_19_247
    );
  data_array0_17_20 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_20_Q,
      Q => data_array0_17_20_246
    );
  data_array0_17_21 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_21_Q,
      Q => data_array0_17_21_245
    );
  data_array0_17_22 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_22_Q,
      Q => data_array0_17_22_244
    );
  data_array0_17_23 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_23_Q,
      Q => data_array0_17_23_243
    );
  data_array0_17_28 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_28_Q,
      Q => data_array0_17_28_242
    );
  data_array0_23_5 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_23_mux0000(26),
      Q => data_array0_23_5_267
    );
  pg_ctrl_i_FrameType_5 : FD
    port map (
      C => CLK,
      D => pg_ctrl_i_FrameType_mux0001(2),
      Q => pg_ctrl_i_FrameType_5_295
    );
  pg_ctrl_i_FrameType_6 : FD
    port map (
      C => CLK,
      D => pg_ctrl_i_FrameType_mux0001(1),
      Q => pg_ctrl_i_FrameType_6_294
    );
  data_array0_18_0 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_0_Q,
      Q => data_array0_18_0_292
    );
  data_array0_18_1 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_1_Q,
      Q => data_array0_18_1_291
    );
  data_array0_18_2 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_2_Q,
      Q => data_array0_18_2_290
    );
  data_array0_18_3 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_3_Q,
      Q => data_array0_18_3_289
    );
  data_array0_18_4 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_4_Q,
      Q => data_array0_18_4_288
    );
  data_array0_18_5 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_5_Q,
      Q => data_array0_18_5_287
    );
  data_array0_18_6 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_6_Q,
      Q => data_array0_18_6_286
    );
  data_array0_18_7 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_7_Q,
      Q => data_array0_18_7_285
    );
  data_array0_18_8 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_8_Q,
      Q => data_array0_18_8_284
    );
  data_array0_18_9 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_9_Q,
      Q => data_array0_18_9_283
    );
  data_array0_18_10 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_10_Q,
      Q => data_array0_18_10_282
    );
  data_array0_18_11 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_11_Q,
      Q => data_array0_18_11_281
    );
  data_array0_18_12 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_12_Q,
      Q => data_array0_18_12_280
    );
  data_array0_18_13 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_13_Q,
      Q => data_array0_18_13_279
    );
  data_array0_18_14 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_14_Q,
      Q => data_array0_18_14_278
    );
  data_array0_18_15 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_15_Q,
      Q => data_array0_18_15_277
    );
  data_array0_18_16 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_16_Q,
      Q => data_array0_18_16_276
    );
  data_array0_18_17 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_17_Q,
      Q => data_array0_18_17_275
    );
  data_array0_18_18 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_18_Q,
      Q => data_array0_18_18_274
    );
  data_array0_18_19 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_19_Q,
      Q => data_array0_18_19_273
    );
  data_array0_18_20 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_20_Q,
      Q => data_array0_18_20_272
    );
  data_array0_18_21 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_21_Q,
      Q => data_array0_18_21_271
    );
  data_array0_18_22 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_22_Q,
      Q => data_array0_18_22_270
    );
  data_array0_18_23 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_23_Q,
      Q => data_array0_18_23_269
    );
  data_array0_18_28 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_28_Q,
      Q => data_array0_18_28_268
    );
  control_sof : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => control_sof_mux0000,
      Q => control_sof_41
    );
  TagCnt_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => TagCnt_not0002,
      D => TagCnt_mux0000(0),
      Q => TagCnt(0)
    );
  TagCnt_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => TagCnt_not0002,
      D => TagCnt_mux0000(1),
      Q => TagCnt(1)
    );
  TagCnt_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => TagCnt_not0002,
      D => TagCnt_mux0000(2),
      Q => TagCnt(2)
    );
  TagCnt_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => TagCnt_not0002,
      D => TagCnt_mux0000(3),
      Q => TagCnt(3)
    );
  TagCnt_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => TagCnt_not0002,
      D => TagCnt_mux0000(4),
      Q => TagCnt(4)
    );
  TagCnt_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => TagCnt_not0002,
      D => TagCnt_mux0000(5),
      Q => TagCnt(5)
    );
  TagCnt_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => TagCnt_not0002,
      D => TagCnt_mux0000(6),
      Q => TagCnt(6)
    );
  TagCnt_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => TagCnt_not0002,
      D => TagCnt_mux0000(7),
      Q => TagCnt(7)
    );
  data_array0_19_0 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_0_Q,
      Q => data_array0_19_0_323
    );
  data_array0_19_1 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_1_Q,
      Q => data_array0_19_1_322
    );
  data_array0_19_2 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_2_Q,
      Q => data_array0_19_2_321
    );
  data_array0_19_3 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_3_Q,
      Q => data_array0_19_3_320
    );
  data_array0_19_4 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_4_Q,
      Q => data_array0_19_4_319
    );
  data_array0_19_5 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_5_Q,
      Q => data_array0_19_5_318
    );
  data_array0_19_6 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_6_Q,
      Q => data_array0_19_6_317
    );
  data_array0_19_7 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_7_Q,
      Q => data_array0_19_7_316
    );
  data_array0_19_8 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_8_Q,
      Q => data_array0_19_8_315
    );
  data_array0_19_9 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_9_Q,
      Q => data_array0_19_9_314
    );
  data_array0_19_10 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_10_Q,
      Q => data_array0_19_10_313
    );
  data_array0_19_11 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_11_Q,
      Q => data_array0_19_11_312
    );
  data_array0_19_12 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_12_Q,
      Q => data_array0_19_12_311
    );
  data_array0_19_13 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_13_Q,
      Q => data_array0_19_13_310
    );
  data_array0_19_14 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_14_Q,
      Q => data_array0_19_14_309
    );
  data_array0_19_15 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_15_Q,
      Q => data_array0_19_15_308
    );
  data_array0_19_16 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_16_Q,
      Q => data_array0_19_16_307
    );
  data_array0_19_17 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_17_Q,
      Q => data_array0_19_17_306
    );
  data_array0_19_18 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_18_Q,
      Q => data_array0_19_18_305
    );
  data_array0_19_19 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_19_Q,
      Q => data_array0_19_19_304
    );
  data_array0_19_20 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_20_Q,
      Q => data_array0_19_20_303
    );
  data_array0_19_21 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_21_Q,
      Q => data_array0_19_21_302
    );
  data_array0_19_22 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_22_Q,
      Q => data_array0_19_22_301
    );
  data_array0_19_23 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_23_Q,
      Q => data_array0_19_23_300
    );
  data_array0_19_28 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_28_Q,
      Q => data_array0_19_28_299
    );
  data_frame_dval : FDCE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      CLR => ARESET,
      D => data_frame_dval_mux0006,
      Q => data_frame_dval_47
    );
  bip0 : FDE
    port map (
      C => CLK,
      CE => bip0_not0001,
      D => bip0_mux0000_57,
      Q => bip0_58
    );
  XCnt_L_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_L_not0002_46,
      D => XCnt_L_mux0001(0),
      Q => XCnt_L(0)
    );
  XCnt_L_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_L_not0002_46,
      D => XCnt_L_mux0001(1),
      Q => XCnt_L(1)
    );
  XCnt_L_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_L_not0002_46,
      D => XCnt_L_mux0001(2),
      Q => XCnt_L(2)
    );
  XCnt_L_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_L_not0002_46,
      D => XCnt_L_mux0001(3),
      Q => XCnt_L(3)
    );
  XCnt_L_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_L_not0002_46,
      D => XCnt_L_mux0001(4),
      Q => XCnt_L(4)
    );
  XCnt_L_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_L_not0002_46,
      D => XCnt_L_mux0001(5),
      Q => XCnt_L(5)
    );
  XCnt_L_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_L_not0002_46,
      D => XCnt_L_mux0001(6),
      Q => XCnt_L(6)
    );
  XCnt_L_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_L_not0002_46,
      D => XCnt_L_mux0001(7),
      Q => XCnt_L(7)
    );
  XCnt_L_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_L_not0002_46,
      D => XCnt_L_mux0001(8),
      Q => XCnt_L(8)
    );
  XCnt_L_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_L_not0002_46,
      D => XCnt_L_mux0001(9),
      Q => XCnt_L(9)
    );
  TX_LL_MOSI_DVAL_38 : FDCE
    port map (
      C => CLK,
      CE => TX_LL_MISO_BUSY_inv,
      CLR => ARESET,
      D => TX_LL_MOSI_DVAL_mux0002_44,
      Q => TX_LL_MOSI_DVAL
    );
  ZCnt_L_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_L_not0002,
      D => ZCnt_L_mux0002(22),
      Q => ZCnt_L(1)
    );
  ZCnt_L_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_L_not0002,
      D => ZCnt_L_mux0002(21),
      Q => ZCnt_L(2)
    );
  ZCnt_L_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_L_not0002,
      D => ZCnt_L_mux0002(20),
      Q => ZCnt_L(3)
    );
  ZCnt_L_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_L_not0002,
      D => ZCnt_L_mux0002(19),
      Q => ZCnt_L(4)
    );
  ZCnt_L_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_L_not0002,
      D => ZCnt_L_mux0002(18),
      Q => ZCnt_L(5)
    );
  ZCnt_L_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_L_not0002,
      D => ZCnt_L_mux0002(17),
      Q => ZCnt_L(6)
    );
  ZCnt_L_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_L_not0002,
      D => ZCnt_L_mux0002(16),
      Q => ZCnt_L(7)
    );
  ZCnt_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0002,
      D => ZCnt_mux0002(23),
      Q => ZCnt(0)
    );
  ZCnt_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0002,
      D => ZCnt_mux0002(22),
      Q => ZCnt(1)
    );
  ZCnt_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0002,
      D => ZCnt_mux0002(21),
      Q => ZCnt(2)
    );
  ZCnt_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0002,
      D => ZCnt_mux0002(20),
      Q => ZCnt(3)
    );
  ZCnt_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0002,
      D => ZCnt_mux0002(19),
      Q => ZCnt(4)
    );
  ZCnt_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0002,
      D => ZCnt_mux0002(18),
      Q => ZCnt(5)
    );
  ZCnt_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0002,
      D => ZCnt_mux0002(17),
      Q => ZCnt(6)
    );
  ZCnt_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0002,
      D => ZCnt_mux0002(16),
      Q => ZCnt(7)
    );
  ZCnt_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0002,
      D => ZCnt_mux0002(15),
      Q => ZCnt(8)
    );
  ZCnt_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0002,
      D => ZCnt_mux0002(14),
      Q => ZCnt(9)
    );
  ZCnt_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0002,
      D => ZCnt_mux0002(13),
      Q => ZCnt(10)
    );
  ZCnt_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0002,
      D => ZCnt_mux0002(12),
      Q => ZCnt(11)
    );
  ZCnt_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0002,
      D => ZCnt_mux0002(11),
      Q => ZCnt(12)
    );
  ZCnt_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0002,
      D => ZCnt_mux0002(10),
      Q => ZCnt(13)
    );
  ZCnt_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0002,
      D => ZCnt_mux0002(9),
      Q => ZCnt(14)
    );
  ZCnt_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0002,
      D => ZCnt_mux0002(8),
      Q => ZCnt(15)
    );
  ZCnt_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0002,
      D => ZCnt_mux0002(7),
      Q => ZCnt(16)
    );
  ZCnt_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0002,
      D => ZCnt_mux0002(6),
      Q => ZCnt(17)
    );
  ZCnt_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0002,
      D => ZCnt_mux0002(5),
      Q => ZCnt(18)
    );
  ZCnt_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0002,
      D => ZCnt_mux0002(4),
      Q => ZCnt(19)
    );
  ZCnt_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0002,
      D => ZCnt_mux0002(3),
      Q => ZCnt(20)
    );
  ZCnt_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0002,
      D => ZCnt_mux0002(2),
      Q => ZCnt(21)
    );
  ZCnt_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0002,
      D => ZCnt_mux0002(1),
      Q => ZCnt(22)
    );
  ZCnt_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0002,
      D => ZCnt_mux0002(0),
      Q => ZCnt(23)
    );
  pg_ctrl_i_DiagMode_0 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_DiagMode(0),
      Q => pg_ctrl_i_DiagMode_0_770
    );
  pg_ctrl_i_DiagMode_1 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_DiagMode(1),
      Q => pg_ctrl_i_DiagMode_1_769
    );
  pg_ctrl_i_DiagMode_2 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_DiagMode(2),
      Q => pg_ctrl_i_DiagMode_2_768
    );
  pg_ctrl_i_DiagMode_3 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_DiagMode(3),
      Q => pg_ctrl_i_DiagMode_3_767
    );
  pg_ctrl_i_ImagePause_0 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ImagePause(0),
      Q => pg_ctrl_i_ImagePause_0_786
    );
  pg_ctrl_i_ImagePause_1 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ImagePause(1),
      Q => pg_ctrl_i_ImagePause_1_785
    );
  pg_ctrl_i_ImagePause_2 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ImagePause(2),
      Q => pg_ctrl_i_ImagePause_2_784
    );
  pg_ctrl_i_ImagePause_3 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ImagePause(3),
      Q => pg_ctrl_i_ImagePause_3_783
    );
  pg_ctrl_i_ImagePause_4 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ImagePause(4),
      Q => pg_ctrl_i_ImagePause_4_782
    );
  pg_ctrl_i_ImagePause_5 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ImagePause(5),
      Q => pg_ctrl_i_ImagePause_5_781
    );
  pg_ctrl_i_ImagePause_6 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ImagePause(6),
      Q => pg_ctrl_i_ImagePause_6_780
    );
  pg_ctrl_i_ImagePause_7 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ImagePause(7),
      Q => pg_ctrl_i_ImagePause_7_779
    );
  pg_ctrl_i_ImagePause_8 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ImagePause(8),
      Q => pg_ctrl_i_ImagePause_8_778
    );
  pg_ctrl_i_ImagePause_9 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ImagePause(9),
      Q => pg_ctrl_i_ImagePause_9_777
    );
  pg_ctrl_i_ImagePause_10 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ImagePause(10),
      Q => pg_ctrl_i_ImagePause_10_776
    );
  pg_ctrl_i_ImagePause_11 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ImagePause(11),
      Q => pg_ctrl_i_ImagePause_11_775
    );
  pg_ctrl_i_ImagePause_12 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ImagePause(12),
      Q => pg_ctrl_i_ImagePause_12_774
    );
  pg_ctrl_i_ImagePause_13 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ImagePause(13),
      Q => pg_ctrl_i_ImagePause_13_773
    );
  pg_ctrl_i_ImagePause_14 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ImagePause(14),
      Q => pg_ctrl_i_ImagePause_14_772
    );
  pg_ctrl_i_ImagePause_15 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ImagePause(15),
      Q => pg_ctrl_i_ImagePause_15_771
    );
  pg_ctrl_i_ZSize_0 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(0),
      Q => pg_ctrl_i_ZSize_0_86
    );
  pg_ctrl_i_ZSize_1 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(1),
      Q => pg_ctrl_i_ZSize_1_85
    );
  pg_ctrl_i_ZSize_2 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(2),
      Q => pg_ctrl_i_ZSize_2_84
    );
  pg_ctrl_i_ZSize_3 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(3),
      Q => pg_ctrl_i_ZSize_3_83
    );
  pg_ctrl_i_ZSize_4 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(4),
      Q => pg_ctrl_i_ZSize_4_82
    );
  pg_ctrl_i_ZSize_5 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(5),
      Q => pg_ctrl_i_ZSize_5_81
    );
  pg_ctrl_i_ZSize_6 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(6),
      Q => pg_ctrl_i_ZSize_6_80
    );
  pg_ctrl_i_ZSize_7 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(7),
      Q => pg_ctrl_i_ZSize_7_79
    );
  pg_ctrl_i_ZSize_8 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(8),
      Q => pg_ctrl_i_ZSize_8_78
    );
  pg_ctrl_i_ZSize_9 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(9),
      Q => pg_ctrl_i_ZSize_9_77
    );
  pg_ctrl_i_ZSize_10 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(10),
      Q => pg_ctrl_i_ZSize_10_76
    );
  pg_ctrl_i_ZSize_11 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(11),
      Q => pg_ctrl_i_ZSize_11_75
    );
  pg_ctrl_i_ZSize_12 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(12),
      Q => pg_ctrl_i_ZSize_12_74
    );
  pg_ctrl_i_ZSize_13 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(13),
      Q => pg_ctrl_i_ZSize_13_73
    );
  pg_ctrl_i_ZSize_14 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(14),
      Q => pg_ctrl_i_ZSize_14_72
    );
  pg_ctrl_i_ZSize_15 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(15),
      Q => pg_ctrl_i_ZSize_15_71
    );
  pg_ctrl_i_ZSize_16 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(16),
      Q => pg_ctrl_i_ZSize_16_70
    );
  pg_ctrl_i_ZSize_17 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(17),
      Q => pg_ctrl_i_ZSize_17_69
    );
  pg_ctrl_i_ZSize_18 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(18),
      Q => pg_ctrl_i_ZSize_18_68
    );
  pg_ctrl_i_ZSize_19 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(19),
      Q => pg_ctrl_i_ZSize_19_67
    );
  pg_ctrl_i_ZSize_20 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(20),
      Q => pg_ctrl_i_ZSize_20_66
    );
  pg_ctrl_i_ZSize_21 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(21),
      Q => pg_ctrl_i_ZSize_21_65
    );
  pg_ctrl_i_ZSize_22 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(22),
      Q => pg_ctrl_i_ZSize_22_64
    );
  pg_ctrl_i_ZSize_23 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(23),
      Q => pg_ctrl_i_ZSize_23_63
    );
  pg_ctrl_i_PayloadSize_0 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(0),
      Q => pg_ctrl_i_PayloadSize_0_766
    );
  pg_ctrl_i_PayloadSize_1 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(1),
      Q => pg_ctrl_i_PayloadSize_1_765
    );
  pg_ctrl_i_PayloadSize_2 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(2),
      Q => pg_ctrl_i_PayloadSize_2_764
    );
  pg_ctrl_i_PayloadSize_3 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(3),
      Q => pg_ctrl_i_PayloadSize_3_763
    );
  pg_ctrl_i_PayloadSize_4 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(4),
      Q => pg_ctrl_i_PayloadSize_4_762
    );
  pg_ctrl_i_PayloadSize_5 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(5),
      Q => pg_ctrl_i_PayloadSize_5_761
    );
  pg_ctrl_i_PayloadSize_6 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(6),
      Q => pg_ctrl_i_PayloadSize_6_760
    );
  pg_ctrl_i_PayloadSize_7 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(7),
      Q => pg_ctrl_i_PayloadSize_7_759
    );
  pg_ctrl_i_PayloadSize_8 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(8),
      Q => pg_ctrl_i_PayloadSize_8_758
    );
  pg_ctrl_i_PayloadSize_9 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(9),
      Q => pg_ctrl_i_PayloadSize_9_757
    );
  pg_ctrl_i_PayloadSize_10 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(10),
      Q => pg_ctrl_i_PayloadSize_10_756
    );
  pg_ctrl_i_PayloadSize_11 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(11),
      Q => pg_ctrl_i_PayloadSize_11_755
    );
  pg_ctrl_i_PayloadSize_12 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(12),
      Q => pg_ctrl_i_PayloadSize_12_754
    );
  pg_ctrl_i_PayloadSize_13 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(13),
      Q => pg_ctrl_i_PayloadSize_13_753
    );
  pg_ctrl_i_PayloadSize_14 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(14),
      Q => pg_ctrl_i_PayloadSize_14_752
    );
  pg_ctrl_i_PayloadSize_15 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(15),
      Q => pg_ctrl_i_PayloadSize_15_751
    );
  pg_ctrl_i_PayloadSize_16 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(16),
      Q => pg_ctrl_i_PayloadSize_16_750
    );
  pg_ctrl_i_PayloadSize_17 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(17),
      Q => pg_ctrl_i_PayloadSize_17_749
    );
  pg_ctrl_i_PayloadSize_18 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(18),
      Q => pg_ctrl_i_PayloadSize_18_748
    );
  pg_ctrl_i_PayloadSize_19 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(19),
      Q => pg_ctrl_i_PayloadSize_19_747
    );
  pg_ctrl_i_PayloadSize_20 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(20),
      Q => pg_ctrl_i_PayloadSize_20_746
    );
  pg_ctrl_i_PayloadSize_21 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(21),
      Q => pg_ctrl_i_PayloadSize_21_745
    );
  pg_ctrl_i_PayloadSize_22 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(22),
      Q => pg_ctrl_i_PayloadSize_22_744
    );
  pg_ctrl_i_PayloadSize_23 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(23),
      Q => pg_ctrl_i_PayloadSize_23_743
    );
  pg_ctrl_i_YSize_0 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_YSize(0),
      Q => pg_ctrl_i_YSize_0_802
    );
  pg_ctrl_i_YSize_1 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_YSize(1),
      Q => pg_ctrl_i_YSize_1_801
    );
  pg_ctrl_i_YSize_2 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_YSize(2),
      Q => pg_ctrl_i_YSize_2_800
    );
  pg_ctrl_i_YSize_3 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_YSize(3),
      Q => pg_ctrl_i_YSize_3_799
    );
  pg_ctrl_i_YSize_4 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_YSize(4),
      Q => pg_ctrl_i_YSize_4_798
    );
  pg_ctrl_i_YSize_5 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_YSize(5),
      Q => pg_ctrl_i_YSize_5_797
    );
  pg_ctrl_i_YSize_6 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_YSize(6),
      Q => pg_ctrl_i_YSize_6_796
    );
  pg_ctrl_i_YSize_7 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_YSize(7),
      Q => pg_ctrl_i_YSize_7_795
    );
  pg_ctrl_i_YSize_8 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_YSize(8),
      Q => pg_ctrl_i_YSize_8_794
    );
  pg_ctrl_i_YSize_9 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_YSize(9),
      Q => pg_ctrl_i_YSize_9_793
    );
  data_array_18_0 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_18_mux0000(31),
      Q => data_array_18_0_740
    );
  pg_ctrl_i_XSize_0 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_XSize(0),
      Q => pg_ctrl_i_XSize_0_820
    );
  pg_ctrl_i_XSize_1 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_XSize(1),
      Q => pg_ctrl_i_XSize_1_819
    );
  pg_ctrl_i_XSize_2 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_XSize(2),
      Q => pg_ctrl_i_XSize_2_818
    );
  pg_ctrl_i_XSize_3 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_XSize(3),
      Q => pg_ctrl_i_XSize_3_817
    );
  pg_ctrl_i_XSize_4 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_XSize(4),
      Q => pg_ctrl_i_XSize_4_816
    );
  pg_ctrl_i_XSize_5 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_XSize(5),
      Q => pg_ctrl_i_XSize_5_815
    );
  pg_ctrl_i_XSize_6 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_XSize(6),
      Q => pg_ctrl_i_XSize_6_814
    );
  pg_ctrl_i_XSize_7 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_XSize(7),
      Q => pg_ctrl_i_XSize_7_813
    );
  pg_ctrl_i_XSize_8 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_XSize(8),
      Q => pg_ctrl_i_XSize_8_812
    );
  pg_ctrl_i_XSize_9 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_XSize(9),
      Q => pg_ctrl_i_XSize_9_811
    );
  Acq_Number_0 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(0),
      Q => Acq_Number(0)
    );
  Acq_Number_1 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(1),
      Q => Acq_Number(1)
    );
  Acq_Number_2 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(2),
      Q => Acq_Number(2)
    );
  Acq_Number_3 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(3),
      Q => Acq_Number(3)
    );
  Acq_Number_4 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(4),
      Q => Acq_Number(4)
    );
  Acq_Number_5 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(5),
      Q => Acq_Number(5)
    );
  Acq_Number_6 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(6),
      Q => Acq_Number(6)
    );
  Acq_Number_7 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(7),
      Q => Acq_Number(7)
    );
  Acq_Number_8 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(8),
      Q => Acq_Number(8)
    );
  Acq_Number_9 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(9),
      Q => Acq_Number(9)
    );
  Acq_Number_10 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(10),
      Q => Acq_Number(10)
    );
  Acq_Number_11 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(11),
      Q => Acq_Number(11)
    );
  Acq_Number_12 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(12),
      Q => Acq_Number(12)
    );
  Acq_Number_13 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(13),
      Q => Acq_Number(13)
    );
  Acq_Number_14 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(14),
      Q => Acq_Number(14)
    );
  Acq_Number_15 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(15),
      Q => Acq_Number(15)
    );
  Acq_Number_16 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(16),
      Q => Acq_Number(16)
    );
  Acq_Number_17 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(17),
      Q => Acq_Number(17)
    );
  Acq_Number_18 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(18),
      Q => Acq_Number(18)
    );
  Acq_Number_19 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(19),
      Q => Acq_Number(19)
    );
  Acq_Number_20 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(20),
      Q => Acq_Number(20)
    );
  Acq_Number_21 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(21),
      Q => Acq_Number(21)
    );
  Acq_Number_22 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(22),
      Q => Acq_Number(22)
    );
  data_array0_11_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_0_Q,
      Q => data_array0_11_0_692
    );
  data_array0_11_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_1_Q,
      Q => data_array0_11_1_691
    );
  data_array0_11_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_2_Q,
      Q => data_array0_11_2_690
    );
  data_array0_11_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_3_Q,
      Q => data_array0_11_3_689
    );
  data_array0_11_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_4_Q,
      Q => data_array0_11_4_688
    );
  data_array0_11_5 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_5_Q,
      Q => data_array0_11_5_687
    );
  data_array0_11_6 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_6_Q,
      Q => data_array0_11_6_686
    );
  data_array0_11_7 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_7_Q,
      Q => data_array0_11_7_685
    );
  data_array0_11_8 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_8_Q,
      Q => data_array0_11_8_684
    );
  data_array0_11_9 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_9_Q,
      Q => data_array0_11_9_683
    );
  data_array0_11_10 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_10_Q,
      Q => data_array0_11_10_682
    );
  data_array0_11_11 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_11_Q,
      Q => data_array0_11_11_681
    );
  data_array0_11_12 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_12_Q,
      Q => data_array0_11_12_680
    );
  data_array0_11_13 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_13_Q,
      Q => data_array0_11_13_679
    );
  data_array0_11_14 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_14_Q,
      Q => data_array0_11_14_678
    );
  data_array0_11_15 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_15_Q,
      Q => data_array0_11_15_677
    );
  data_array0_11_16 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_16_Q,
      Q => data_array0_11_16_676
    );
  data_array0_11_17 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_17_Q,
      Q => data_array0_11_17_675
    );
  data_array0_11_18 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_18_Q,
      Q => data_array0_11_18_674
    );
  data_array0_11_19 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_19_Q,
      Q => data_array0_11_19_673
    );
  data_array0_11_20 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_20_Q,
      Q => data_array0_11_20_672
    );
  data_array0_11_21 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_21_Q,
      Q => data_array0_11_21_671
    );
  data_array0_11_22 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_22_Q,
      Q => data_array0_11_22_670
    );
  data_array0_11_23 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_23_Q,
      Q => data_array0_11_23_669
    );
  data_array0_11_24 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_24_Q,
      Q => data_array0_11_24_668
    );
  data_array0_11_25 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_25_Q,
      Q => data_array0_11_25_667
    );
  data_array0_11_27 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_27_Q,
      Q => data_array0_11_27_666
    );
  data_array0_11_28 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_28_Q,
      Q => data_array0_11_28_665
    );
  data_array0_11_29 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_29_Q,
      Q => data_array0_11_29_664
    );
  data_array0_11_30 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_30_Q,
      Q => data_array0_11_30_663
    );
  data_array0_11_31 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_31_Q,
      Q => data_array0_11_31_662
    );
  data_array_17_0 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_17_mux0000_31_Q,
      Q => data_array_17_0_742
    );
  data_array_17_4 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_17_mux0000_27_Q,
      Q => data_array_17_4_738
    );
  data_array0_10_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_0_Q,
      Q => data_array0_10_0_661
    );
  data_array0_10_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_1_Q,
      Q => data_array0_10_1_660
    );
  data_array0_10_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_2_Q,
      Q => data_array0_10_2_659
    );
  data_array0_10_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_3_Q,
      Q => data_array0_10_3_658
    );
  data_array0_10_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_4_Q,
      Q => data_array0_10_4_657
    );
  data_array0_10_5 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_5_Q,
      Q => data_array0_10_5_656
    );
  data_array0_10_6 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_6_Q,
      Q => data_array0_10_6_655
    );
  data_array0_10_7 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_7_Q,
      Q => data_array0_10_7_654
    );
  data_array0_10_8 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_8_Q,
      Q => data_array0_10_8_653
    );
  data_array0_10_9 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_9_Q,
      Q => data_array0_10_9_652
    );
  data_array0_10_10 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_10_Q,
      Q => data_array0_10_10_651
    );
  data_array0_10_11 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_11_Q,
      Q => data_array0_10_11_650
    );
  data_array0_10_12 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_12_Q,
      Q => data_array0_10_12_649
    );
  data_array0_10_13 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_13_Q,
      Q => data_array0_10_13_648
    );
  data_array0_10_14 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_14_Q,
      Q => data_array0_10_14_647
    );
  data_array0_10_15 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_15_Q,
      Q => data_array0_10_15_646
    );
  data_array0_10_16 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_16_Q,
      Q => data_array0_10_16_645
    );
  data_array0_10_17 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_17_Q,
      Q => data_array0_10_17_644
    );
  data_array0_10_18 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_18_Q,
      Q => data_array0_10_18_643
    );
  data_array0_10_19 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_19_Q,
      Q => data_array0_10_19_642
    );
  data_array0_10_20 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_20_Q,
      Q => data_array0_10_20_641
    );
  data_array0_10_21 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_21_Q,
      Q => data_array0_10_21_640
    );
  data_array0_10_22 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_22_Q,
      Q => data_array0_10_22_639
    );
  data_array0_10_23 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_23_Q,
      Q => data_array0_10_23_638
    );
  data_array0_10_24 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_24_Q,
      Q => data_array0_10_24_637
    );
  data_array0_10_25 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_25_Q,
      Q => data_array0_10_25_636
    );
  data_array0_10_27 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_27_Q,
      Q => data_array0_10_27_635
    );
  data_array0_10_28 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_28_Q,
      Q => data_array0_10_28_634
    );
  data_array0_10_29 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_29_Q,
      Q => data_array0_10_29_633
    );
  data_array0_10_30 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_30_Q,
      Q => data_array0_10_30_632
    );
  data_array0_10_31 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_31_Q,
      Q => data_array0_10_31_631
    );
  data_array_16_0 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_16_mux0000_31_Q,
      Q => data_array_16_0_741
    );
  data_array_16_4 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_16_mux0000_27_Q,
      Q => data_array_16_4_736
    );
  data_array0_9_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_0_Q,
      Q => data_array0_9_0_625
    );
  data_array0_9_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_1_Q,
      Q => data_array0_9_1_624
    );
  data_array0_9_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_2_Q,
      Q => data_array0_9_2_623
    );
  data_array0_9_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_3_Q,
      Q => data_array0_9_3_622
    );
  data_array0_9_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_4_Q,
      Q => data_array0_9_4_621
    );
  data_array0_9_5 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_5_Q,
      Q => data_array0_9_5_620
    );
  data_array0_9_6 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_6_Q,
      Q => data_array0_9_6_619
    );
  data_array0_9_7 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_7_Q,
      Q => data_array0_9_7_618
    );
  data_array0_9_8 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_8_Q,
      Q => data_array0_9_8_617
    );
  data_array0_9_9 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_9_Q,
      Q => data_array0_9_9_616
    );
  data_array0_9_10 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_10_Q,
      Q => data_array0_9_10_615
    );
  data_array0_9_11 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_11_Q,
      Q => data_array0_9_11_614
    );
  data_array0_9_12 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_12_Q,
      Q => data_array0_9_12_613
    );
  data_array0_9_13 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_13_Q,
      Q => data_array0_9_13_612
    );
  data_array0_9_14 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_14_Q,
      Q => data_array0_9_14_611
    );
  data_array0_9_15 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_15_Q,
      Q => data_array0_9_15_610
    );
  data_array0_9_16 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_16_Q,
      Q => data_array0_9_16_609
    );
  data_array0_9_17 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_17_Q,
      Q => data_array0_9_17_608
    );
  data_array0_9_18 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_18_Q,
      Q => data_array0_9_18_607
    );
  data_array0_9_19 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_19_Q,
      Q => data_array0_9_19_606
    );
  data_array0_9_20 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_20_Q,
      Q => data_array0_9_20_605
    );
  data_array0_9_21 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_21_Q,
      Q => data_array0_9_21_604
    );
  data_array0_9_22 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_22_Q,
      Q => data_array0_9_22_603
    );
  data_array0_9_23 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_23_Q,
      Q => data_array0_9_23_602
    );
  data_array0_9_24 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_24_Q,
      Q => data_array0_9_24_601
    );
  data_array0_9_25 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_25_Q,
      Q => data_array0_9_25_600
    );
  data_array0_9_27 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_27_Q,
      Q => data_array0_9_27_599
    );
  data_array0_9_28 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_28_Q,
      Q => data_array0_9_28_598
    );
  data_array0_9_29 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_29_Q,
      Q => data_array0_9_29_597
    );
  data_array0_9_30 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_30_Q,
      Q => data_array0_9_30_596
    );
  data_array0_9_31 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_31_Q,
      Q => data_array0_9_31_595
    );
  data_array_15_0 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_15_mux0000_31_Q,
      Q => data_array_15_0_739
    );
  data_array_15_4 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_15_mux0000_27_Q,
      Q => data_array_15_4_732
    );
  data_array0_8_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_0_Q,
      Q => data_array0_8_0_594
    );
  data_array0_8_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_1_Q,
      Q => data_array0_8_1_593
    );
  data_array0_8_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_2_Q,
      Q => data_array0_8_2_592
    );
  data_array0_8_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_3_Q,
      Q => data_array0_8_3_591
    );
  data_array0_8_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_4_Q,
      Q => data_array0_8_4_590
    );
  data_array0_8_5 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_5_Q,
      Q => data_array0_8_5_589
    );
  data_array0_8_6 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_6_Q,
      Q => data_array0_8_6_588
    );
  data_array0_8_7 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_7_Q,
      Q => data_array0_8_7_587
    );
  data_array0_8_8 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_8_Q,
      Q => data_array0_8_8_586
    );
  data_array0_8_9 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_9_Q,
      Q => data_array0_8_9_585
    );
  data_array0_8_10 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_10_Q,
      Q => data_array0_8_10_584
    );
  data_array0_8_11 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_11_Q,
      Q => data_array0_8_11_583
    );
  data_array0_8_12 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_12_Q,
      Q => data_array0_8_12_582
    );
  data_array0_8_13 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_13_Q,
      Q => data_array0_8_13_581
    );
  data_array0_8_14 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_14_Q,
      Q => data_array0_8_14_580
    );
  data_array0_8_15 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_15_Q,
      Q => data_array0_8_15_579
    );
  data_array0_8_16 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_16_Q,
      Q => data_array0_8_16_578
    );
  data_array0_8_17 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_17_Q,
      Q => data_array0_8_17_577
    );
  data_array0_8_18 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_18_Q,
      Q => data_array0_8_18_576
    );
  data_array0_8_19 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_19_Q,
      Q => data_array0_8_19_575
    );
  data_array0_8_20 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_20_Q,
      Q => data_array0_8_20_574
    );
  data_array0_8_21 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_21_Q,
      Q => data_array0_8_21_573
    );
  data_array0_8_22 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_22_Q,
      Q => data_array0_8_22_572
    );
  data_array0_8_23 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_23_Q,
      Q => data_array0_8_23_571
    );
  data_array0_8_24 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_24_Q,
      Q => data_array0_8_24_570
    );
  data_array0_8_25 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_25_Q,
      Q => data_array0_8_25_569
    );
  data_array0_8_27 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_27_Q,
      Q => data_array0_8_27_568
    );
  data_array0_8_28 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_28_Q,
      Q => data_array0_8_28_567
    );
  data_array0_8_29 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_29_Q,
      Q => data_array0_8_29_566
    );
  data_array0_8_30 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_30_Q,
      Q => data_array0_8_30_565
    );
  data_array0_8_31 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_31_Q,
      Q => data_array0_8_31_564
    );
  data_array_14_0 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_14_mux0000_31_Q,
      Q => data_array_14_0_737
    );
  data_array_14_2 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_14_mux0000_29_Q,
      Q => data_array_14_2_735
    );
  data_array_14_4 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_14_mux0000_27_Q,
      Q => data_array_14_4_734
    );
  data_array0_7_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(0),
      Q => data_array0_7_0_563
    );
  data_array0_7_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(1),
      Q => data_array0_7_1_562
    );
  data_array0_7_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(2),
      Q => data_array0_7_2_561
    );
  data_array0_7_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(3),
      Q => data_array0_7_3_560
    );
  data_array0_7_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(4),
      Q => data_array0_7_4_559
    );
  data_array0_7_5 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(5),
      Q => data_array0_7_5_558
    );
  data_array0_7_6 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(6),
      Q => data_array0_7_6_557
    );
  data_array0_7_7 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(7),
      Q => data_array0_7_7_556
    );
  data_array0_7_8 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(8),
      Q => data_array0_7_8_555
    );
  data_array0_7_9 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(9),
      Q => data_array0_7_9_554
    );
  data_array0_7_10 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(10),
      Q => data_array0_7_10_553
    );
  data_array0_7_11 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(11),
      Q => data_array0_7_11_552
    );
  data_array0_7_12 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(12),
      Q => data_array0_7_12_551
    );
  data_array0_7_13 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(13),
      Q => data_array0_7_13_550
    );
  data_array0_7_14 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(14),
      Q => data_array0_7_14_549
    );
  data_array0_7_15 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(15),
      Q => data_array0_7_15_548
    );
  data_array0_7_16 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(16),
      Q => data_array0_7_16_547
    );
  data_array0_7_17 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(17),
      Q => data_array0_7_17_546
    );
  data_array0_7_18 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(18),
      Q => data_array0_7_18_545
    );
  data_array0_7_19 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(19),
      Q => data_array0_7_19_544
    );
  data_array0_7_20 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(20),
      Q => data_array0_7_20_543
    );
  data_array0_7_21 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(21),
      Q => data_array0_7_21_542
    );
  data_array0_7_22 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(22),
      Q => data_array0_7_22_541
    );
  data_array0_7_23 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(23),
      Q => data_array0_7_23_540
    );
  data_array0_7_24 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(24),
      Q => data_array0_7_24_539
    );
  data_array0_7_25 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(25),
      Q => data_array0_7_25_538
    );
  data_array0_7_26 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(26),
      Q => data_array0_7_26_537
    );
  data_array0_7_27 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(27),
      Q => data_array0_7_27_536
    );
  data_array0_7_28 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(28),
      Q => data_array0_7_28_535
    );
  data_array0_7_29 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(29),
      Q => data_array0_7_29_534
    );
  data_array0_7_30 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(30),
      Q => data_array0_7_30_533
    );
  data_array0_7_31 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(31),
      Q => data_array0_7_31_532
    );
  data_array_13_0 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_13_mux0000_31_Q,
      Q => data_array_13_0_733
    );
  data_array_13_2 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_13_mux0000_29_Q,
      Q => data_array_13_2_731
    );
  data_array_13_4 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_13_mux0000_27_Q,
      Q => data_array_13_4_730
    );
  data_array0_6_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(0),
      Q => data_array0_6_0_531
    );
  data_array0_6_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(1),
      Q => data_array0_6_1_530
    );
  data_array0_6_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(2),
      Q => data_array0_6_2_529
    );
  data_array0_6_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(3),
      Q => data_array0_6_3_528
    );
  data_array0_6_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(4),
      Q => data_array0_6_4_527
    );
  data_array0_6_5 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(5),
      Q => data_array0_6_5_526
    );
  data_array0_6_6 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(6),
      Q => data_array0_6_6_525
    );
  data_array0_6_7 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(7),
      Q => data_array0_6_7_524
    );
  data_array0_6_8 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(8),
      Q => data_array0_6_8_523
    );
  data_array0_6_9 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(9),
      Q => data_array0_6_9_522
    );
  data_array0_6_10 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(10),
      Q => data_array0_6_10_521
    );
  data_array0_6_11 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(11),
      Q => data_array0_6_11_520
    );
  data_array0_6_12 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(12),
      Q => data_array0_6_12_519
    );
  data_array0_6_13 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(13),
      Q => data_array0_6_13_518
    );
  data_array0_6_14 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(14),
      Q => data_array0_6_14_517
    );
  data_array0_6_15 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(15),
      Q => data_array0_6_15_516
    );
  data_array0_6_16 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(16),
      Q => data_array0_6_16_515
    );
  data_array0_6_17 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(17),
      Q => data_array0_6_17_514
    );
  data_array0_6_18 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(18),
      Q => data_array0_6_18_513
    );
  data_array0_6_19 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(19),
      Q => data_array0_6_19_512
    );
  data_array0_6_20 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(20),
      Q => data_array0_6_20_511
    );
  data_array0_6_21 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(21),
      Q => data_array0_6_21_510
    );
  data_array0_6_22 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(22),
      Q => data_array0_6_22_509
    );
  data_array0_6_23 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(23),
      Q => data_array0_6_23_508
    );
  data_array0_6_24 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(24),
      Q => data_array0_6_24_507
    );
  data_array0_6_25 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(25),
      Q => data_array0_6_25_506
    );
  data_array0_6_26 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(26),
      Q => data_array0_6_26_505
    );
  data_array0_6_27 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(27),
      Q => data_array0_6_27_504
    );
  data_array0_6_28 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(28),
      Q => data_array0_6_28_503
    );
  data_array0_6_29 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(29),
      Q => data_array0_6_29_502
    );
  data_array0_6_30 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(30),
      Q => data_array0_6_30_501
    );
  data_array0_6_31 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(31),
      Q => data_array0_6_31_500
    );
  data_array_12_0 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_12_mux0000(31),
      Q => data_array_12_0_729
    );
  data_array_12_1 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_12_mux0000(30),
      Q => data_array_12_1_728
    );
  data_array_12_2 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_12_mux0000(29),
      Q => data_array_12_2_727
    );
  data_array_12_3 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_12_mux0000(28),
      Q => data_array_12_3_726
    );
  data_array_12_4 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_12_mux0000(27),
      Q => data_array_12_4_725
    );
  data_array0_5_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(0),
      Q => data_array0_5_0_499
    );
  data_array0_5_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(1),
      Q => data_array0_5_1_498
    );
  data_array0_5_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(2),
      Q => data_array0_5_2_497
    );
  data_array0_5_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(3),
      Q => data_array0_5_3_496
    );
  data_array0_5_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(4),
      Q => data_array0_5_4_495
    );
  data_array0_5_5 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(5),
      Q => data_array0_5_5_494
    );
  data_array0_5_6 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(6),
      Q => data_array0_5_6_493
    );
  data_array0_5_7 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(7),
      Q => data_array0_5_7_492
    );
  data_array0_5_8 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(8),
      Q => data_array0_5_8_491
    );
  data_array0_5_9 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(9),
      Q => data_array0_5_9_490
    );
  data_array0_5_10 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(10),
      Q => data_array0_5_10_489
    );
  data_array0_5_11 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(11),
      Q => data_array0_5_11_488
    );
  data_array0_5_12 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(12),
      Q => data_array0_5_12_487
    );
  data_array0_5_13 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(13),
      Q => data_array0_5_13_486
    );
  data_array0_5_14 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(14),
      Q => data_array0_5_14_485
    );
  data_array0_5_15 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(15),
      Q => data_array0_5_15_484
    );
  data_array0_5_16 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(16),
      Q => data_array0_5_16_483
    );
  data_array0_5_17 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(17),
      Q => data_array0_5_17_482
    );
  data_array0_5_18 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(18),
      Q => data_array0_5_18_481
    );
  data_array0_5_19 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(19),
      Q => data_array0_5_19_480
    );
  data_array0_5_20 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(20),
      Q => data_array0_5_20_479
    );
  data_array0_5_21 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(21),
      Q => data_array0_5_21_478
    );
  data_array0_5_22 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(22),
      Q => data_array0_5_22_477
    );
  data_array0_5_23 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(23),
      Q => data_array0_5_23_476
    );
  data_array0_5_24 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(24),
      Q => data_array0_5_24_475
    );
  data_array0_5_25 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(25),
      Q => data_array0_5_25_474
    );
  data_array0_5_26 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(26),
      Q => data_array0_5_26_473
    );
  data_array0_5_27 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(27),
      Q => data_array0_5_27_472
    );
  data_array0_5_28 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(28),
      Q => data_array0_5_28_471
    );
  data_array0_5_29 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(29),
      Q => data_array0_5_29_470
    );
  data_array0_5_30 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(30),
      Q => data_array0_5_30_469
    );
  data_array0_5_31 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(31),
      Q => data_array0_5_31_468
    );
  data_array_11_0 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_11_mux0000(31),
      Q => data_array_11_0_724
    );
  data_array_11_1 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_11_mux0000(30),
      Q => data_array_11_1_723
    );
  data_array_11_2 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_11_mux0000(29),
      Q => data_array_11_2_722
    );
  data_array_11_3 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_11_mux0000(28),
      Q => data_array_11_3_721
    );
  data_array_11_4 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_11_mux0000(27),
      Q => data_array_11_4_720
    );
  data_array0_4_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(0),
      Q => data_array0_4_0_467
    );
  data_array0_4_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(1),
      Q => data_array0_4_1_466
    );
  data_array0_4_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(2),
      Q => data_array0_4_2_465
    );
  data_array0_4_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(3),
      Q => data_array0_4_3_464
    );
  data_array0_4_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(4),
      Q => data_array0_4_4_463
    );
  data_array0_4_5 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(5),
      Q => data_array0_4_5_462
    );
  data_array0_4_6 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(6),
      Q => data_array0_4_6_461
    );
  data_array0_4_7 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(7),
      Q => data_array0_4_7_460
    );
  data_array0_4_8 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(8),
      Q => data_array0_4_8_459
    );
  data_array0_4_9 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(9),
      Q => data_array0_4_9_458
    );
  data_array0_4_10 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(10),
      Q => data_array0_4_10_457
    );
  data_array0_4_11 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(11),
      Q => data_array0_4_11_456
    );
  data_array0_4_12 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(12),
      Q => data_array0_4_12_455
    );
  data_array0_4_13 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(13),
      Q => data_array0_4_13_454
    );
  data_array0_4_14 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(14),
      Q => data_array0_4_14_453
    );
  data_array0_4_15 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(15),
      Q => data_array0_4_15_452
    );
  data_array0_4_16 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(16),
      Q => data_array0_4_16_451
    );
  data_array0_4_17 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(17),
      Q => data_array0_4_17_450
    );
  data_array0_4_18 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(18),
      Q => data_array0_4_18_449
    );
  data_array0_4_19 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(19),
      Q => data_array0_4_19_448
    );
  data_array0_4_20 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(20),
      Q => data_array0_4_20_447
    );
  data_array0_4_21 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(21),
      Q => data_array0_4_21_446
    );
  data_array0_4_22 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(22),
      Q => data_array0_4_22_445
    );
  data_array0_4_23 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(23),
      Q => data_array0_4_23_444
    );
  data_array0_4_24 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(24),
      Q => data_array0_4_24_443
    );
  data_array0_4_25 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(25),
      Q => data_array0_4_25_442
    );
  data_array0_4_26 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(26),
      Q => data_array0_4_26_441
    );
  data_array0_4_27 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(27),
      Q => data_array0_4_27_440
    );
  data_array0_4_28 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(28),
      Q => data_array0_4_28_439
    );
  data_array0_4_29 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(29),
      Q => data_array0_4_29_438
    );
  data_array0_4_30 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(30),
      Q => data_array0_4_30_437
    );
  data_array0_4_31 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(31),
      Q => data_array0_4_31_436
    );
  data_array_10_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_10_mux0001(0),
      Q => data_array_10_0_630
    );
  data_array_10_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_10_mux0001(1),
      Q => data_array_10_1_629
    );
  data_array_10_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_10_mux0001(2),
      Q => data_array_10_2_628
    );
  data_array_10_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_10_mux0001(3),
      Q => data_array_10_3_627
    );
  data_array_10_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_10_mux0001(4),
      Q => data_array_10_4_626
    );
  data_array0_3_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(0),
      Q => data_array0_3_0_435
    );
  data_array0_3_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(1),
      Q => data_array0_3_1_434
    );
  data_array0_3_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(2),
      Q => data_array0_3_2_433
    );
  data_array0_3_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(3),
      Q => data_array0_3_3_432
    );
  data_array0_3_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(4),
      Q => data_array0_3_4_431
    );
  data_array0_3_5 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(5),
      Q => data_array0_3_5_430
    );
  data_array0_3_6 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(6),
      Q => data_array0_3_6_429
    );
  data_array0_3_7 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(7),
      Q => data_array0_3_7_428
    );
  data_array0_3_8 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(8),
      Q => data_array0_3_8_427
    );
  data_array0_3_9 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(9),
      Q => data_array0_3_9_426
    );
  data_array0_3_10 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(10),
      Q => data_array0_3_10_425
    );
  data_array0_3_11 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(11),
      Q => data_array0_3_11_424
    );
  data_array0_3_12 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(12),
      Q => data_array0_3_12_423
    );
  data_array0_3_13 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(13),
      Q => data_array0_3_13_422
    );
  data_array0_3_14 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(14),
      Q => data_array0_3_14_421
    );
  data_array0_3_15 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(15),
      Q => data_array0_3_15_420
    );
  data_array0_3_16 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(16),
      Q => data_array0_3_16_419
    );
  data_array0_3_17 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(17),
      Q => data_array0_3_17_418
    );
  data_array0_3_18 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(18),
      Q => data_array0_3_18_417
    );
  data_array0_3_19 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(19),
      Q => data_array0_3_19_416
    );
  data_array0_3_20 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(20),
      Q => data_array0_3_20_415
    );
  data_array0_3_21 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(21),
      Q => data_array0_3_21_414
    );
  data_array0_3_22 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(22),
      Q => data_array0_3_22_413
    );
  data_array0_3_23 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(23),
      Q => data_array0_3_23_412
    );
  data_array0_3_24 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(24),
      Q => data_array0_3_24_411
    );
  data_array0_3_25 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(25),
      Q => data_array0_3_25_410
    );
  data_array0_3_26 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(26),
      Q => data_array0_3_26_409
    );
  data_array0_3_27 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(27),
      Q => data_array0_3_27_408
    );
  data_array0_3_28 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(28),
      Q => data_array0_3_28_407
    );
  data_array0_3_29 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(29),
      Q => data_array0_3_29_406
    );
  data_array0_3_30 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(30),
      Q => data_array0_3_30_405
    );
  data_array0_3_31 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(31),
      Q => data_array0_3_31_404
    );
  data_array_9_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_9_mux0001(0),
      Q => data_array_9_0_371
    );
  data_array_9_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_9_mux0001(1),
      Q => data_array_9_1_370
    );
  data_array_9_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_9_mux0001(2),
      Q => data_array_9_2_369
    );
  data_array_9_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_9_mux0001(3),
      Q => data_array_9_3_368
    );
  data_array_9_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_9_mux0001(4),
      Q => data_array_9_4_367
    );
  data_array0_2_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(0),
      Q => data_array0_2_0_403
    );
  data_array0_2_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(1),
      Q => data_array0_2_1_402
    );
  data_array0_2_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(2),
      Q => data_array0_2_2_401
    );
  data_array0_2_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(3),
      Q => data_array0_2_3_400
    );
  data_array0_2_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(4),
      Q => data_array0_2_4_399
    );
  data_array0_2_5 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(5),
      Q => data_array0_2_5_398
    );
  data_array0_2_6 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(6),
      Q => data_array0_2_6_397
    );
  data_array0_2_7 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(7),
      Q => data_array0_2_7_396
    );
  data_array0_2_8 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(8),
      Q => data_array0_2_8_395
    );
  data_array0_2_9 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(9),
      Q => data_array0_2_9_394
    );
  data_array0_2_10 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(10),
      Q => data_array0_2_10_393
    );
  data_array0_2_11 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(11),
      Q => data_array0_2_11_392
    );
  data_array0_2_12 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(12),
      Q => data_array0_2_12_391
    );
  data_array0_2_13 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(13),
      Q => data_array0_2_13_390
    );
  data_array0_2_14 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(14),
      Q => data_array0_2_14_389
    );
  data_array0_2_15 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(15),
      Q => data_array0_2_15_388
    );
  data_array0_2_16 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(16),
      Q => data_array0_2_16_387
    );
  data_array0_2_17 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(17),
      Q => data_array0_2_17_386
    );
  data_array0_2_18 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(18),
      Q => data_array0_2_18_385
    );
  data_array0_2_19 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(19),
      Q => data_array0_2_19_384
    );
  data_array0_2_20 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(20),
      Q => data_array0_2_20_383
    );
  data_array0_2_21 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(21),
      Q => data_array0_2_21_382
    );
  data_array0_2_22 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(22),
      Q => data_array0_2_22_381
    );
  data_array0_2_23 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(23),
      Q => data_array0_2_23_380
    );
  data_array0_2_24 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(24),
      Q => data_array0_2_24_379
    );
  data_array0_2_25 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(25),
      Q => data_array0_2_25_378
    );
  data_array0_2_26 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(26),
      Q => data_array0_2_26_377
    );
  data_array0_2_27 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(27),
      Q => data_array0_2_27_376
    );
  data_array0_2_28 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(28),
      Q => data_array0_2_28_375
    );
  data_array0_2_29 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(29),
      Q => data_array0_2_29_374
    );
  data_array0_2_30 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(30),
      Q => data_array0_2_30_373
    );
  data_array0_2_31 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(31),
      Q => data_array0_2_31_372
    );
  data_array_8_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_8_mux0001(0),
      Q => data_array_8_0_366
    );
  data_array_8_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_8_mux0001(1),
      Q => data_array_8_1_365
    );
  data_array_8_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_8_mux0001(2),
      Q => data_array_8_2_364
    );
  data_array_8_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_8_mux0001(3),
      Q => data_array_8_3_363
    );
  data_array_8_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_8_mux0001(4),
      Q => data_array_8_4_362
    );
  data_array0_1_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(31),
      Q => data_array0_1_0_199
    );
  data_array0_1_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(30),
      Q => data_array0_1_1_198
    );
  data_array0_1_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(29),
      Q => data_array0_1_2_197
    );
  data_array0_1_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(28),
      Q => data_array0_1_3_196
    );
  data_array0_1_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(27),
      Q => data_array0_1_4_195
    );
  data_array0_1_5 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(26),
      Q => data_array0_1_5_194
    );
  data_array0_1_6 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(25),
      Q => data_array0_1_6_193
    );
  data_array0_1_7 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(24),
      Q => data_array0_1_7_192
    );
  data_array0_1_8 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(23),
      Q => data_array0_1_8_191
    );
  data_array0_1_9 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(22),
      Q => data_array0_1_9_190
    );
  data_array0_1_10 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(21),
      Q => data_array0_1_10_189
    );
  data_array0_1_11 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(20),
      Q => data_array0_1_11_188
    );
  data_array0_1_12 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(19),
      Q => data_array0_1_12_187
    );
  data_array0_1_13 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(18),
      Q => data_array0_1_13_186
    );
  data_array0_1_14 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(17),
      Q => data_array0_1_14_185
    );
  data_array0_1_15 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(16),
      Q => data_array0_1_15_184
    );
  data_array0_1_16 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(15),
      Q => data_array0_1_16_183
    );
  data_array0_1_17 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(14),
      Q => data_array0_1_17_182
    );
  data_array0_1_18 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(13),
      Q => data_array0_1_18_181
    );
  data_array0_1_19 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(12),
      Q => data_array0_1_19_180
    );
  data_array0_1_20 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(11),
      Q => data_array0_1_20_179
    );
  data_array0_1_21 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(10),
      Q => data_array0_1_21_178
    );
  data_array0_1_22 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(9),
      Q => data_array0_1_22_177
    );
  data_array0_1_23 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(8),
      Q => data_array0_1_23_176
    );
  data_array0_1_24 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(7),
      Q => data_array0_1_24_175
    );
  data_array0_1_25 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(6),
      Q => data_array0_1_25_174
    );
  data_array0_1_26 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(5),
      Q => data_array0_1_26_173
    );
  data_array0_1_27 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(4),
      Q => data_array0_1_27_172
    );
  data_array0_1_28 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(3),
      Q => data_array0_1_28_171
    );
  data_array0_1_29 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(2),
      Q => data_array0_1_29_170
    );
  data_array0_1_30 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(1),
      Q => data_array0_1_30_169
    );
  data_array0_1_31 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(0),
      Q => data_array0_1_31_168
    );
  data_array_7_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_7_mux0001(0),
      Q => data_array_7_0_361
    );
  data_array_7_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_7_mux0001(1),
      Q => data_array_7_1_360
    );
  data_array_7_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_7_mux0001(2),
      Q => data_array_7_2_359
    );
  data_array_7_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_7_mux0001(3),
      Q => data_array_7_3_358
    );
  data_array_7_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_7_mux0001(4),
      Q => data_array_7_4_357
    );
  data_array_6_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_6_mux0001(0),
      Q => data_array_6_0_356
    );
  data_array_6_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_6_mux0001(1),
      Q => data_array_6_1_355
    );
  data_array_6_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_6_mux0001(2),
      Q => data_array_6_2_354
    );
  data_array_6_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_6_mux0001(3),
      Q => data_array_6_3_353
    );
  data_array_6_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_6_mux0001(4),
      Q => data_array_6_4_352
    );
  data_array_5_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_5_mux0001(0),
      Q => data_array_5_0_351
    );
  data_array_5_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_5_mux0001(1),
      Q => data_array_5_1_350
    );
  data_array_5_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_5_mux0001(2),
      Q => data_array_5_2_349
    );
  data_array_5_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_5_mux0001(3),
      Q => data_array_5_3_348
    );
  data_array_5_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_5_mux0001(4),
      Q => data_array_5_4_347
    );
  data_array_4_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_4_mux0001(0),
      Q => data_array_4_0_346
    );
  data_array_4_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_4_mux0001(1),
      Q => data_array_4_1_345
    );
  data_array_4_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_4_mux0001(2),
      Q => data_array_4_2_344
    );
  data_array_4_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_4_mux0001(3),
      Q => data_array_4_3_343
    );
  data_array_4_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_4_mux0001(4),
      Q => data_array_4_4_342
    );
  data_array_3_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_3_mux0001(0),
      Q => data_array_3_0_341
    );
  data_array_3_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_3_mux0001(1),
      Q => data_array_3_1_340
    );
  data_array_3_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_3_mux0001(2),
      Q => data_array_3_2_339
    );
  data_array_3_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_3_mux0001(3),
      Q => data_array_3_3_338
    );
  data_array_3_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_3_mux0001(4),
      Q => data_array_3_4_337
    );
  data_array_2_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_2_mux0001(0),
      Q => data_array_2_0_336
    );
  data_array_2_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_2_mux0001(1),
      Q => data_array_2_1_335
    );
  data_array_2_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_2_mux0001(2),
      Q => data_array_2_2_334
    );
  data_array_2_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_2_mux0001(3),
      Q => data_array_2_3_333
    );
  data_array_2_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_2_mux0001(4),
      Q => data_array_2_4_332
    );
  data_array_1_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_frame_dat_mux0000_31_Q_792,
      Q => data_array_1_0_207
    );
  data_array_1_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_frame_dat_mux0000_30_Q_791,
      Q => data_array_1_1_206
    );
  data_array_1_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_frame_dat_mux0000_29_Q,
      Q => data_array_1_2_205
    );
  data_array_1_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_frame_dat_mux0000_28_Q_790,
      Q => data_array_1_3_204
    );
  data_array_1_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_frame_dat_mux0000_27_Q_789,
      Q => data_array_1_4_203
    );
  data_array_1_24 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_frame_dat_mux0000_7_Q,
      Q => data_array_1_24_202
    );
  data_array_1_29 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_frame_dat_mux0000_2_Q_788,
      Q => data_array_1_29_201
    );
  data_array_1_30 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_frame_dat_mux0000_1_Q_787,
      Q => data_array_1_30_200
    );
  Madd_nxt_ZCnt_mux0000_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      DI => ZCnt(0),
      S => N12,
      O => Madd_nxt_ZCnt_mux0000_cy(0)
    );
  Madd_nxt_ZCnt_mux0000_lut_1_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => ZCnt(1),
      I1 => bip0_58,
      O => N13
    );
  Madd_nxt_ZCnt_mux0000_cy_1_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(0),
      DI => ZCnt(1),
      S => N13,
      O => Madd_nxt_ZCnt_mux0000_cy(1)
    );
  Madd_nxt_ZCnt_mux0000_xor_1_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(0),
      LI => N13,
      O => nxt_ZCnt_mux0000(1)
    );
  Madd_nxt_ZCnt_mux0000_cy_2_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(1),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_2_rt_823,
      O => Madd_nxt_ZCnt_mux0000_cy(2)
    );
  Madd_nxt_ZCnt_mux0000_xor_2_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(1),
      LI => Madd_nxt_ZCnt_mux0000_cy_2_rt_823,
      O => nxt_ZCnt_mux0000(2)
    );
  Madd_nxt_ZCnt_mux0000_cy_3_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(2),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_3_rt_824,
      O => Madd_nxt_ZCnt_mux0000_cy(3)
    );
  Madd_nxt_ZCnt_mux0000_xor_3_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(2),
      LI => Madd_nxt_ZCnt_mux0000_cy_3_rt_824,
      O => nxt_ZCnt_mux0000(3)
    );
  Madd_nxt_ZCnt_mux0000_cy_4_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(3),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_4_rt_825,
      O => Madd_nxt_ZCnt_mux0000_cy(4)
    );
  Madd_nxt_ZCnt_mux0000_xor_4_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(3),
      LI => Madd_nxt_ZCnt_mux0000_cy_4_rt_825,
      O => nxt_ZCnt_mux0000(4)
    );
  Madd_nxt_ZCnt_mux0000_cy_5_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(4),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_5_rt_826,
      O => Madd_nxt_ZCnt_mux0000_cy(5)
    );
  Madd_nxt_ZCnt_mux0000_xor_5_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(4),
      LI => Madd_nxt_ZCnt_mux0000_cy_5_rt_826,
      O => nxt_ZCnt_mux0000(5)
    );
  Madd_nxt_ZCnt_mux0000_cy_6_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(5),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_6_rt_827,
      O => Madd_nxt_ZCnt_mux0000_cy(6)
    );
  Madd_nxt_ZCnt_mux0000_xor_6_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(5),
      LI => Madd_nxt_ZCnt_mux0000_cy_6_rt_827,
      O => nxt_ZCnt_mux0000(6)
    );
  Madd_nxt_ZCnt_mux0000_cy_7_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(6),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_7_rt_828,
      O => Madd_nxt_ZCnt_mux0000_cy(7)
    );
  Madd_nxt_ZCnt_mux0000_xor_7_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(6),
      LI => Madd_nxt_ZCnt_mux0000_cy_7_rt_828,
      O => nxt_ZCnt_mux0000(7)
    );
  Madd_nxt_ZCnt_mux0000_cy_8_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(7),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_8_rt_829,
      O => Madd_nxt_ZCnt_mux0000_cy(8)
    );
  Madd_nxt_ZCnt_mux0000_xor_8_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(7),
      LI => Madd_nxt_ZCnt_mux0000_cy_8_rt_829,
      O => nxt_ZCnt_mux0000(8)
    );
  Madd_nxt_ZCnt_mux0000_cy_9_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(8),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_9_rt_830,
      O => Madd_nxt_ZCnt_mux0000_cy(9)
    );
  Madd_nxt_ZCnt_mux0000_xor_9_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(8),
      LI => Madd_nxt_ZCnt_mux0000_cy_9_rt_830,
      O => nxt_ZCnt_mux0000(9)
    );
  Madd_nxt_ZCnt_mux0000_cy_10_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(9),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_10_rt_831,
      O => Madd_nxt_ZCnt_mux0000_cy(10)
    );
  Madd_nxt_ZCnt_mux0000_xor_10_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(9),
      LI => Madd_nxt_ZCnt_mux0000_cy_10_rt_831,
      O => nxt_ZCnt_mux0000(10)
    );
  Madd_nxt_ZCnt_mux0000_cy_11_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(10),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_11_rt_832,
      O => Madd_nxt_ZCnt_mux0000_cy(11)
    );
  Madd_nxt_ZCnt_mux0000_xor_11_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(10),
      LI => Madd_nxt_ZCnt_mux0000_cy_11_rt_832,
      O => nxt_ZCnt_mux0000(11)
    );
  Madd_nxt_ZCnt_mux0000_cy_12_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(11),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_12_rt_833,
      O => Madd_nxt_ZCnt_mux0000_cy(12)
    );
  Madd_nxt_ZCnt_mux0000_xor_12_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(11),
      LI => Madd_nxt_ZCnt_mux0000_cy_12_rt_833,
      O => nxt_ZCnt_mux0000(12)
    );
  Madd_nxt_ZCnt_mux0000_cy_13_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(12),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_13_rt_834,
      O => Madd_nxt_ZCnt_mux0000_cy(13)
    );
  Madd_nxt_ZCnt_mux0000_xor_13_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(12),
      LI => Madd_nxt_ZCnt_mux0000_cy_13_rt_834,
      O => nxt_ZCnt_mux0000(13)
    );
  Madd_nxt_ZCnt_mux0000_cy_14_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(13),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_14_rt_835,
      O => Madd_nxt_ZCnt_mux0000_cy(14)
    );
  Madd_nxt_ZCnt_mux0000_xor_14_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(13),
      LI => Madd_nxt_ZCnt_mux0000_cy_14_rt_835,
      O => nxt_ZCnt_mux0000(14)
    );
  Madd_nxt_ZCnt_mux0000_cy_15_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(14),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_15_rt_836,
      O => Madd_nxt_ZCnt_mux0000_cy(15)
    );
  Madd_nxt_ZCnt_mux0000_xor_15_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(14),
      LI => Madd_nxt_ZCnt_mux0000_cy_15_rt_836,
      O => nxt_ZCnt_mux0000(15)
    );
  Madd_nxt_ZCnt_mux0000_cy_16_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(15),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_16_rt_837,
      O => Madd_nxt_ZCnt_mux0000_cy(16)
    );
  Madd_nxt_ZCnt_mux0000_xor_16_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(15),
      LI => Madd_nxt_ZCnt_mux0000_cy_16_rt_837,
      O => nxt_ZCnt_mux0000(16)
    );
  Madd_nxt_ZCnt_mux0000_cy_17_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(16),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_17_rt_838,
      O => Madd_nxt_ZCnt_mux0000_cy(17)
    );
  Madd_nxt_ZCnt_mux0000_xor_17_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(16),
      LI => Madd_nxt_ZCnt_mux0000_cy_17_rt_838,
      O => nxt_ZCnt_mux0000(17)
    );
  Madd_nxt_ZCnt_mux0000_cy_18_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(17),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_18_rt_839,
      O => Madd_nxt_ZCnt_mux0000_cy(18)
    );
  Madd_nxt_ZCnt_mux0000_xor_18_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(17),
      LI => Madd_nxt_ZCnt_mux0000_cy_18_rt_839,
      O => nxt_ZCnt_mux0000(18)
    );
  Madd_nxt_ZCnt_mux0000_cy_19_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(18),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_19_rt_840,
      O => Madd_nxt_ZCnt_mux0000_cy(19)
    );
  Madd_nxt_ZCnt_mux0000_xor_19_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(18),
      LI => Madd_nxt_ZCnt_mux0000_cy_19_rt_840,
      O => nxt_ZCnt_mux0000(19)
    );
  Madd_nxt_ZCnt_mux0000_cy_20_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(19),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_20_rt_841,
      O => Madd_nxt_ZCnt_mux0000_cy(20)
    );
  Madd_nxt_ZCnt_mux0000_xor_20_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(19),
      LI => Madd_nxt_ZCnt_mux0000_cy_20_rt_841,
      O => nxt_ZCnt_mux0000(20)
    );
  Madd_nxt_ZCnt_mux0000_cy_21_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(20),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_21_rt_842,
      O => Madd_nxt_ZCnt_mux0000_cy(21)
    );
  Madd_nxt_ZCnt_mux0000_xor_21_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(20),
      LI => Madd_nxt_ZCnt_mux0000_cy_21_rt_842,
      O => nxt_ZCnt_mux0000(21)
    );
  Madd_nxt_ZCnt_mux0000_cy_22_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(21),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_22_rt_843,
      O => Madd_nxt_ZCnt_mux0000_cy(22)
    );
  Madd_nxt_ZCnt_mux0000_xor_22_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(21),
      LI => Madd_nxt_ZCnt_mux0000_cy_22_rt_843,
      O => nxt_ZCnt_mux0000(22)
    );
  Madd_nxt_ZCnt_mux0000_xor_23_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(22),
      LI => ZCnt(23),
      O => nxt_ZCnt_mux0000(23)
    );
  Madd_nxt_XCnt_mux0000_lut_1_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => XCnt(1),
      I1 => bip0_58,
      O => N14
    );
  Madd_nxt_XCnt_mux0000_cy_1_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      DI => XCnt(1),
      S => N14,
      O => Madd_nxt_XCnt_mux0000_cy(1)
    );
  Madd_nxt_XCnt_mux0000_cy_2_Q : MUXCY
    port map (
      CI => Madd_nxt_XCnt_mux0000_cy(1),
      DI => XCnt(2),
      S => N15,
      O => Madd_nxt_XCnt_mux0000_cy(2)
    );
  Madd_nxt_XCnt_mux0000_xor_2_Q : XORCY
    port map (
      CI => Madd_nxt_XCnt_mux0000_cy(1),
      LI => N15,
      O => nxt_XCnt_mux0000(2)
    );
  Madd_nxt_XCnt_mux0000_cy_3_Q : MUXCY
    port map (
      CI => Madd_nxt_XCnt_mux0000_cy(2),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_XCnt_mux0000_cy_3_rt_844,
      O => Madd_nxt_XCnt_mux0000_cy(3)
    );
  Madd_nxt_XCnt_mux0000_xor_3_Q : XORCY
    port map (
      CI => Madd_nxt_XCnt_mux0000_cy(2),
      LI => Madd_nxt_XCnt_mux0000_cy_3_rt_844,
      O => nxt_XCnt_mux0000(3)
    );
  Madd_nxt_XCnt_mux0000_cy_4_Q : MUXCY
    port map (
      CI => Madd_nxt_XCnt_mux0000_cy(3),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_XCnt_mux0000_cy_4_rt_845,
      O => Madd_nxt_XCnt_mux0000_cy(4)
    );
  Madd_nxt_XCnt_mux0000_xor_4_Q : XORCY
    port map (
      CI => Madd_nxt_XCnt_mux0000_cy(3),
      LI => Madd_nxt_XCnt_mux0000_cy_4_rt_845,
      O => nxt_XCnt_mux0000(4)
    );
  Madd_nxt_XCnt_mux0000_cy_5_Q : MUXCY
    port map (
      CI => Madd_nxt_XCnt_mux0000_cy(4),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_XCnt_mux0000_cy_5_rt_846,
      O => Madd_nxt_XCnt_mux0000_cy(5)
    );
  Madd_nxt_XCnt_mux0000_xor_5_Q : XORCY
    port map (
      CI => Madd_nxt_XCnt_mux0000_cy(4),
      LI => Madd_nxt_XCnt_mux0000_cy_5_rt_846,
      O => nxt_XCnt_mux0000(5)
    );
  Madd_nxt_XCnt_mux0000_cy_6_Q : MUXCY
    port map (
      CI => Madd_nxt_XCnt_mux0000_cy(5),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_XCnt_mux0000_cy_6_rt_847,
      O => Madd_nxt_XCnt_mux0000_cy(6)
    );
  Madd_nxt_XCnt_mux0000_xor_6_Q : XORCY
    port map (
      CI => Madd_nxt_XCnt_mux0000_cy(5),
      LI => Madd_nxt_XCnt_mux0000_cy_6_rt_847,
      O => nxt_XCnt_mux0000(6)
    );
  Madd_nxt_XCnt_mux0000_cy_7_Q : MUXCY
    port map (
      CI => Madd_nxt_XCnt_mux0000_cy(6),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_XCnt_mux0000_cy_7_rt_848,
      O => Madd_nxt_XCnt_mux0000_cy(7)
    );
  Madd_nxt_XCnt_mux0000_xor_7_Q : XORCY
    port map (
      CI => Madd_nxt_XCnt_mux0000_cy(6),
      LI => Madd_nxt_XCnt_mux0000_cy_7_rt_848,
      O => nxt_XCnt_mux0000(7)
    );
  Madd_nxt_XCnt_mux0000_cy_8_Q : MUXCY
    port map (
      CI => Madd_nxt_XCnt_mux0000_cy(7),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_XCnt_mux0000_cy_8_rt_849,
      O => Madd_nxt_XCnt_mux0000_cy(8)
    );
  Madd_nxt_XCnt_mux0000_xor_8_Q : XORCY
    port map (
      CI => Madd_nxt_XCnt_mux0000_cy(7),
      LI => Madd_nxt_XCnt_mux0000_cy_8_rt_849,
      O => nxt_XCnt_mux0000(8)
    );
  Madd_nxt_XCnt_mux0000_xor_9_Q : XORCY
    port map (
      CI => Madd_nxt_XCnt_mux0000_cy(8),
      LI => Madd_nxt_XCnt_mux0000_xor_9_rt_896,
      O => nxt_XCnt_mux0000(9)
    );
  Madd_nxt_TagCnt_mux0000_lut_1_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => TagCnt(1),
      I1 => bip0_58,
      O => N16
    );
  Madd_nxt_TagCnt_mux0000_cy_1_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      DI => TagCnt(1),
      S => N16,
      O => Madd_nxt_TagCnt_mux0000_cy(1)
    );
  Madd_nxt_TagCnt_mux0000_cy_2_Q : MUXCY
    port map (
      CI => Madd_nxt_TagCnt_mux0000_cy(1),
      DI => TagCnt(2),
      S => N17,
      O => Madd_nxt_TagCnt_mux0000_cy(2)
    );
  Madd_nxt_TagCnt_mux0000_xor_2_Q : XORCY
    port map (
      CI => Madd_nxt_TagCnt_mux0000_cy(1),
      LI => N17,
      O => nxt_TagCnt_mux0000(2)
    );
  Madd_nxt_TagCnt_mux0000_cy_3_Q : MUXCY
    port map (
      CI => Madd_nxt_TagCnt_mux0000_cy(2),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_TagCnt_mux0000_cy_3_rt_850,
      O => Madd_nxt_TagCnt_mux0000_cy(3)
    );
  Madd_nxt_TagCnt_mux0000_xor_3_Q : XORCY
    port map (
      CI => Madd_nxt_TagCnt_mux0000_cy(2),
      LI => Madd_nxt_TagCnt_mux0000_cy_3_rt_850,
      O => nxt_TagCnt_mux0000(3)
    );
  Madd_nxt_TagCnt_mux0000_cy_4_Q : MUXCY
    port map (
      CI => Madd_nxt_TagCnt_mux0000_cy(3),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_TagCnt_mux0000_cy_4_rt_851,
      O => Madd_nxt_TagCnt_mux0000_cy(4)
    );
  Madd_nxt_TagCnt_mux0000_xor_4_Q : XORCY
    port map (
      CI => Madd_nxt_TagCnt_mux0000_cy(3),
      LI => Madd_nxt_TagCnt_mux0000_cy_4_rt_851,
      O => nxt_TagCnt_mux0000(4)
    );
  Madd_nxt_TagCnt_mux0000_cy_5_Q : MUXCY
    port map (
      CI => Madd_nxt_TagCnt_mux0000_cy(4),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_TagCnt_mux0000_cy_5_rt_852,
      O => Madd_nxt_TagCnt_mux0000_cy(5)
    );
  Madd_nxt_TagCnt_mux0000_xor_5_Q : XORCY
    port map (
      CI => Madd_nxt_TagCnt_mux0000_cy(4),
      LI => Madd_nxt_TagCnt_mux0000_cy_5_rt_852,
      O => nxt_TagCnt_mux0000(5)
    );
  Madd_nxt_TagCnt_mux0000_cy_6_Q : MUXCY
    port map (
      CI => Madd_nxt_TagCnt_mux0000_cy(5),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_TagCnt_mux0000_cy_6_rt_853,
      O => Madd_nxt_TagCnt_mux0000_cy(6)
    );
  Madd_nxt_TagCnt_mux0000_xor_6_Q : XORCY
    port map (
      CI => Madd_nxt_TagCnt_mux0000_cy(5),
      LI => Madd_nxt_TagCnt_mux0000_cy_6_rt_853,
      O => nxt_TagCnt_mux0000(6)
    );
  Madd_nxt_TagCnt_mux0000_xor_7_Q : XORCY
    port map (
      CI => Madd_nxt_TagCnt_mux0000_cy(6),
      LI => Madd_nxt_TagCnt_mux0000_xor_7_rt_897,
      O => nxt_TagCnt_mux0000(7)
    );
  Madd_ZCnt_L_share0000_cy_1_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => N18,
      O => Madd_ZCnt_L_share0000_cy(1)
    );
  Madd_ZCnt_L_share0000_cy_2_Q : MUXCY
    port map (
      CI => Madd_ZCnt_L_share0000_cy(1),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_ZCnt_L_share0000_cy_2_rt_854,
      O => Madd_ZCnt_L_share0000_cy(2)
    );
  Madd_ZCnt_L_share0000_xor_2_Q : XORCY
    port map (
      CI => Madd_ZCnt_L_share0000_cy(1),
      LI => Madd_ZCnt_L_share0000_cy_2_rt_854,
      O => ZCnt_L_share0000(2)
    );
  Madd_ZCnt_L_share0000_cy_3_Q : MUXCY
    port map (
      CI => Madd_ZCnt_L_share0000_cy(2),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_ZCnt_L_share0000_cy_3_rt_855,
      O => Madd_ZCnt_L_share0000_cy(3)
    );
  Madd_ZCnt_L_share0000_xor_3_Q : XORCY
    port map (
      CI => Madd_ZCnt_L_share0000_cy(2),
      LI => Madd_ZCnt_L_share0000_cy_3_rt_855,
      O => ZCnt_L_share0000(3)
    );
  Madd_ZCnt_L_share0000_cy_4_Q : MUXCY
    port map (
      CI => Madd_ZCnt_L_share0000_cy(3),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_ZCnt_L_share0000_cy_4_rt_856,
      O => Madd_ZCnt_L_share0000_cy(4)
    );
  Madd_ZCnt_L_share0000_xor_4_Q : XORCY
    port map (
      CI => Madd_ZCnt_L_share0000_cy(3),
      LI => Madd_ZCnt_L_share0000_cy_4_rt_856,
      O => ZCnt_L_share0000(4)
    );
  Madd_ZCnt_L_share0000_cy_5_Q : MUXCY
    port map (
      CI => Madd_ZCnt_L_share0000_cy(4),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_ZCnt_L_share0000_cy_5_rt_857,
      O => Madd_ZCnt_L_share0000_cy(5)
    );
  Madd_ZCnt_L_share0000_xor_5_Q : XORCY
    port map (
      CI => Madd_ZCnt_L_share0000_cy(4),
      LI => Madd_ZCnt_L_share0000_cy_5_rt_857,
      O => ZCnt_L_share0000(5)
    );
  Madd_ZCnt_L_share0000_cy_6_Q : MUXCY
    port map (
      CI => Madd_ZCnt_L_share0000_cy(5),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_ZCnt_L_share0000_cy_6_rt_858,
      O => Madd_ZCnt_L_share0000_cy(6)
    );
  Madd_ZCnt_L_share0000_xor_6_Q : XORCY
    port map (
      CI => Madd_ZCnt_L_share0000_cy(5),
      LI => Madd_ZCnt_L_share0000_cy_6_rt_858,
      O => ZCnt_L_share0000(6)
    );
  Madd_ZCnt_L_share0000_xor_7_Q : XORCY
    port map (
      CI => Madd_ZCnt_L_share0000_cy(6),
      LI => Madd_ZCnt_L_share0000_xor_7_rt_898,
      O => ZCnt_L_share0000(7)
    );
  Madd_Acq_Number_share0000_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => N19,
      O => Madd_Acq_Number_share0000_cy(0)
    );
  Madd_Acq_Number_share0000_cy_1_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(0),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_1_rt_859,
      O => Madd_Acq_Number_share0000_cy(1)
    );
  Madd_Acq_Number_share0000_xor_1_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(0),
      LI => Madd_Acq_Number_share0000_cy_1_rt_859,
      O => Acq_Number_share0000(1)
    );
  Madd_Acq_Number_share0000_cy_2_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(1),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_2_rt_860,
      O => Madd_Acq_Number_share0000_cy(2)
    );
  Madd_Acq_Number_share0000_xor_2_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(1),
      LI => Madd_Acq_Number_share0000_cy_2_rt_860,
      O => Acq_Number_share0000(2)
    );
  Madd_Acq_Number_share0000_cy_3_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(2),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_3_rt_861,
      O => Madd_Acq_Number_share0000_cy(3)
    );
  Madd_Acq_Number_share0000_xor_3_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(2),
      LI => Madd_Acq_Number_share0000_cy_3_rt_861,
      O => Acq_Number_share0000(3)
    );
  Madd_Acq_Number_share0000_cy_4_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(3),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_4_rt_862,
      O => Madd_Acq_Number_share0000_cy(4)
    );
  Madd_Acq_Number_share0000_xor_4_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(3),
      LI => Madd_Acq_Number_share0000_cy_4_rt_862,
      O => Acq_Number_share0000(4)
    );
  Madd_Acq_Number_share0000_cy_5_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(4),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_5_rt_863,
      O => Madd_Acq_Number_share0000_cy(5)
    );
  Madd_Acq_Number_share0000_xor_5_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(4),
      LI => Madd_Acq_Number_share0000_cy_5_rt_863,
      O => Acq_Number_share0000(5)
    );
  Madd_Acq_Number_share0000_cy_6_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(5),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_6_rt_864,
      O => Madd_Acq_Number_share0000_cy(6)
    );
  Madd_Acq_Number_share0000_xor_6_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(5),
      LI => Madd_Acq_Number_share0000_cy_6_rt_864,
      O => Acq_Number_share0000(6)
    );
  Madd_Acq_Number_share0000_cy_7_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(6),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_7_rt_865,
      O => Madd_Acq_Number_share0000_cy(7)
    );
  Madd_Acq_Number_share0000_xor_7_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(6),
      LI => Madd_Acq_Number_share0000_cy_7_rt_865,
      O => Acq_Number_share0000(7)
    );
  Madd_Acq_Number_share0000_cy_8_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(7),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_8_rt_866,
      O => Madd_Acq_Number_share0000_cy(8)
    );
  Madd_Acq_Number_share0000_xor_8_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(7),
      LI => Madd_Acq_Number_share0000_cy_8_rt_866,
      O => Acq_Number_share0000(8)
    );
  Madd_Acq_Number_share0000_cy_9_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(8),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_9_rt_867,
      O => Madd_Acq_Number_share0000_cy(9)
    );
  Madd_Acq_Number_share0000_xor_9_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(8),
      LI => Madd_Acq_Number_share0000_cy_9_rt_867,
      O => Acq_Number_share0000(9)
    );
  Madd_Acq_Number_share0000_cy_10_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(9),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_10_rt_868,
      O => Madd_Acq_Number_share0000_cy(10)
    );
  Madd_Acq_Number_share0000_xor_10_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(9),
      LI => Madd_Acq_Number_share0000_cy_10_rt_868,
      O => Acq_Number_share0000(10)
    );
  Madd_Acq_Number_share0000_cy_11_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(10),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_11_rt_869,
      O => Madd_Acq_Number_share0000_cy(11)
    );
  Madd_Acq_Number_share0000_xor_11_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(10),
      LI => Madd_Acq_Number_share0000_cy_11_rt_869,
      O => Acq_Number_share0000(11)
    );
  Madd_Acq_Number_share0000_cy_12_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(11),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_12_rt_870,
      O => Madd_Acq_Number_share0000_cy(12)
    );
  Madd_Acq_Number_share0000_xor_12_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(11),
      LI => Madd_Acq_Number_share0000_cy_12_rt_870,
      O => Acq_Number_share0000(12)
    );
  Madd_Acq_Number_share0000_cy_13_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(12),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_13_rt_871,
      O => Madd_Acq_Number_share0000_cy(13)
    );
  Madd_Acq_Number_share0000_xor_13_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(12),
      LI => Madd_Acq_Number_share0000_cy_13_rt_871,
      O => Acq_Number_share0000(13)
    );
  Madd_Acq_Number_share0000_cy_14_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(13),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_14_rt_872,
      O => Madd_Acq_Number_share0000_cy(14)
    );
  Madd_Acq_Number_share0000_xor_14_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(13),
      LI => Madd_Acq_Number_share0000_cy_14_rt_872,
      O => Acq_Number_share0000(14)
    );
  Madd_Acq_Number_share0000_cy_15_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(14),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_15_rt_873,
      O => Madd_Acq_Number_share0000_cy(15)
    );
  Madd_Acq_Number_share0000_xor_15_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(14),
      LI => Madd_Acq_Number_share0000_cy_15_rt_873,
      O => Acq_Number_share0000(15)
    );
  Madd_Acq_Number_share0000_cy_16_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(15),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_16_rt_874,
      O => Madd_Acq_Number_share0000_cy(16)
    );
  Madd_Acq_Number_share0000_xor_16_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(15),
      LI => Madd_Acq_Number_share0000_cy_16_rt_874,
      O => Acq_Number_share0000(16)
    );
  Madd_Acq_Number_share0000_cy_17_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(16),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_17_rt_875,
      O => Madd_Acq_Number_share0000_cy(17)
    );
  Madd_Acq_Number_share0000_xor_17_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(16),
      LI => Madd_Acq_Number_share0000_cy_17_rt_875,
      O => Acq_Number_share0000(17)
    );
  Madd_Acq_Number_share0000_cy_18_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(17),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_18_rt_876,
      O => Madd_Acq_Number_share0000_cy(18)
    );
  Madd_Acq_Number_share0000_xor_18_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(17),
      LI => Madd_Acq_Number_share0000_cy_18_rt_876,
      O => Acq_Number_share0000(18)
    );
  Madd_Acq_Number_share0000_cy_19_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(18),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_19_rt_877,
      O => Madd_Acq_Number_share0000_cy(19)
    );
  Madd_Acq_Number_share0000_xor_19_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(18),
      LI => Madd_Acq_Number_share0000_cy_19_rt_877,
      O => Acq_Number_share0000(19)
    );
  Madd_Acq_Number_share0000_cy_20_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(19),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_20_rt_878,
      O => Madd_Acq_Number_share0000_cy(20)
    );
  Madd_Acq_Number_share0000_xor_20_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(19),
      LI => Madd_Acq_Number_share0000_cy_20_rt_878,
      O => Acq_Number_share0000(20)
    );
  Madd_Acq_Number_share0000_cy_21_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(20),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_21_rt_879,
      O => Madd_Acq_Number_share0000_cy(21)
    );
  Madd_Acq_Number_share0000_xor_21_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(20),
      LI => Madd_Acq_Number_share0000_cy_21_rt_879,
      O => Acq_Number_share0000(21)
    );
  Madd_Acq_Number_share0000_xor_22_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(21),
      LI => Madd_Acq_Number_share0000_xor_22_rt_899,
      O => Acq_Number_share0000(22)
    );
  Madd_image_pause_cnt_addsub0000_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => N20,
      O => Madd_image_pause_cnt_addsub0000_cy(0)
    );
  Madd_image_pause_cnt_addsub0000_cy_1_Q : MUXCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(0),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_image_pause_cnt_addsub0000_cy_1_rt_880,
      O => Madd_image_pause_cnt_addsub0000_cy(1)
    );
  Madd_image_pause_cnt_addsub0000_xor_1_Q : XORCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(0),
      LI => Madd_image_pause_cnt_addsub0000_cy_1_rt_880,
      O => image_pause_cnt_addsub0000(1)
    );
  Madd_image_pause_cnt_addsub0000_cy_2_Q : MUXCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(1),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_image_pause_cnt_addsub0000_cy_2_rt_881,
      O => Madd_image_pause_cnt_addsub0000_cy(2)
    );
  Madd_image_pause_cnt_addsub0000_xor_2_Q : XORCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(1),
      LI => Madd_image_pause_cnt_addsub0000_cy_2_rt_881,
      O => image_pause_cnt_addsub0000(2)
    );
  Madd_image_pause_cnt_addsub0000_cy_3_Q : MUXCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(2),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_image_pause_cnt_addsub0000_cy_3_rt_882,
      O => Madd_image_pause_cnt_addsub0000_cy(3)
    );
  Madd_image_pause_cnt_addsub0000_xor_3_Q : XORCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(2),
      LI => Madd_image_pause_cnt_addsub0000_cy_3_rt_882,
      O => image_pause_cnt_addsub0000(3)
    );
  Madd_image_pause_cnt_addsub0000_cy_4_Q : MUXCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(3),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_image_pause_cnt_addsub0000_cy_4_rt_883,
      O => Madd_image_pause_cnt_addsub0000_cy(4)
    );
  Madd_image_pause_cnt_addsub0000_xor_4_Q : XORCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(3),
      LI => Madd_image_pause_cnt_addsub0000_cy_4_rt_883,
      O => image_pause_cnt_addsub0000(4)
    );
  Madd_image_pause_cnt_addsub0000_cy_5_Q : MUXCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(4),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_image_pause_cnt_addsub0000_cy_5_rt_884,
      O => Madd_image_pause_cnt_addsub0000_cy(5)
    );
  Madd_image_pause_cnt_addsub0000_xor_5_Q : XORCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(4),
      LI => Madd_image_pause_cnt_addsub0000_cy_5_rt_884,
      O => image_pause_cnt_addsub0000(5)
    );
  Madd_image_pause_cnt_addsub0000_cy_6_Q : MUXCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(5),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_image_pause_cnt_addsub0000_cy_6_rt_885,
      O => Madd_image_pause_cnt_addsub0000_cy(6)
    );
  Madd_image_pause_cnt_addsub0000_xor_6_Q : XORCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(5),
      LI => Madd_image_pause_cnt_addsub0000_cy_6_rt_885,
      O => image_pause_cnt_addsub0000(6)
    );
  Madd_image_pause_cnt_addsub0000_cy_7_Q : MUXCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(6),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_image_pause_cnt_addsub0000_cy_7_rt_886,
      O => Madd_image_pause_cnt_addsub0000_cy(7)
    );
  Madd_image_pause_cnt_addsub0000_xor_7_Q : XORCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(6),
      LI => Madd_image_pause_cnt_addsub0000_cy_7_rt_886,
      O => image_pause_cnt_addsub0000(7)
    );
  Madd_image_pause_cnt_addsub0000_cy_8_Q : MUXCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(7),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_image_pause_cnt_addsub0000_cy_8_rt_887,
      O => Madd_image_pause_cnt_addsub0000_cy(8)
    );
  Madd_image_pause_cnt_addsub0000_xor_8_Q : XORCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(7),
      LI => Madd_image_pause_cnt_addsub0000_cy_8_rt_887,
      O => image_pause_cnt_addsub0000(8)
    );
  Madd_image_pause_cnt_addsub0000_cy_9_Q : MUXCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(8),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_image_pause_cnt_addsub0000_cy_9_rt_888,
      O => Madd_image_pause_cnt_addsub0000_cy(9)
    );
  Madd_image_pause_cnt_addsub0000_xor_9_Q : XORCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(8),
      LI => Madd_image_pause_cnt_addsub0000_cy_9_rt_888,
      O => image_pause_cnt_addsub0000(9)
    );
  Madd_image_pause_cnt_addsub0000_cy_10_Q : MUXCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(9),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_image_pause_cnt_addsub0000_cy_10_rt_889,
      O => Madd_image_pause_cnt_addsub0000_cy(10)
    );
  Madd_image_pause_cnt_addsub0000_xor_10_Q : XORCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(9),
      LI => Madd_image_pause_cnt_addsub0000_cy_10_rt_889,
      O => image_pause_cnt_addsub0000(10)
    );
  Madd_image_pause_cnt_addsub0000_cy_11_Q : MUXCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(10),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_image_pause_cnt_addsub0000_cy_11_rt_890,
      O => Madd_image_pause_cnt_addsub0000_cy(11)
    );
  Madd_image_pause_cnt_addsub0000_xor_11_Q : XORCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(10),
      LI => Madd_image_pause_cnt_addsub0000_cy_11_rt_890,
      O => image_pause_cnt_addsub0000(11)
    );
  Madd_image_pause_cnt_addsub0000_cy_12_Q : MUXCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(11),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_image_pause_cnt_addsub0000_cy_12_rt_891,
      O => Madd_image_pause_cnt_addsub0000_cy(12)
    );
  Madd_image_pause_cnt_addsub0000_xor_12_Q : XORCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(11),
      LI => Madd_image_pause_cnt_addsub0000_cy_12_rt_891,
      O => image_pause_cnt_addsub0000(12)
    );
  Madd_image_pause_cnt_addsub0000_cy_13_Q : MUXCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(12),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_image_pause_cnt_addsub0000_cy_13_rt_892,
      O => Madd_image_pause_cnt_addsub0000_cy(13)
    );
  Madd_image_pause_cnt_addsub0000_xor_13_Q : XORCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(12),
      LI => Madd_image_pause_cnt_addsub0000_cy_13_rt_892,
      O => image_pause_cnt_addsub0000(13)
    );
  Madd_image_pause_cnt_addsub0000_cy_14_Q : MUXCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(13),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_image_pause_cnt_addsub0000_cy_14_rt_893,
      O => Madd_image_pause_cnt_addsub0000_cy(14)
    );
  Madd_image_pause_cnt_addsub0000_xor_14_Q : XORCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(13),
      LI => Madd_image_pause_cnt_addsub0000_cy_14_rt_893,
      O => image_pause_cnt_addsub0000(14)
    );
  Madd_image_pause_cnt_addsub0000_xor_15_Q : XORCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(14),
      LI => Madd_image_pause_cnt_addsub0000_xor_15_rt_900,
      O => image_pause_cnt_addsub0000(15)
    );
  Msub_diag_cnt_addsub0000_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Msub_diag_cnt_addsub0000_cy_0_rt_894,
      O => Msub_diag_cnt_addsub0000_cy(0)
    );
  Msub_diag_cnt_addsub0000_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      LI => Msub_diag_cnt_addsub0000_cy_0_rt_894,
      O => diag_cnt_addsub0000(0)
    );
  Msub_diag_cnt_addsub0000_cy_1_Q : MUXCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(0),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => N21,
      O => Msub_diag_cnt_addsub0000_cy(1)
    );
  Msub_diag_cnt_addsub0000_xor_1_Q : XORCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(0),
      LI => N21,
      O => diag_cnt_addsub0000(1)
    );
  Msub_diag_cnt_addsub0000_cy_2_Q : MUXCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(1),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => N22,
      O => Msub_diag_cnt_addsub0000_cy(2)
    );
  Msub_diag_cnt_addsub0000_xor_2_Q : XORCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(1),
      LI => N22,
      O => diag_cnt_addsub0000(2)
    );
  Msub_diag_cnt_addsub0000_cy_3_Q : MUXCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(2),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => N23,
      O => Msub_diag_cnt_addsub0000_cy(3)
    );
  Msub_diag_cnt_addsub0000_xor_3_Q : XORCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(2),
      LI => N23,
      O => diag_cnt_addsub0000(3)
    );
  Msub_diag_cnt_addsub0000_cy_4_Q : MUXCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(3),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => N24,
      O => Msub_diag_cnt_addsub0000_cy(4)
    );
  Msub_diag_cnt_addsub0000_xor_4_Q : XORCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(3),
      LI => N24,
      O => diag_cnt_addsub0000(4)
    );
  Msub_diag_cnt_addsub0000_cy_5_Q : MUXCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(4),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => N25,
      O => Msub_diag_cnt_addsub0000_cy(5)
    );
  Msub_diag_cnt_addsub0000_xor_5_Q : XORCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(4),
      LI => N25,
      O => diag_cnt_addsub0000(5)
    );
  Msub_diag_cnt_addsub0000_cy_6_Q : MUXCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(5),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => N26,
      O => Msub_diag_cnt_addsub0000_cy(6)
    );
  Msub_diag_cnt_addsub0000_xor_6_Q : XORCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(5),
      LI => N26,
      O => diag_cnt_addsub0000(6)
    );
  Msub_diag_cnt_addsub0000_cy_7_Q : MUXCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(6),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => N27,
      O => Msub_diag_cnt_addsub0000_cy(7)
    );
  Msub_diag_cnt_addsub0000_xor_7_Q : XORCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(6),
      LI => N27,
      O => diag_cnt_addsub0000(7)
    );
  Msub_diag_cnt_addsub0000_cy_8_Q : MUXCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(7),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => N28,
      O => Msub_diag_cnt_addsub0000_cy(8)
    );
  Msub_diag_cnt_addsub0000_xor_8_Q : XORCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(7),
      LI => N28,
      O => diag_cnt_addsub0000(8)
    );
  Msub_diag_cnt_addsub0000_cy_9_Q : MUXCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(8),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => N29,
      O => Msub_diag_cnt_addsub0000_cy(9)
    );
  Msub_diag_cnt_addsub0000_xor_9_Q : XORCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(8),
      LI => N29,
      O => diag_cnt_addsub0000(9)
    );
  Msub_diag_cnt_addsub0000_cy_10_Q : MUXCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(9),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => N30,
      O => Msub_diag_cnt_addsub0000_cy(10)
    );
  Msub_diag_cnt_addsub0000_xor_10_Q : XORCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(9),
      LI => N30,
      O => diag_cnt_addsub0000(10)
    );
  Msub_diag_cnt_addsub0000_cy_11_Q : MUXCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(10),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => N31,
      O => Msub_diag_cnt_addsub0000_cy(11)
    );
  Msub_diag_cnt_addsub0000_xor_11_Q : XORCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(10),
      LI => N31,
      O => diag_cnt_addsub0000(11)
    );
  Msub_diag_cnt_addsub0000_cy_12_Q : MUXCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(11),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => N32,
      O => Msub_diag_cnt_addsub0000_cy(12)
    );
  Msub_diag_cnt_addsub0000_xor_12_Q : XORCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(11),
      LI => N32,
      O => diag_cnt_addsub0000(12)
    );
  Msub_diag_cnt_addsub0000_cy_13_Q : MUXCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(12),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => N33,
      O => Msub_diag_cnt_addsub0000_cy(13)
    );
  Msub_diag_cnt_addsub0000_xor_13_Q : XORCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(12),
      LI => N33,
      O => diag_cnt_addsub0000(13)
    );
  Msub_diag_cnt_addsub0000_cy_14_Q : MUXCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(13),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => N34,
      O => Msub_diag_cnt_addsub0000_cy(14)
    );
  Msub_diag_cnt_addsub0000_xor_14_Q : XORCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(13),
      LI => N34,
      O => diag_cnt_addsub0000(14)
    );
  Msub_diag_cnt_addsub0000_xor_15_Q : XORCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(14),
      LI => N35,
      O => diag_cnt_addsub0000(15)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_lut_0_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => image_pause_cnt(0),
      I1 => pg_ctrl_i_ImagePause_0_786,
      I2 => image_pause_cnt(1),
      I3 => pg_ctrl_i_ImagePause_1_785,
      O => N36
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => N36,
      O => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy(0)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_lut_1_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => image_pause_cnt(2),
      I1 => pg_ctrl_i_ImagePause_2_784,
      I2 => image_pause_cnt(3),
      I3 => pg_ctrl_i_ImagePause_3_783,
      O => N37
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy_1_Q : MUXCY
    port map (
      CI => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy(0),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => N37,
      O => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy(1)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_lut_2_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => image_pause_cnt(4),
      I1 => pg_ctrl_i_ImagePause_4_782,
      I2 => image_pause_cnt(5),
      I3 => pg_ctrl_i_ImagePause_5_781,
      O => N38
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy_2_Q : MUXCY
    port map (
      CI => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy(1),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => N38,
      O => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy(2)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_lut_3_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => image_pause_cnt(6),
      I1 => pg_ctrl_i_ImagePause_6_780,
      I2 => image_pause_cnt(7),
      I3 => pg_ctrl_i_ImagePause_7_779,
      O => N39
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy_3_Q : MUXCY
    port map (
      CI => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy(2),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => N39,
      O => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy(3)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_lut_4_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => image_pause_cnt(8),
      I1 => pg_ctrl_i_ImagePause_8_778,
      I2 => image_pause_cnt(9),
      I3 => pg_ctrl_i_ImagePause_9_777,
      O => N40
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy_4_Q : MUXCY
    port map (
      CI => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy(3),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => N40,
      O => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy(4)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_lut_5_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => image_pause_cnt(10),
      I1 => pg_ctrl_i_ImagePause_10_776,
      I2 => image_pause_cnt(11),
      I3 => pg_ctrl_i_ImagePause_11_775,
      O => N41
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy_5_Q : MUXCY
    port map (
      CI => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy(4),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => N41,
      O => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy(5)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_lut_6_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => image_pause_cnt(12),
      I1 => pg_ctrl_i_ImagePause_12_774,
      I2 => image_pause_cnt(13),
      I3 => pg_ctrl_i_ImagePause_13_773,
      O => N42
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy_6_Q : MUXCY
    port map (
      CI => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy(5),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => N42,
      O => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy(6)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_lut_7_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => image_pause_cnt(14),
      I1 => pg_ctrl_i_ImagePause_14_772,
      I2 => image_pause_cnt(15),
      I3 => pg_ctrl_i_ImagePause_15_771,
      O => N43
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy_7_Q : MUXCY
    port map (
      CI => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy(6),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => N43,
      O => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy(7)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_lut_0_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_TagSize_0_810,
      I1 => TagCnt(0),
      O => N44
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      DI => pg_ctrl_i_TagSize_0_810,
      S => N44,
      O => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(0)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_lut_1_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_TagSize_1_809,
      I1 => TagCnt(1),
      O => N45
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy_1_Q : MUXCY
    port map (
      CI => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(0),
      DI => pg_ctrl_i_TagSize_1_809,
      S => N45,
      O => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(1)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_lut_2_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_TagSize_2_808,
      I1 => TagCnt(2),
      O => N46
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy_2_Q : MUXCY
    port map (
      CI => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(1),
      DI => pg_ctrl_i_TagSize_2_808,
      S => N46,
      O => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(2)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_lut_3_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_TagSize_3_807,
      I1 => TagCnt(3),
      O => N47
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy_3_Q : MUXCY
    port map (
      CI => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(2),
      DI => pg_ctrl_i_TagSize_3_807,
      S => N47,
      O => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(3)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_lut_4_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_TagSize_4_806,
      I1 => TagCnt(4),
      O => N48
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy_4_Q : MUXCY
    port map (
      CI => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(3),
      DI => pg_ctrl_i_TagSize_4_806,
      S => N48,
      O => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(4)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_lut_5_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_TagSize_5_805,
      I1 => TagCnt(5),
      O => N49
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy_5_Q : MUXCY
    port map (
      CI => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(4),
      DI => pg_ctrl_i_TagSize_5_805,
      S => N49,
      O => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(5)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_lut_6_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_TagSize_6_804,
      I1 => TagCnt(6),
      O => N50
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy_6_Q : MUXCY
    port map (
      CI => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(5),
      DI => pg_ctrl_i_TagSize_6_804,
      S => N50,
      O => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(6)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_lut_7_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_TagSize_7_803,
      I1 => TagCnt(7),
      O => N51
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy_7_Q : MUXCY
    port map (
      CI => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(6),
      DI => pg_ctrl_i_TagSize_7_803,
      S => N51,
      O => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7)
    );
  Mcompar_done_v_cmp_lt0000_lut_0_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => image_pause_cnt(0),
      I1 => pg_ctrl_i_ImagePause_0_786,
      O => N53
    );
  Mcompar_done_v_cmp_lt0000_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      DI => image_pause_cnt(0),
      S => N53,
      O => Mcompar_done_v_cmp_lt0000_cy(0)
    );
  Mcompar_done_v_cmp_lt0000_lut_1_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => image_pause_cnt(1),
      I1 => pg_ctrl_i_ImagePause_1_785,
      O => N54
    );
  Mcompar_done_v_cmp_lt0000_cy_1_Q : MUXCY
    port map (
      CI => Mcompar_done_v_cmp_lt0000_cy(0),
      DI => image_pause_cnt(1),
      S => N54,
      O => Mcompar_done_v_cmp_lt0000_cy(1)
    );
  Mcompar_done_v_cmp_lt0000_lut_2_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => image_pause_cnt(2),
      I1 => pg_ctrl_i_ImagePause_2_784,
      O => N55
    );
  Mcompar_done_v_cmp_lt0000_cy_2_Q : MUXCY
    port map (
      CI => Mcompar_done_v_cmp_lt0000_cy(1),
      DI => image_pause_cnt(2),
      S => N55,
      O => Mcompar_done_v_cmp_lt0000_cy(2)
    );
  Mcompar_done_v_cmp_lt0000_lut_3_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => image_pause_cnt(3),
      I1 => pg_ctrl_i_ImagePause_3_783,
      O => N56
    );
  Mcompar_done_v_cmp_lt0000_cy_3_Q : MUXCY
    port map (
      CI => Mcompar_done_v_cmp_lt0000_cy(2),
      DI => image_pause_cnt(3),
      S => N56,
      O => Mcompar_done_v_cmp_lt0000_cy(3)
    );
  Mcompar_done_v_cmp_lt0000_lut_4_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => image_pause_cnt(4),
      I1 => pg_ctrl_i_ImagePause_4_782,
      O => N57
    );
  Mcompar_done_v_cmp_lt0000_cy_4_Q : MUXCY
    port map (
      CI => Mcompar_done_v_cmp_lt0000_cy(3),
      DI => image_pause_cnt(4),
      S => N57,
      O => Mcompar_done_v_cmp_lt0000_cy(4)
    );
  Mcompar_done_v_cmp_lt0000_lut_5_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => image_pause_cnt(5),
      I1 => pg_ctrl_i_ImagePause_5_781,
      O => N58
    );
  Mcompar_done_v_cmp_lt0000_cy_5_Q : MUXCY
    port map (
      CI => Mcompar_done_v_cmp_lt0000_cy(4),
      DI => image_pause_cnt(5),
      S => N58,
      O => Mcompar_done_v_cmp_lt0000_cy(5)
    );
  Mcompar_done_v_cmp_lt0000_lut_6_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => image_pause_cnt(6),
      I1 => pg_ctrl_i_ImagePause_6_780,
      O => N59
    );
  Mcompar_done_v_cmp_lt0000_cy_6_Q : MUXCY
    port map (
      CI => Mcompar_done_v_cmp_lt0000_cy(5),
      DI => image_pause_cnt(6),
      S => N59,
      O => Mcompar_done_v_cmp_lt0000_cy(6)
    );
  Mcompar_done_v_cmp_lt0000_lut_7_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => image_pause_cnt(7),
      I1 => pg_ctrl_i_ImagePause_7_779,
      O => N60
    );
  Mcompar_done_v_cmp_lt0000_cy_7_Q : MUXCY
    port map (
      CI => Mcompar_done_v_cmp_lt0000_cy(6),
      DI => image_pause_cnt(7),
      S => N60,
      O => Mcompar_done_v_cmp_lt0000_cy(7)
    );
  Mcompar_done_v_cmp_lt0000_lut_8_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => image_pause_cnt(8),
      I1 => pg_ctrl_i_ImagePause_8_778,
      O => N61
    );
  Mcompar_done_v_cmp_lt0000_cy_8_Q : MUXCY
    port map (
      CI => Mcompar_done_v_cmp_lt0000_cy(7),
      DI => image_pause_cnt(8),
      S => N61,
      O => Mcompar_done_v_cmp_lt0000_cy(8)
    );
  Mcompar_done_v_cmp_lt0000_lut_9_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => image_pause_cnt(9),
      I1 => pg_ctrl_i_ImagePause_9_777,
      O => N62
    );
  Mcompar_done_v_cmp_lt0000_cy_9_Q : MUXCY
    port map (
      CI => Mcompar_done_v_cmp_lt0000_cy(8),
      DI => image_pause_cnt(9),
      S => N62,
      O => Mcompar_done_v_cmp_lt0000_cy(9)
    );
  Mcompar_done_v_cmp_lt0000_lut_10_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => image_pause_cnt(10),
      I1 => pg_ctrl_i_ImagePause_10_776,
      O => N63
    );
  Mcompar_done_v_cmp_lt0000_cy_10_Q : MUXCY
    port map (
      CI => Mcompar_done_v_cmp_lt0000_cy(9),
      DI => image_pause_cnt(10),
      S => N63,
      O => Mcompar_done_v_cmp_lt0000_cy(10)
    );
  Mcompar_done_v_cmp_lt0000_lut_11_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => image_pause_cnt(11),
      I1 => pg_ctrl_i_ImagePause_11_775,
      O => N64
    );
  Mcompar_done_v_cmp_lt0000_cy_11_Q : MUXCY
    port map (
      CI => Mcompar_done_v_cmp_lt0000_cy(10),
      DI => image_pause_cnt(11),
      S => N64,
      O => Mcompar_done_v_cmp_lt0000_cy(11)
    );
  Mcompar_done_v_cmp_lt0000_lut_12_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => image_pause_cnt(12),
      I1 => pg_ctrl_i_ImagePause_12_774,
      O => N65
    );
  Mcompar_done_v_cmp_lt0000_cy_12_Q : MUXCY
    port map (
      CI => Mcompar_done_v_cmp_lt0000_cy(11),
      DI => image_pause_cnt(12),
      S => N65,
      O => Mcompar_done_v_cmp_lt0000_cy(12)
    );
  Mcompar_done_v_cmp_lt0000_lut_13_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => image_pause_cnt(13),
      I1 => pg_ctrl_i_ImagePause_13_773,
      O => N66
    );
  Mcompar_done_v_cmp_lt0000_cy_13_Q : MUXCY
    port map (
      CI => Mcompar_done_v_cmp_lt0000_cy(12),
      DI => image_pause_cnt(13),
      S => N66,
      O => Mcompar_done_v_cmp_lt0000_cy(13)
    );
  Mcompar_done_v_cmp_lt0000_lut_14_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => image_pause_cnt(14),
      I1 => pg_ctrl_i_ImagePause_14_772,
      O => N67
    );
  Mcompar_done_v_cmp_lt0000_cy_14_Q : MUXCY
    port map (
      CI => Mcompar_done_v_cmp_lt0000_cy(13),
      DI => image_pause_cnt(14),
      S => N67,
      O => Mcompar_done_v_cmp_lt0000_cy(14)
    );
  Mcompar_done_v_cmp_lt0000_lut_15_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => image_pause_cnt(15),
      I1 => pg_ctrl_i_ImagePause_15_771,
      O => N68
    );
  Mcompar_done_v_cmp_lt0000_cy_15_Q : MUXCY
    port map (
      CI => Mcompar_done_v_cmp_lt0000_cy(14),
      DI => image_pause_cnt(15),
      S => N68,
      O => Mcompar_done_v_cmp_lt0000_cy(15)
    );
  Mcompar_diag_cnt_cmp_lt0000_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Mcompar_diag_cnt_cmp_lt0000_cy_0_rt_895,
      O => Mcompar_diag_cnt_cmp_lt0000_cy(0)
    );
  Mcompar_diag_cnt_cmp_lt0000_lut_1_Q : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => diag_cnt(1),
      I1 => diag_cnt(2),
      I2 => diag_cnt(3),
      I3 => diag_cnt(4),
      O => N70
    );
  Mcompar_diag_cnt_cmp_lt0000_cy_1_Q : MUXCY
    port map (
      CI => Mcompar_diag_cnt_cmp_lt0000_cy(0),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => N70,
      O => Mcompar_diag_cnt_cmp_lt0000_cy(1)
    );
  Mcompar_diag_cnt_cmp_lt0000_lut_2_Q : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => diag_cnt(5),
      I1 => diag_cnt(6),
      I2 => diag_cnt(7),
      I3 => diag_cnt(8),
      O => N71
    );
  Mcompar_diag_cnt_cmp_lt0000_cy_2_Q : MUXCY
    port map (
      CI => Mcompar_diag_cnt_cmp_lt0000_cy(1),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => N71,
      O => Mcompar_diag_cnt_cmp_lt0000_cy(2)
    );
  Mcompar_diag_cnt_cmp_lt0000_lut_3_Q : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => diag_cnt(9),
      I1 => diag_cnt(10),
      I2 => diag_cnt(11),
      I3 => diag_cnt(12),
      O => N72
    );
  Mcompar_diag_cnt_cmp_lt0000_cy_3_Q : MUXCY
    port map (
      CI => Mcompar_diag_cnt_cmp_lt0000_cy(2),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => N72,
      O => Mcompar_diag_cnt_cmp_lt0000_cy(3)
    );
  Mcompar_diag_cnt_cmp_lt0000_lut_4_Q : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => diag_cnt(13),
      I1 => diag_cnt(14),
      I2 => diag_cnt(15),
      O => N73
    );
  Mcompar_diag_cnt_cmp_lt0000_cy_4_Q : MUXCY
    port map (
      CI => Mcompar_diag_cnt_cmp_lt0000_cy(3),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => N73,
      O => Mcompar_diag_cnt_cmp_lt0000_cy(4)
    );
  Mcompar_ZCnt_cmp_gt0000_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      DI => pg_ctrl_i_ZSize_0_86,
      S => N75,
      O => Mcompar_ZCnt_cmp_gt0000_cy(0)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_1_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_1_85,
      I1 => nxt_ZCnt_mux0000(1),
      O => N76
    );
  Mcompar_ZCnt_cmp_gt0000_cy_1_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(0),
      DI => pg_ctrl_i_ZSize_1_85,
      S => N76,
      O => Mcompar_ZCnt_cmp_gt0000_cy(1)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_2_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_2_84,
      I1 => nxt_ZCnt_mux0000(2),
      O => N77
    );
  Mcompar_ZCnt_cmp_gt0000_cy_2_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(1),
      DI => pg_ctrl_i_ZSize_2_84,
      S => N77,
      O => Mcompar_ZCnt_cmp_gt0000_cy(2)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_3_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_3_83,
      I1 => nxt_ZCnt_mux0000(3),
      O => N78
    );
  Mcompar_ZCnt_cmp_gt0000_cy_3_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(2),
      DI => pg_ctrl_i_ZSize_3_83,
      S => N78,
      O => Mcompar_ZCnt_cmp_gt0000_cy(3)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_4_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_4_82,
      I1 => nxt_ZCnt_mux0000(4),
      O => N79
    );
  Mcompar_ZCnt_cmp_gt0000_cy_4_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(3),
      DI => pg_ctrl_i_ZSize_4_82,
      S => N79,
      O => Mcompar_ZCnt_cmp_gt0000_cy(4)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_5_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_5_81,
      I1 => nxt_ZCnt_mux0000(5),
      O => N80
    );
  Mcompar_ZCnt_cmp_gt0000_cy_5_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(4),
      DI => pg_ctrl_i_ZSize_5_81,
      S => N80,
      O => Mcompar_ZCnt_cmp_gt0000_cy(5)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_6_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_6_80,
      I1 => nxt_ZCnt_mux0000(6),
      O => N81
    );
  Mcompar_ZCnt_cmp_gt0000_cy_6_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(5),
      DI => pg_ctrl_i_ZSize_6_80,
      S => N81,
      O => Mcompar_ZCnt_cmp_gt0000_cy(6)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_7_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_7_79,
      I1 => nxt_ZCnt_mux0000(7),
      O => N82
    );
  Mcompar_ZCnt_cmp_gt0000_cy_7_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(6),
      DI => pg_ctrl_i_ZSize_7_79,
      S => N82,
      O => Mcompar_ZCnt_cmp_gt0000_cy(7)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_8_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_8_78,
      I1 => nxt_ZCnt_mux0000(8),
      O => N83
    );
  Mcompar_ZCnt_cmp_gt0000_cy_8_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(7),
      DI => pg_ctrl_i_ZSize_8_78,
      S => N83,
      O => Mcompar_ZCnt_cmp_gt0000_cy(8)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_9_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_9_77,
      I1 => nxt_ZCnt_mux0000(9),
      O => N84
    );
  Mcompar_ZCnt_cmp_gt0000_cy_9_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(8),
      DI => pg_ctrl_i_ZSize_9_77,
      S => N84,
      O => Mcompar_ZCnt_cmp_gt0000_cy(9)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_10_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_10_76,
      I1 => nxt_ZCnt_mux0000(10),
      O => N85
    );
  Mcompar_ZCnt_cmp_gt0000_cy_10_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(9),
      DI => pg_ctrl_i_ZSize_10_76,
      S => N85,
      O => Mcompar_ZCnt_cmp_gt0000_cy(10)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_11_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_11_75,
      I1 => nxt_ZCnt_mux0000(11),
      O => N86
    );
  Mcompar_ZCnt_cmp_gt0000_cy_11_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(10),
      DI => pg_ctrl_i_ZSize_11_75,
      S => N86,
      O => Mcompar_ZCnt_cmp_gt0000_cy(11)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_12_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_12_74,
      I1 => nxt_ZCnt_mux0000(12),
      O => N87
    );
  Mcompar_ZCnt_cmp_gt0000_cy_12_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(11),
      DI => pg_ctrl_i_ZSize_12_74,
      S => N87,
      O => Mcompar_ZCnt_cmp_gt0000_cy(12)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_13_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_13_73,
      I1 => nxt_ZCnt_mux0000(13),
      O => N88
    );
  Mcompar_ZCnt_cmp_gt0000_cy_13_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(12),
      DI => pg_ctrl_i_ZSize_13_73,
      S => N88,
      O => Mcompar_ZCnt_cmp_gt0000_cy(13)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_14_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_14_72,
      I1 => nxt_ZCnt_mux0000(14),
      O => N89
    );
  Mcompar_ZCnt_cmp_gt0000_cy_14_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(13),
      DI => pg_ctrl_i_ZSize_14_72,
      S => N89,
      O => Mcompar_ZCnt_cmp_gt0000_cy(14)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_15_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_15_71,
      I1 => nxt_ZCnt_mux0000(15),
      O => N90
    );
  Mcompar_ZCnt_cmp_gt0000_cy_15_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(14),
      DI => pg_ctrl_i_ZSize_15_71,
      S => N90,
      O => Mcompar_ZCnt_cmp_gt0000_cy(15)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_16_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_16_70,
      I1 => nxt_ZCnt_mux0000(16),
      O => N91
    );
  Mcompar_ZCnt_cmp_gt0000_cy_16_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(15),
      DI => pg_ctrl_i_ZSize_16_70,
      S => N91,
      O => Mcompar_ZCnt_cmp_gt0000_cy(16)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_17_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_17_69,
      I1 => nxt_ZCnt_mux0000(17),
      O => N92
    );
  Mcompar_ZCnt_cmp_gt0000_cy_17_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(16),
      DI => pg_ctrl_i_ZSize_17_69,
      S => N92,
      O => Mcompar_ZCnt_cmp_gt0000_cy(17)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_18_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_18_68,
      I1 => nxt_ZCnt_mux0000(18),
      O => N93
    );
  Mcompar_ZCnt_cmp_gt0000_cy_18_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(17),
      DI => pg_ctrl_i_ZSize_18_68,
      S => N93,
      O => Mcompar_ZCnt_cmp_gt0000_cy(18)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_19_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_19_67,
      I1 => nxt_ZCnt_mux0000(19),
      O => N94
    );
  Mcompar_ZCnt_cmp_gt0000_cy_19_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(18),
      DI => pg_ctrl_i_ZSize_19_67,
      S => N94,
      O => Mcompar_ZCnt_cmp_gt0000_cy(19)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_20_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_20_66,
      I1 => nxt_ZCnt_mux0000(20),
      O => N95
    );
  Mcompar_ZCnt_cmp_gt0000_cy_20_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(19),
      DI => pg_ctrl_i_ZSize_20_66,
      S => N95,
      O => Mcompar_ZCnt_cmp_gt0000_cy(20)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_21_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_21_65,
      I1 => nxt_ZCnt_mux0000(21),
      O => N96
    );
  Mcompar_ZCnt_cmp_gt0000_cy_21_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(20),
      DI => pg_ctrl_i_ZSize_21_65,
      S => N96,
      O => Mcompar_ZCnt_cmp_gt0000_cy(21)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_22_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_22_64,
      I1 => nxt_ZCnt_mux0000(22),
      O => N97
    );
  Mcompar_ZCnt_cmp_gt0000_cy_22_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(21),
      DI => pg_ctrl_i_ZSize_22_64,
      S => N97,
      O => Mcompar_ZCnt_cmp_gt0000_cy(22)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_23_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_23_63,
      I1 => nxt_ZCnt_mux0000(23),
      O => N98
    );
  Mcompar_ZCnt_cmp_gt0000_cy_23_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(22),
      DI => pg_ctrl_i_ZSize_23_63,
      S => N98,
      O => Mcompar_ZCnt_cmp_gt0000_cy(23)
    );
  Mcompar_YCnt_cmp_gt0000_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      DI => pg_ctrl_i_YSize_0_802,
      S => N100,
      O => Mcompar_YCnt_cmp_gt0000_cy(0)
    );
  Mcompar_YCnt_cmp_gt0000_cy_1_Q : MUXCY
    port map (
      CI => Mcompar_YCnt_cmp_gt0000_cy(0),
      DI => pg_ctrl_i_YSize_1_801,
      S => N101,
      O => Mcompar_YCnt_cmp_gt0000_cy(1)
    );
  Mcompar_YCnt_cmp_gt0000_cy_2_Q : MUXCY
    port map (
      CI => Mcompar_YCnt_cmp_gt0000_cy(1),
      DI => pg_ctrl_i_YSize_2_800,
      S => N102,
      O => Mcompar_YCnt_cmp_gt0000_cy(2)
    );
  Mcompar_YCnt_cmp_gt0000_lut_3_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_YSize_3_799,
      I1 => YCnt_add0000_3_Q,
      O => N103
    );
  Mcompar_YCnt_cmp_gt0000_cy_3_Q : MUXCY
    port map (
      CI => Mcompar_YCnt_cmp_gt0000_cy(2),
      DI => pg_ctrl_i_YSize_3_799,
      S => N103,
      O => Mcompar_YCnt_cmp_gt0000_cy(3)
    );
  Mcompar_YCnt_cmp_gt0000_lut_4_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_YSize_4_798,
      I1 => YCnt_add0000_4_Q,
      O => N104
    );
  Mcompar_YCnt_cmp_gt0000_cy_4_Q : MUXCY
    port map (
      CI => Mcompar_YCnt_cmp_gt0000_cy(3),
      DI => pg_ctrl_i_YSize_4_798,
      S => N104,
      O => Mcompar_YCnt_cmp_gt0000_cy(4)
    );
  Mcompar_YCnt_cmp_gt0000_cy_5_Q : MUXCY
    port map (
      CI => Mcompar_YCnt_cmp_gt0000_cy(4),
      DI => pg_ctrl_i_YSize_5_797,
      S => N105,
      O => Mcompar_YCnt_cmp_gt0000_cy(5)
    );
  Mcompar_YCnt_cmp_gt0000_lut_6_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_YSize_6_796,
      I1 => YCnt_add0000_6_Q,
      O => N106
    );
  Mcompar_YCnt_cmp_gt0000_cy_6_Q : MUXCY
    port map (
      CI => Mcompar_YCnt_cmp_gt0000_cy(5),
      DI => pg_ctrl_i_YSize_6_796,
      S => N106,
      O => Mcompar_YCnt_cmp_gt0000_cy(6)
    );
  Mcompar_YCnt_cmp_gt0000_lut_7_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_YSize_7_795,
      I1 => YCnt_add0000_7_Q,
      O => N107
    );
  Mcompar_YCnt_cmp_gt0000_cy_7_Q : MUXCY
    port map (
      CI => Mcompar_YCnt_cmp_gt0000_cy(6),
      DI => pg_ctrl_i_YSize_7_795,
      S => N107,
      O => Mcompar_YCnt_cmp_gt0000_cy(7)
    );
  Mcompar_YCnt_cmp_gt0000_lut_8_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_YSize_8_794,
      I1 => YCnt_add0000_8_Q,
      O => N108
    );
  Mcompar_YCnt_cmp_gt0000_cy_8_Q : MUXCY
    port map (
      CI => Mcompar_YCnt_cmp_gt0000_cy(7),
      DI => pg_ctrl_i_YSize_8_794,
      S => N108,
      O => Mcompar_YCnt_cmp_gt0000_cy(8)
    );
  Mcompar_XCnt_cmp_gt0000_lut_0_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_XSize_0_820,
      I1 => XCnt(0),
      O => N111
    );
  Mcompar_XCnt_cmp_gt0000_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      DI => pg_ctrl_i_XSize_0_820,
      S => N111,
      O => Mcompar_XCnt_cmp_gt0000_cy(0)
    );
  Mcompar_XCnt_cmp_gt0000_cy_1_Q : MUXCY
    port map (
      CI => Mcompar_XCnt_cmp_gt0000_cy(0),
      DI => pg_ctrl_i_XSize_1_819,
      S => N112,
      O => Mcompar_XCnt_cmp_gt0000_cy(1)
    );
  Mcompar_XCnt_cmp_gt0000_lut_2_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_XSize_2_818,
      I1 => nxt_XCnt_mux0000(2),
      O => N113
    );
  Mcompar_XCnt_cmp_gt0000_cy_2_Q : MUXCY
    port map (
      CI => Mcompar_XCnt_cmp_gt0000_cy(1),
      DI => pg_ctrl_i_XSize_2_818,
      S => N113,
      O => Mcompar_XCnt_cmp_gt0000_cy(2)
    );
  Mcompar_XCnt_cmp_gt0000_lut_3_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_XSize_3_817,
      I1 => nxt_XCnt_mux0000(3),
      O => N114
    );
  Mcompar_XCnt_cmp_gt0000_cy_3_Q : MUXCY
    port map (
      CI => Mcompar_XCnt_cmp_gt0000_cy(2),
      DI => pg_ctrl_i_XSize_3_817,
      S => N114,
      O => Mcompar_XCnt_cmp_gt0000_cy(3)
    );
  Mcompar_XCnt_cmp_gt0000_lut_4_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_XSize_4_816,
      I1 => nxt_XCnt_mux0000(4),
      O => N115
    );
  Mcompar_XCnt_cmp_gt0000_cy_4_Q : MUXCY
    port map (
      CI => Mcompar_XCnt_cmp_gt0000_cy(3),
      DI => pg_ctrl_i_XSize_4_816,
      S => N115,
      O => Mcompar_XCnt_cmp_gt0000_cy(4)
    );
  Mcompar_XCnt_cmp_gt0000_lut_5_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_XSize_5_815,
      I1 => nxt_XCnt_mux0000(5),
      O => N116
    );
  Mcompar_XCnt_cmp_gt0000_cy_5_Q : MUXCY
    port map (
      CI => Mcompar_XCnt_cmp_gt0000_cy(4),
      DI => pg_ctrl_i_XSize_5_815,
      S => N116,
      O => Mcompar_XCnt_cmp_gt0000_cy(5)
    );
  Mcompar_XCnt_cmp_gt0000_lut_6_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_XSize_6_814,
      I1 => nxt_XCnt_mux0000(6),
      O => N117
    );
  Mcompar_XCnt_cmp_gt0000_cy_6_Q : MUXCY
    port map (
      CI => Mcompar_XCnt_cmp_gt0000_cy(5),
      DI => pg_ctrl_i_XSize_6_814,
      S => N117,
      O => Mcompar_XCnt_cmp_gt0000_cy(6)
    );
  Mcompar_XCnt_cmp_gt0000_lut_7_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_XSize_7_813,
      I1 => nxt_XCnt_mux0000(7),
      O => N118
    );
  Mcompar_XCnt_cmp_gt0000_cy_7_Q : MUXCY
    port map (
      CI => Mcompar_XCnt_cmp_gt0000_cy(6),
      DI => pg_ctrl_i_XSize_7_813,
      S => N118,
      O => Mcompar_XCnt_cmp_gt0000_cy(7)
    );
  Mcompar_XCnt_cmp_gt0000_lut_8_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_XSize_8_812,
      I1 => nxt_XCnt_mux0000(8),
      O => N119
    );
  Mcompar_XCnt_cmp_gt0000_cy_8_Q : MUXCY
    port map (
      CI => Mcompar_XCnt_cmp_gt0000_cy(7),
      DI => pg_ctrl_i_XSize_8_812,
      S => N119,
      O => Mcompar_XCnt_cmp_gt0000_cy(8)
    );
  Mcompar_XCnt_cmp_gt0000_lut_9_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_XSize_9_811,
      I1 => nxt_XCnt_mux0000(9),
      O => N120
    );
  Mcompar_XCnt_cmp_gt0000_cy_9_Q : MUXCY
    port map (
      CI => Mcompar_XCnt_cmp_gt0000_cy(8),
      DI => pg_ctrl_i_XSize_9_811,
      S => N120,
      O => Mcompar_XCnt_cmp_gt0000_cy(9)
    );
  config_eof_11_not000121 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => TX_LL_MISO_BUSY,
      I1 => TX_LL_MISO_AFULL,
      O => TX_LL_MOSI_SOF_or0000_inv
    );
  TX_LL_MOSI_DREM_mux0001_1_1 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => conf_fip_56,
      I2 => data_fip_54,
      I3 => data_frame_drem(1),
      O => TX_LL_MOSI_DREM_mux0001(1)
    );
  Diag_State_Out41 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Diag_State_FFd2_821,
      I1 => Diag_State_FFd1_822,
      O => Diag_State_cmp_eq0019
    );
  Diag_State_Out01 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => Diag_State_FFd2_821,
      I1 => Diag_State_FFd1_822,
      O => Diag_State_cmp_eq0016
    );
  ctrl_fip_not00011 : LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      I0 => TX_LL_MOSI_SOF_or0000_inv,
      I1 => ctrl_fip_61,
      I2 => pg_ctrl_i_Trig_42,
      I3 => control_eof(1),
      O => ctrl_fip_not0001
    );
  pg_ctrl_i_TagSize_mux0001_7_1 : LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      I0 => PG_CTRL_TagSize(0),
      I1 => PG_CTRL_DiagMode(3),
      I2 => PG_CTRL_DiagMode(1),
      I3 => PG_CTRL_DiagMode(2),
      O => pg_ctrl_i_TagSize_mux0001(7)
    );
  pg_ctrl_i_TagSize_mux0001_6_1 : LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      I0 => PG_CTRL_TagSize(1),
      I1 => PG_CTRL_DiagMode(3),
      I2 => PG_CTRL_DiagMode(1),
      I3 => PG_CTRL_DiagMode(2),
      O => pg_ctrl_i_TagSize_mux0001(6)
    );
  pg_ctrl_i_TagSize_mux0001_5_1 : LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      I0 => PG_CTRL_TagSize(2),
      I1 => PG_CTRL_DiagMode(3),
      I2 => PG_CTRL_DiagMode(1),
      I3 => PG_CTRL_DiagMode(2),
      O => pg_ctrl_i_TagSize_mux0001(5)
    );
  pg_ctrl_i_TagSize_mux0001_4_1 : LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      I0 => PG_CTRL_TagSize(3),
      I1 => PG_CTRL_DiagMode(3),
      I2 => PG_CTRL_DiagMode(1),
      I3 => PG_CTRL_DiagMode(2),
      O => pg_ctrl_i_TagSize_mux0001(4)
    );
  pg_ctrl_i_TagSize_mux0001_3_1 : LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      I0 => PG_CTRL_TagSize(4),
      I1 => PG_CTRL_DiagMode(3),
      I2 => PG_CTRL_DiagMode(1),
      I3 => PG_CTRL_DiagMode(2),
      O => pg_ctrl_i_TagSize_mux0001(3)
    );
  pg_ctrl_i_TagSize_mux0001_2_1 : LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      I0 => PG_CTRL_TagSize(5),
      I1 => PG_CTRL_DiagMode(3),
      I2 => PG_CTRL_DiagMode(1),
      I3 => PG_CTRL_DiagMode(2),
      O => pg_ctrl_i_TagSize_mux0001(2)
    );
  pg_ctrl_i_TagSize_mux0001_1_1 : LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      I0 => PG_CTRL_TagSize(6),
      I1 => PG_CTRL_DiagMode(3),
      I2 => PG_CTRL_DiagMode(1),
      I3 => PG_CTRL_DiagMode(2),
      O => pg_ctrl_i_TagSize_mux0001(1)
    );
  pg_ctrl_i_TagSize_mux0001_0_1 : LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      I0 => PG_CTRL_TagSize(7),
      I1 => PG_CTRL_DiagMode(3),
      I2 => PG_CTRL_DiagMode(1),
      I3 => PG_CTRL_DiagMode(2),
      O => pg_ctrl_i_TagSize_mux0001(0)
    );
  TX_LL_MOSI_DATA_mux0001_9_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => data_frame_dat(9),
      I2 => data_fip_54,
      I3 => data_array0_1_9_190,
      O => N322
    );
  TX_LL_MOSI_DATA_mux0001_9_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_56,
      I1 => N322,
      O => TX_LL_MOSI_DATA_mux0001(9)
    );
  TX_LL_MOSI_DATA_mux0001_8_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => data_frame_dat(8),
      I2 => data_fip_54,
      I3 => data_array0_1_8_191,
      O => N324
    );
  TX_LL_MOSI_DATA_mux0001_8_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_56,
      I1 => N324,
      O => TX_LL_MOSI_DATA_mux0001(8)
    );
  TX_LL_MOSI_DATA_mux0001_7_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => data_frame_dat(7),
      I2 => data_fip_54,
      I3 => data_array0_1_7_192,
      O => N326
    );
  TX_LL_MOSI_DATA_mux0001_7_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_56,
      I1 => N326,
      O => TX_LL_MOSI_DATA_mux0001(7)
    );
  TX_LL_MOSI_DATA_mux0001_6_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => data_frame_dat(6),
      I2 => data_fip_54,
      I3 => data_array0_1_6_193,
      O => N328
    );
  TX_LL_MOSI_DATA_mux0001_6_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_56,
      I1 => N328,
      O => TX_LL_MOSI_DATA_mux0001(6)
    );
  TX_LL_MOSI_DATA_mux0001_5_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => data_frame_dat(5),
      I2 => data_fip_54,
      I3 => data_array0_1_5_194,
      O => N330
    );
  TX_LL_MOSI_DATA_mux0001_5_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_56,
      I1 => N330,
      O => TX_LL_MOSI_DATA_mux0001(5)
    );
  TX_LL_MOSI_DATA_mux0001_31_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => data_frame_dat(31),
      I2 => data_fip_54,
      I3 => data_array0_1_31_168,
      O => N332
    );
  TX_LL_MOSI_DATA_mux0001_31_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_56,
      I1 => N332,
      O => TX_LL_MOSI_DATA_mux0001(31)
    );
  TX_LL_MOSI_DATA_mux0001_28_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => data_frame_dat(28),
      I2 => data_fip_54,
      I3 => data_array0_1_28_171,
      O => N334
    );
  TX_LL_MOSI_DATA_mux0001_28_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_56,
      I1 => N334,
      O => TX_LL_MOSI_DATA_mux0001(28)
    );
  TX_LL_MOSI_DATA_mux0001_27_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => data_frame_dat(27),
      I2 => data_fip_54,
      I3 => data_array0_1_27_172,
      O => N336
    );
  TX_LL_MOSI_DATA_mux0001_27_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_56,
      I1 => N336,
      O => TX_LL_MOSI_DATA_mux0001(27)
    );
  TX_LL_MOSI_DATA_mux0001_26_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => data_frame_dat(26),
      I2 => data_fip_54,
      I3 => data_array0_1_26_173,
      O => N338
    );
  TX_LL_MOSI_DATA_mux0001_26_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_56,
      I1 => N338,
      O => TX_LL_MOSI_DATA_mux0001(26)
    );
  TX_LL_MOSI_DATA_mux0001_25_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => data_frame_dat(25),
      I2 => data_fip_54,
      I3 => data_array0_1_25_174,
      O => N340
    );
  TX_LL_MOSI_DATA_mux0001_25_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_56,
      I1 => N340,
      O => TX_LL_MOSI_DATA_mux0001(25)
    );
  TX_LL_MOSI_DATA_mux0001_23_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => data_frame_dat(23),
      I2 => data_fip_54,
      I3 => data_array0_1_23_176,
      O => N342
    );
  TX_LL_MOSI_DATA_mux0001_23_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_56,
      I1 => N342,
      O => TX_LL_MOSI_DATA_mux0001(23)
    );
  TX_LL_MOSI_DATA_mux0001_22_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => data_frame_dat(22),
      I2 => data_fip_54,
      I3 => data_array0_1_22_177,
      O => N344
    );
  TX_LL_MOSI_DATA_mux0001_22_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_56,
      I1 => N344,
      O => TX_LL_MOSI_DATA_mux0001(22)
    );
  TX_LL_MOSI_DATA_mux0001_21_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => data_frame_dat(21),
      I2 => data_fip_54,
      I3 => data_array0_1_21_178,
      O => N346
    );
  TX_LL_MOSI_DATA_mux0001_21_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_56,
      I1 => N346,
      O => TX_LL_MOSI_DATA_mux0001(21)
    );
  TX_LL_MOSI_DATA_mux0001_20_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => data_frame_dat(20),
      I2 => data_fip_54,
      I3 => data_array0_1_20_179,
      O => N348
    );
  TX_LL_MOSI_DATA_mux0001_20_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_56,
      I1 => N348,
      O => TX_LL_MOSI_DATA_mux0001(20)
    );
  TX_LL_MOSI_DATA_mux0001_19_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => data_frame_dat(19),
      I2 => data_fip_54,
      I3 => data_array0_1_19_180,
      O => N350
    );
  TX_LL_MOSI_DATA_mux0001_19_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_56,
      I1 => N350,
      O => TX_LL_MOSI_DATA_mux0001(19)
    );
  TX_LL_MOSI_DATA_mux0001_18_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => data_frame_dat(18),
      I2 => data_fip_54,
      I3 => data_array0_1_18_181,
      O => N352
    );
  TX_LL_MOSI_DATA_mux0001_18_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_56,
      I1 => N352,
      O => TX_LL_MOSI_DATA_mux0001(18)
    );
  TX_LL_MOSI_DATA_mux0001_17_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => data_frame_dat(17),
      I2 => data_fip_54,
      I3 => data_array0_1_17_182,
      O => N354
    );
  TX_LL_MOSI_DATA_mux0001_17_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_56,
      I1 => N354,
      O => TX_LL_MOSI_DATA_mux0001(17)
    );
  TX_LL_MOSI_DATA_mux0001_16_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => data_frame_dat(16),
      I2 => data_fip_54,
      I3 => data_array0_1_16_183,
      O => N356
    );
  TX_LL_MOSI_DATA_mux0001_16_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_56,
      I1 => N356,
      O => TX_LL_MOSI_DATA_mux0001(16)
    );
  TX_LL_MOSI_DATA_mux0001_15_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => data_frame_dat(15),
      I2 => data_fip_54,
      I3 => data_array0_1_15_184,
      O => N358
    );
  TX_LL_MOSI_DATA_mux0001_15_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_56,
      I1 => N358,
      O => TX_LL_MOSI_DATA_mux0001(15)
    );
  TX_LL_MOSI_DATA_mux0001_14_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => data_frame_dat(14),
      I2 => data_fip_54,
      I3 => data_array0_1_14_185,
      O => N360
    );
  TX_LL_MOSI_DATA_mux0001_14_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_56,
      I1 => N360,
      O => TX_LL_MOSI_DATA_mux0001(14)
    );
  TX_LL_MOSI_DATA_mux0001_13_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => data_frame_dat(13),
      I2 => data_fip_54,
      I3 => data_array0_1_13_186,
      O => N362
    );
  TX_LL_MOSI_DATA_mux0001_13_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_56,
      I1 => N362,
      O => TX_LL_MOSI_DATA_mux0001(13)
    );
  TX_LL_MOSI_DATA_mux0001_12_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => data_frame_dat(12),
      I2 => data_fip_54,
      I3 => data_array0_1_12_187,
      O => N364
    );
  TX_LL_MOSI_DATA_mux0001_12_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_56,
      I1 => N364,
      O => TX_LL_MOSI_DATA_mux0001(12)
    );
  TX_LL_MOSI_DATA_mux0001_11_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => data_frame_dat(11),
      I2 => data_fip_54,
      I3 => data_array0_1_11_188,
      O => N366
    );
  TX_LL_MOSI_DATA_mux0001_11_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_56,
      I1 => N366,
      O => TX_LL_MOSI_DATA_mux0001(11)
    );
  TX_LL_MOSI_DATA_mux0001_10_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => data_frame_dat(10),
      I2 => data_fip_54,
      I3 => data_array0_1_10_189,
      O => N368
    );
  TX_LL_MOSI_DATA_mux0001_10_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_56,
      I1 => N368,
      O => TX_LL_MOSI_DATA_mux0001(10)
    );
  config_eof_11_not00011 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => TX_LL_MOSI_SOF_or0000_inv,
      I1 => N902,
      I2 => N163,
      I3 => N4391,
      O => config_eof_11_not0001
    );
  control_sof_mux00002 : LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => control_eof_12_not0001_map1,
      I1 => data_array0_1_and0000,
      I2 => N251,
      I3 => control_sof_41,
      O => control_sof_mux0000
    );
  data_frame_drem_mux0002_0_1 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => use_ext_input,
      I1 => bip0_58,
      I2 => pg_ctrl_i_ZSize_0_86,
      I3 => done_v_or0010,
      O => data_frame_drem_mux0002(0)
    );
  TagCnt_L_mux0000_5_11 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => TagCnt_L(2),
      I1 => TagCnt_L(4),
      I2 => TagCnt_L(3),
      O => N127
    );
  control_eof_12_not000113 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_297,
      I1 => pg_ctrl_i_FrameType_2_296,
      I2 => pg_ctrl_i_FrameType_0_298,
      I3 => pg_ctrl_i_FrameType_7_293,
      O => control_eof_12_not0001_map6
    );
  control_eof_12_not000131 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => TX_LL_MOSI_SOF_or0000_inv,
      I1 => N4397,
      I2 => control_eof_12_not0001_map6,
      I3 => control_eof_12_not0001_map1,
      O => control_eof_12_not0001
    );
  XCnt_L_mux0001_4_11 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => XCnt_L(3),
      I1 => XCnt_L(2),
      O => N910
    );
  Mmux_data_array0_7_mux0000191 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_7_26_537,
      I1 => N1113,
      I2 => N1181,
      O => data_array0_7_mux0000(26)
    );
  data_frame_dat_12_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bip0_58,
      I1 => ZCnt(4),
      I2 => ZCnt_L(4),
      O => data_frame_dat_12_mux0000
    );
  data_frame_dat_10_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bip0_58,
      I1 => ZCnt(2),
      I2 => ZCnt_L(2),
      O => data_frame_dat_10_mux0000
    );
  XCnt_L_mux0001_8_1 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => XCnt_L(6),
      I1 => XCnt_L(5),
      I2 => XCnt_L(4),
      I3 => N456,
      O => N01
    );
  Mmux_data_array0_9_mux00007 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_9_15_610,
      I1 => N458,
      I2 => N1113,
      I3 => N1181,
      O => data_array0_9_mux0000_15_Q
    );
  Mmux_data_array0_9_mux00006 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_9_14_611,
      I1 => N460,
      I2 => N1113,
      I3 => N1181,
      O => data_array0_9_mux0000_14_Q
    );
  Mmux_data_array0_9_mux000030 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_9_7_618,
      I1 => N462,
      I2 => N1113,
      I3 => N1181,
      O => data_array0_9_mux0000_7_Q
    );
  Mmux_data_array0_9_mux000027 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_9_4_621,
      I1 => N464,
      I2 => N1113,
      I3 => N1181,
      O => data_array0_9_mux0000_4_Q
    );
  Mmux_data_array0_9_mux000026 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_9_3_622,
      I1 => N466,
      I2 => N1113,
      I3 => N1181,
      O => data_array0_9_mux0000_3_Q
    );
  Mmux_data_array0_9_mux000012 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_9_1_624,
      I1 => N468,
      I2 => N1113,
      I3 => N1181,
      O => data_array0_9_mux0000_1_Q
    );
  Mmux_data_array0_7_mux00008 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_7_16_547,
      I1 => N470,
      I2 => N1113,
      I3 => N1181,
      O => data_array0_7_mux0000(16)
    );
  Mmux_data_array0_7_mux00006 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_7_14_549,
      I1 => N472,
      I2 => N1113,
      I3 => N1181,
      O => data_array0_7_mux0000(14)
    );
  Mmux_data_array0_7_mux000020 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_7_27_536,
      I1 => N474,
      I2 => N1113,
      I3 => N1181,
      O => data_array0_7_mux0000(27)
    );
  Mmux_data_array0_7_mux00002 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_7_10_553,
      I1 => N476,
      I2 => N1113,
      I3 => N1181,
      O => data_array0_7_mux0000(10)
    );
  Mmux_data_array0_7_mux000018 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_7_25_538,
      I1 => N478,
      I2 => N1113,
      I3 => N1181,
      O => data_array0_7_mux0000(25)
    );
  Mmux_data_array0_7_mux000016 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_7_23_540,
      I1 => N480,
      I2 => N1113,
      I3 => N1181,
      O => data_array0_7_mux0000(23)
    );
  Mmux_data_array0_6_mux000019 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_6_26_505,
      I1 => N482,
      I2 => N1113,
      I3 => N1181,
      O => data_array0_6_mux0000(26)
    );
  Mmux_data_array0_6_mux000017 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_6_24_507,
      I1 => N484,
      I2 => N1113,
      I3 => N1181,
      O => data_array0_6_mux0000(24)
    );
  Mmux_data_array0_4_mux000025 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_4_31_436,
      I1 => N486,
      I2 => N1113,
      I3 => N1181,
      O => data_array0_4_mux0000(31)
    );
  Mmux_data_array0_4_mux000022 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_4_29_438,
      I1 => N488,
      I2 => N1113,
      I3 => N1181,
      O => data_array0_4_mux0000(29)
    );
  Mmux_data_array0_4_mux000021 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_4_28_439,
      I1 => N490,
      I2 => N1113,
      I3 => N1181,
      O => data_array0_4_mux0000(28)
    );
  Mmux_data_array0_4_mux000020 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_4_27_440,
      I1 => N492,
      I2 => N1113,
      I3 => N1181,
      O => data_array0_4_mux0000(27)
    );
  Mmux_data_array0_4_mux000017 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_4_24_443,
      I1 => N494,
      I2 => N1113,
      I3 => N1181,
      O => data_array0_4_mux0000(24)
    );
  Mmux_data_array0_3_mux0000112_SW0 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_297,
      I1 => pg_ctrl_i_FrameType_2_296,
      O => N496
    );
  bip0_mux0000_SW0 : LUT4
    generic map(
      INIT => X"A8E8"
    )
    port map (
      I0 => bip0_58,
      I1 => pg_ctrl_i_FrameType_0_298,
      I2 => pg_ctrl_i_FrameType_7_293,
      I3 => pg_ctrl_i_FrameType_2_296,
      O => N498
    );
  ctrl_frame_dat_mux0000_0_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_1_31_168,
      I1 => N1113,
      I2 => N500,
      O => ctrl_frame_dat_mux0000(0)
    );
  control_eof_1_mux00003 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_293,
      I1 => pg_ctrl_i_FrameType_1_297,
      O => control_eof_1_mux0000_map2
    );
  ctrl_frame_dat_mux0000_7_18 : LUT4
    generic map(
      INIT => X"00A2"
    )
    port map (
      I0 => data_array0_1_24_175,
      I1 => pg_ctrl_i_FrameType_7_293,
      I2 => N172,
      I3 => control_eof_12_not0001_map1,
      O => ctrl_frame_dat_mux0000_7_map8
    );
  ctrl_frame_dat_mux0000_7_19 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => ctrl_frame_dat_mux0000_7_map8,
      I1 => ctrl_frame_dat_mux0000_7_map3,
      O => ctrl_frame_dat_mux0000(7)
    );
  Mmux_data_array0_4_mux0000935 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => Mmux_data_array0_4_mux00009_map0,
      I1 => data_array0_4_17_450,
      I2 => N1113,
      I3 => Mmux_data_array0_4_mux00009_map7,
      O => data_array0_4_mux0000(17)
    );
  Mmux_data_array0_4_mux0000835 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => Mmux_data_array0_4_mux00008_map0,
      I1 => data_array0_4_16_451,
      I2 => N1113,
      I3 => Mmux_data_array0_4_mux00008_map7,
      O => data_array0_4_mux0000(16)
    );
  Mmux_data_array0_4_mux00003135 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => Mmux_data_array0_4_mux000031_map0,
      I1 => data_array0_4_8_459,
      I2 => N1113,
      I3 => Mmux_data_array0_4_mux000031_map7,
      O => data_array0_4_mux0000(8)
    );
  Mmux_data_array0_4_mux00001635 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => Mmux_data_array0_4_mux000016_map0,
      I1 => data_array0_4_23_444,
      I2 => N1113,
      I3 => Mmux_data_array0_4_mux000016_map7,
      O => data_array0_4_mux0000(23)
    );
  Mmux_data_array0_4_mux00001435 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => Mmux_data_array0_4_mux000014_map0,
      I1 => data_array0_4_21_446,
      I2 => N1113,
      I3 => Mmux_data_array0_4_mux000014_map7,
      O => data_array0_4_mux0000(21)
    );
  Mmux_data_array0_4_mux00001335 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => Mmux_data_array0_4_mux000013_map0,
      I1 => data_array0_4_20_447,
      I2 => N1113,
      I3 => Mmux_data_array0_4_mux000013_map7,
      O => data_array0_4_mux0000(20)
    );
  data_frame_dat_11_mux000211 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bip0_58,
      I1 => ZCnt(3),
      I2 => ZCnt_L(3),
      O => N1001
    );
  pg_ctrl_i_FrameType_mux0001_5_31 : LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => Diag_State_FFd1_822,
      I1 => Diag_State_FFd2_821,
      I2 => data_array0_1_and0000,
      I3 => N4375,
      O => N1351
    );
  mux3212 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_12_0_719,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_11_0_692,
      I3 => N1092,
      O => data_array0_11_mux0000_0_Q
    );
  mux1091 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_12_19_700,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_11_19_673,
      I3 => N4370,
      O => data_array0_11_mux0000_19_Q
    );
  mux1071 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_12_17_702,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_11_17_675,
      I3 => N1092,
      O => data_array0_11_mux0000_17_Q
    );
  mux1061 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_12_16_703,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_11_16_676,
      I3 => N1092,
      O => data_array0_11_mux0000_16_Q
    );
  mux1051 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_12_15_704,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_11_15_677,
      I3 => N1092,
      O => data_array0_11_mux0000_15_Q
    );
  mux10191 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof(41),
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_11_27_666,
      I3 => N1092,
      O => data_array0_11_mux0000_27_Q
    );
  mux10161 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_12_24_695,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_11_24_668,
      I3 => N1092,
      O => data_array0_11_mux0000_24_Q
    );
  mux10151 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_12_23_696,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_11_23_669,
      I3 => N1092,
      O => data_array0_11_mux0000_23_Q
    );
  mux10141 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_12_22_697,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_11_22_670,
      I3 => N1092,
      O => data_array0_11_mux0000_22_Q
    );
  mux101191 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_12_7_712,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_11_7_685,
      I3 => N1092,
      O => data_array0_11_mux0000_7_Q
    );
  mux101141 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_12_29_693,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_11_31_662,
      I3 => N1092,
      O => data_array0_11_mux0000_31_Q
    );
  mux101131 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_12_29_693,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_11_30_663,
      I3 => N1092,
      O => data_array0_11_mux0000_30_Q
    );
  mux101121 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_12_2_717,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_11_2_690,
      I3 => N1092,
      O => data_array0_11_mux0000_2_Q
    );
  mux101111 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_12_29_693,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_11_29_664,
      I3 => N1092,
      O => data_array0_11_mux0000_29_Q
    );
  mux1014 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_12_11_708,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_11_11_681,
      I3 => N1092,
      O => data_array0_11_mux0000_11_Q
    );
  dummy_configs_not00011 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => PG_CTRL_Trig,
      I1 => Diag_State_FFd1_822,
      I2 => Diag_State_FFd2_821,
      I3 => N541,
      O => dummy_configs_not0001
    );
  ctrl_frame_dat_mux0000_9_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_22_381,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_1_22_177,
      I3 => N1082,
      O => ctrl_frame_dat_mux0000(9)
    );
  ctrl_frame_dat_mux0000_8_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_23_380,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_1_23_176,
      I3 => N1082,
      O => ctrl_frame_dat_mux0000(8)
    );
  ctrl_frame_dat_mux0000_4_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_27_376,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_1_27_172,
      I3 => N1082,
      O => ctrl_frame_dat_mux0000(4)
    );
  ctrl_frame_dat_mux0000_3_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_28_375,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_1_28_171,
      I3 => N1082,
      O => ctrl_frame_dat_mux0000(3)
    );
  ctrl_frame_dat_mux0000_31_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_0_403,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_1_0_199,
      I3 => N1082,
      O => ctrl_frame_dat_mux0000(31)
    );
  ctrl_frame_dat_mux0000_2_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_29_374,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_1_29_170,
      I3 => N1082,
      O => ctrl_frame_dat_mux0000(2)
    );
  ctrl_frame_dat_mux0000_29_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_2_401,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_1_2_197,
      I3 => N1082,
      O => ctrl_frame_dat_mux0000(29)
    );
  ctrl_frame_dat_mux0000_25_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_6_397,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_1_6_193,
      I3 => N1082,
      O => ctrl_frame_dat_mux0000(25)
    );
  ctrl_frame_dat_mux0000_24_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_7_396,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_1_7_192,
      I3 => N1082,
      O => ctrl_frame_dat_mux0000(24)
    );
  ctrl_frame_dat_mux0000_23_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_8_395,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_1_8_191,
      I3 => N1082,
      O => ctrl_frame_dat_mux0000(23)
    );
  ctrl_frame_dat_mux0000_22_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_9_394,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_1_9_190,
      I3 => N1082,
      O => ctrl_frame_dat_mux0000(22)
    );
  ctrl_frame_dat_mux0000_21_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_10_393,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_1_10_189,
      I3 => N1082,
      O => ctrl_frame_dat_mux0000(21)
    );
  ctrl_frame_dat_mux0000_20_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_11_392,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_1_11_188,
      I3 => N1082,
      O => ctrl_frame_dat_mux0000(20)
    );
  ctrl_frame_dat_mux0000_1_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_30_373,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_1_30_169,
      I3 => N1082,
      O => ctrl_frame_dat_mux0000(1)
    );
  ctrl_frame_dat_mux0000_19_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_12_391,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_1_12_187,
      I3 => N1082,
      O => ctrl_frame_dat_mux0000(19)
    );
  ctrl_frame_dat_mux0000_18_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_13_390,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_1_13_186,
      I3 => N1082,
      O => ctrl_frame_dat_mux0000(18)
    );
  ctrl_frame_dat_mux0000_17_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_14_389,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_1_14_185,
      I3 => N1082,
      O => ctrl_frame_dat_mux0000(17)
    );
  ctrl_frame_dat_mux0000_16_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_15_388,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_1_15_184,
      I3 => N1082,
      O => ctrl_frame_dat_mux0000(16)
    );
  ctrl_frame_dat_mux0000_15_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_16_387,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_1_16_183,
      I3 => N1082,
      O => ctrl_frame_dat_mux0000(15)
    );
  ctrl_frame_dat_mux0000_14_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_17_386,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_1_17_182,
      I3 => N1082,
      O => ctrl_frame_dat_mux0000(14)
    );
  ctrl_frame_dat_mux0000_13_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_18_385,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_1_18_181,
      I3 => N1082,
      O => ctrl_frame_dat_mux0000(13)
    );
  ctrl_frame_dat_mux0000_12_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_19_384,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_1_19_180,
      I3 => N1082,
      O => ctrl_frame_dat_mux0000(12)
    );
  ctrl_frame_dat_mux0000_11_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_20_383,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_1_20_179,
      I3 => N1082,
      O => ctrl_frame_dat_mux0000(11)
    );
  ctrl_frame_dat_mux0000_10_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_21_382,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_1_21_178,
      I3 => N1082,
      O => ctrl_frame_dat_mux0000(10)
    );
  control_eof_8_mux00001 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof(9),
      I1 => control_eof_12_not0001_map1,
      I2 => control_eof(8),
      I3 => N1202,
      O => control_eof_8_mux0000
    );
  control_eof_7_mux00001 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof(8),
      I1 => control_eof_12_not0001_map1,
      I2 => control_eof(7),
      I3 => N1202,
      O => control_eof_7_mux0000
    );
  control_eof_6_mux00001 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof(7),
      I1 => control_eof_12_not0001_map1,
      I2 => control_eof(6),
      I3 => N1202,
      O => control_eof_6_mux0000
    );
  control_eof_5_mux00001 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof(6),
      I1 => control_eof_12_not0001_map1,
      I2 => control_eof(5),
      I3 => N1202,
      O => control_eof_5_mux0000
    );
  control_eof_4_mux00001 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof(5),
      I1 => control_eof_12_not0001_map1,
      I2 => control_eof(4),
      I3 => N1202,
      O => control_eof_4_mux0000
    );
  control_eof_3_mux00001 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof(4),
      I1 => control_eof_12_not0001_map1,
      I2 => control_eof(3),
      I3 => N1202,
      O => control_eof_3_mux0000
    );
  control_eof_10_mux00001 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof(11),
      I1 => control_eof_12_not0001_map1,
      I2 => control_eof(10),
      I3 => N1092,
      O => control_eof_10_mux0000
    );
  Mmux_data_array0_9_mux000091 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_17_644,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_9_17_608,
      I3 => N1072,
      O => data_array0_9_mux0000_17_Q
    );
  Mmux_data_array0_9_mux000081 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_16_645,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_9_16_609,
      I3 => N1072,
      O => data_array0_9_mux0000_16_Q
    );
  Mmux_data_array0_9_mux000051 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_13_648,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_9_13_612,
      I3 => N1072,
      O => data_array0_9_mux0000_13_Q
    );
  Mmux_data_array0_9_mux000041 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_12_649,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_9_12_613,
      I3 => N1072,
      O => data_array0_9_mux0000_12_Q
    );
  Mmux_data_array0_9_mux0000321 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_9_652,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_9_9_616,
      I3 => N1072,
      O => data_array0_9_mux0000_9_Q
    );
  Mmux_data_array0_9_mux0000311 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_8_653,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_9_8_617,
      I3 => N1072,
      O => data_array0_9_mux0000_8_Q
    );
  Mmux_data_array0_9_mux000031 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_11_650,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_9_11_614,
      I3 => N1072,
      O => data_array0_9_mux0000_11_Q
    );
  Mmux_data_array0_9_mux0000251 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_31_631,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_9_31_595,
      I3 => N1072,
      O => data_array0_9_mux0000_31_Q
    );
  control_eof_3_mux00002_SW0 : LUT3
    generic map(
      INIT => X"74"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_293,
      I1 => pg_ctrl_i_FrameType_0_298,
      I2 => pg_ctrl_i_FrameType_1_297,
      O => N842
    );
  Mmux_data_array0_2_mux000041 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_3_12_423,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_2_12_391,
      I3 => N1082,
      O => data_array0_2_mux0000(12)
    );
  Mmux_data_array0_2_mux0000311 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_3_8_427,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_2_8_395,
      I3 => N1082,
      O => data_array0_2_mux0000(8)
    );
  Mmux_data_array0_2_mux0000301 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_3_7_428,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_2_7_396,
      I3 => N1082,
      O => data_array0_2_mux0000(7)
    );
  Mmux_data_array0_2_mux000031 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_3_11_424,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_2_11_392,
      I3 => N1082,
      O => data_array0_2_mux0000(11)
    );
  Mmux_data_array0_2_mux0000231 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_3_2_433,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_2_2_401,
      I3 => N1082,
      O => data_array0_2_mux0000(2)
    );
  Mmux_data_array0_2_mux0000171 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_3_24_411,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_2_24_379,
      I3 => N1082,
      O => data_array0_2_mux0000(24)
    );
  Mmux_data_array0_2_mux0000151 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_3_22_413,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_2_22_381,
      I3 => N1082,
      O => data_array0_2_mux0000(22)
    );
  Mmux_data_array0_2_mux0000131 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_3_20_415,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_2_20_383,
      I3 => N1082,
      O => data_array0_2_mux0000(20)
    );
  Mmux_data_array0_2_mux0000121 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_3_1_434,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_2_1_402,
      I3 => N1082,
      O => data_array0_2_mux0000(1)
    );
  Mmux_data_array0_2_mux000012 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_3_0_435,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_2_0_403,
      I3 => N1082,
      O => data_array0_2_mux0000(0)
    );
  ctrl_frame_dat_mux0000_5_Q : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_1_26_173,
      I1 => N854,
      I2 => N1132,
      I3 => N761,
      O => ctrl_frame_dat_mux0000(5)
    );
  Mmux_data_array0_2_mux000032 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_2_9_394,
      I1 => N856,
      I2 => N1132,
      I3 => N761,
      O => data_array0_2_mux0000(9)
    );
  Mmux_data_array0_2_mux000029 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_2_6_397,
      I1 => N858,
      I2 => N1132,
      I3 => N761,
      O => data_array0_2_mux0000(6)
    );
  Mmux_data_array0_2_mux000028 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_2_5_398,
      I1 => N860,
      I2 => N1132,
      I3 => N761,
      O => data_array0_2_mux0000(5)
    );
  Mmux_data_array0_2_mux000027 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_2_4_399,
      I1 => N862,
      I2 => N1132,
      I3 => N761,
      O => data_array0_2_mux0000(4)
    );
  Mmux_data_array0_2_mux000026 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_2_3_400,
      I1 => N864,
      I2 => N1132,
      I3 => N761,
      O => data_array0_2_mux0000(3)
    );
  Mmux_data_array0_2_mux000020 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_2_27_376,
      I1 => N866,
      I2 => N1132,
      I3 => N761,
      O => data_array0_2_mux0000(27)
    );
  Mmux_data_array0_2_mux00002 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_2_10_393,
      I1 => N868,
      I2 => N1132,
      I3 => N761,
      O => data_array0_2_mux0000(10)
    );
  Mmux_data_array0_2_mux000019 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_2_26_377,
      I1 => N870,
      I2 => N1132,
      I3 => N761,
      O => data_array0_2_mux0000(26)
    );
  Mmux_data_array0_2_mux000018 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_2_25_378,
      I1 => N872,
      I2 => N1132,
      I3 => N761,
      O => data_array0_2_mux0000(25)
    );
  Mmux_data_array0_2_mux000016 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_2_23_380,
      I1 => N874,
      I2 => N1132,
      I3 => N761,
      O => data_array0_2_mux0000(23)
    );
  Mmux_data_array0_2_mux000014 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_2_21_382,
      I1 => N876,
      I2 => N1132,
      I3 => N761,
      O => data_array0_2_mux0000(21)
    );
  Mmux_data_array0_2_mux000011 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_2_19_384,
      I1 => N878,
      I2 => N1132,
      I3 => N761,
      O => data_array0_2_mux0000(19)
    );
  control_eof_2_mux000010 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => control_eof(2),
      I1 => N1082,
      I2 => control_eof_2_mux0000_map3,
      O => control_eof_2_mux0000
    );
  Mmux_data_array0_9_mux0000241 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_30_632,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_9_30_596,
      I3 => N1072,
      O => data_array0_9_mux0000_30_Q
    );
  Mmux_data_array0_9_mux0000221 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_29_633,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_9_29_597,
      I3 => N1072,
      O => data_array0_9_mux0000_29_Q
    );
  Mmux_data_array0_9_mux0000211 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_28_634,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_9_28_598,
      I3 => N1072,
      O => data_array0_9_mux0000_28_Q
    );
  Mmux_data_array0_9_mux0000201 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_27_635,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_9_27_599,
      I3 => N1072,
      O => data_array0_9_mux0000_27_Q
    );
  Mmux_data_array0_9_mux000021 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_10_651,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_9_10_615,
      I3 => N1072,
      O => data_array0_9_mux0000_10_Q
    );
  Mmux_data_array0_9_mux0000181 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_25_636,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_9_25_600,
      I3 => N1072,
      O => data_array0_9_mux0000_25_Q
    );
  Mmux_data_array0_9_mux0000171 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_24_637,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_9_24_601,
      I3 => N1072,
      O => data_array0_9_mux0000_24_Q
    );
  Mmux_data_array0_9_mux0000161 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_23_638,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_9_23_602,
      I3 => N1072,
      O => data_array0_9_mux0000_23_Q
    );
  Mmux_data_array0_9_mux0000131 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_20_641,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_9_20_605,
      I3 => N1072,
      O => data_array0_9_mux0000_20_Q
    );
  Mmux_data_array0_9_mux0000111 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_19_642,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_9_19_606,
      I3 => N1072,
      O => data_array0_9_mux0000_19_Q
    );
  Mmux_data_array0_9_mux000011 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_0_661,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_9_0_625,
      I3 => N1072,
      O => data_array0_9_mux0000_0_Q
    );
  Mmux_data_array0_7_mux000091 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_8_17_577,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_7_17_546,
      I3 => N1072,
      O => data_array0_7_mux0000(17)
    );
  Mmux_data_array0_7_mux000041 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_8_12_582,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_7_12_551,
      I3 => N1072,
      O => data_array0_7_mux0000(12)
    );
  Mmux_data_array0_7_mux00002911 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => N4392,
      I1 => data_array0_1_and0000,
      I2 => pg_ctrl_i_FrameType_2_296,
      I3 => pg_ctrl_i_FrameType_1_297,
      O => N771
    );
  Mmux_data_array0_7_mux0000251 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_8_31_564,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_7_31_532,
      I3 => N1072,
      O => data_array0_7_mux0000(31)
    );
  Mmux_data_array0_7_mux0000241 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_8_30_565,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_7_30_533,
      I3 => N1072,
      O => data_array0_7_mux0000(30)
    );
  Mmux_data_array0_7_mux0000221 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_8_29_566,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_7_29_534,
      I3 => N1072,
      O => data_array0_7_mux0000(29)
    );
  Mmux_data_array0_7_mux0000211 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_8_28_567,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_7_28_535,
      I3 => N1072,
      O => data_array0_7_mux0000(28)
    );
  Mmux_data_array0_7_mux0000171 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_8_24_570,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_7_24_539,
      I3 => N1072,
      O => data_array0_7_mux0000(24)
    );
  Mmux_data_array0_7_mux0000151 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_8_22_572,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_7_22_541,
      I3 => N1072,
      O => data_array0_7_mux0000(22)
    );
  Mmux_data_array0_7_mux0000121 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_8_1_593,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_7_1_562,
      I3 => N1072,
      O => data_array0_7_mux0000(1)
    );
  Mmux_data_array0_6_mux000091 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_7_17_546,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_6_17_514,
      I3 => N1072,
      O => data_array0_6_mux0000(17)
    );
  Mmux_data_array0_6_mux000081 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_7_16_547,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_6_16_515,
      I3 => N1072,
      O => data_array0_6_mux0000(16)
    );
  Mmux_data_array0_6_mux000071 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_7_15_548,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_6_15_516,
      I3 => N1072,
      O => data_array0_6_mux0000(15)
    );
  Mmux_data_array0_6_mux000051 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_7_13_550,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_6_13_518,
      I3 => N1072,
      O => data_array0_6_mux0000(13)
    );
  Mmux_data_array0_6_mux0000311 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_7_8_555,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_6_8_523,
      I3 => N1072,
      O => data_array0_6_mux0000(8)
    );
  Mmux_data_array0_6_mux0000301 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_7_7_556,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_6_7_524,
      I3 => N1072,
      O => data_array0_6_mux0000(7)
    );
  Mmux_data_array0_6_mux000031 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_7_11_552,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_6_11_520,
      I3 => N1072,
      O => data_array0_6_mux0000(11)
    );
  Mmux_data_array0_6_mux0000251 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_7_31_532,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_6_31_500,
      I3 => N1072,
      O => data_array0_6_mux0000(31)
    );
  Mmux_data_array0_6_mux0000241 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_7_30_533,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_6_30_501,
      I3 => N1072,
      O => data_array0_6_mux0000(30)
    );
  Mmux_data_array0_6_mux0000231 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_7_2_561,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_6_2_529,
      I3 => N1072,
      O => data_array0_6_mux0000(2)
    );
  Mmux_data_array0_6_mux0000221 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_7_29_534,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_6_29_502,
      I3 => N1072,
      O => data_array0_6_mux0000(29)
    );
  Mmux_data_array0_6_mux0000201 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_7_27_536,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_6_27_504,
      I3 => N1072,
      O => data_array0_6_mux0000(27)
    );
  Mmux_data_array0_6_mux0000161 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_7_23_540,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_6_23_508,
      I3 => N1072,
      O => data_array0_6_mux0000(23)
    );
  Mmux_data_array0_6_mux0000151 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_7_22_541,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_6_22_509,
      I3 => N1072,
      O => data_array0_6_mux0000(22)
    );
  Mmux_data_array0_6_mux0000121 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_7_1_562,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_6_1_530,
      I3 => N1072,
      O => data_array0_6_mux0000(1)
    );
  Mmux_data_array0_6_mux0000111 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_7_19_544,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_6_19_512,
      I3 => N1072,
      O => data_array0_6_mux0000(19)
    );
  Mmux_data_array0_5_mux0000251 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_6_31_500,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_5_31_468,
      I3 => N1072,
      O => data_array0_5_mux0000(31)
    );
  Mmux_data_array0_5_mux0000241 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_6_30_501,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_5_30_469,
      I3 => N1072,
      O => data_array0_5_mux0000(30)
    );
  Mmux_data_array0_5_mux0000221 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_6_29_502,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_5_29_470,
      I3 => N1072,
      O => data_array0_5_mux0000(29)
    );
  Mmux_data_array0_5_mux0000211 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_6_28_503,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_5_28_471,
      I3 => N1072,
      O => data_array0_5_mux0000(28)
    );
  Mmux_data_array0_5_mux0000201 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_6_27_504,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_5_27_472,
      I3 => N1072,
      O => data_array0_5_mux0000(27)
    );
  Mmux_data_array0_5_mux0000191 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_6_26_505,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_5_26_473,
      I3 => N1072,
      O => data_array0_5_mux0000(26)
    );
  Mmux_data_array0_5_mux0000181 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_6_25_506,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_5_25_474,
      I3 => N1072,
      O => data_array0_5_mux0000(25)
    );
  Mmux_data_array0_4_mux0000241 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_5_30_469,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_4_30_437,
      I3 => N1072,
      O => data_array0_4_mux0000(30)
    );
  Mmux_data_array0_4_mux0000191 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_5_26_473,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_4_26_441,
      I3 => N1072,
      O => data_array0_4_mux0000(26)
    );
  Mmux_data_array0_4_mux0000181 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_5_25_474,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_4_25_442,
      I3 => N1072,
      O => data_array0_4_mux0000(25)
    );
  Mmux_data_array0_3_mux0000251 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_4_31_436,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_3_31_404,
      I3 => N1072,
      O => data_array0_3_mux0000(31)
    );
  Mmux_data_array0_3_mux0000241 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_4_30_437,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_3_30_405,
      I3 => N1072,
      O => data_array0_3_mux0000(30)
    );
  Mmux_data_array0_3_mux0000221 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_4_29_438,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_3_29_406,
      I3 => N1072,
      O => data_array0_3_mux0000(29)
    );
  Mmux_data_array0_3_mux0000211 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_4_28_439,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_3_28_407,
      I3 => N1072,
      O => data_array0_3_mux0000(28)
    );
  Mmux_data_array0_3_mux0000201 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_4_27_440,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_3_27_408,
      I3 => N1072,
      O => data_array0_3_mux0000(27)
    );
  Mmux_data_array0_3_mux0000191 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_4_26_441,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_3_26_409,
      I3 => N1072,
      O => data_array0_3_mux0000(26)
    );
  Mmux_data_array0_3_mux0000181 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_4_25_442,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_3_25_410,
      I3 => N1072,
      O => data_array0_3_mux0000(25)
    );
  Mmux_data_array0_3_mux0000171 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_4_24_443,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_3_24_411,
      I3 => N1072,
      O => data_array0_3_mux0000(24)
    );
  Mmux_data_array0_3_mux0000161 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_4_23_444,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_3_23_412,
      I3 => N1072,
      O => data_array0_3_mux0000(23)
    );
  Mmux_data_array0_10_mux000071 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_15_677,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_10_15_646,
      I3 => N1092,
      O => data_array0_10_mux0000_15_Q
    );
  Mmux_data_array0_10_mux000061 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_14_678,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_10_14_647,
      I3 => N1092,
      O => data_array0_10_mux0000_14_Q
    );
  Mmux_data_array0_10_mux000051 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_13_679,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_10_13_648,
      I3 => N1092,
      O => data_array0_10_mux0000_13_Q
    );
  Mmux_data_array0_10_mux000041 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_12_680,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_10_12_649,
      I3 => N1092,
      O => data_array0_10_mux0000_12_Q
    );
  Mmux_data_array0_10_mux0000321 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_9_683,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_10_9_652,
      I3 => N1092,
      O => data_array0_10_mux0000_9_Q
    );
  Mmux_data_array0_10_mux000032 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_11_681,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_10_11_650,
      I3 => N1092,
      O => data_array0_10_mux0000_11_Q
    );
  Mmux_data_array0_10_mux0000281 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_5_687,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_10_5_656,
      I3 => N1092,
      O => data_array0_10_mux0000_5_Q
    );
  Mmux_data_array0_10_mux0000271 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_4_688,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_10_4_657,
      I3 => N1092,
      O => data_array0_10_mux0000_4_Q
    );
  Mmux_data_array0_10_mux0000251 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_31_662,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_10_31_631,
      I3 => N1092,
      O => data_array0_10_mux0000_31_Q
    );
  Mmux_data_array0_10_mux0000241 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_30_663,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_10_30_632,
      I3 => N1092,
      O => data_array0_10_mux0000_30_Q
    );
  Mmux_data_array0_10_mux0000221 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_29_664,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_10_29_633,
      I3 => N1092,
      O => data_array0_10_mux0000_29_Q
    );
  Mmux_data_array0_10_mux0000211 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_28_665,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_10_28_634,
      I3 => N1092,
      O => data_array0_10_mux0000_28_Q
    );
  Mmux_data_array0_10_mux0000201 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_27_666,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_10_27_635,
      I3 => N1092,
      O => data_array0_10_mux0000_27_Q
    );
  Mmux_data_array0_10_mux000021 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_10_682,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_10_10_651,
      I3 => N1092,
      O => data_array0_10_mux0000_10_Q
    );
  Mmux_data_array0_10_mux0000181 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_25_667,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_10_25_636,
      I3 => N1092,
      O => data_array0_10_mux0000_25_Q
    );
  Mmux_data_array0_10_mux0000151 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_22_670,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_10_22_639,
      I3 => N1092,
      O => data_array0_10_mux0000_22_Q
    );
  Mmux_data_array0_10_mux0000121 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_1_691,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_10_1_660,
      I3 => N1092,
      O => data_array0_10_mux0000_1_Q
    );
  Mmux_data_array0_10_mux0000101 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_18_674,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_10_18_643,
      I3 => N1092,
      O => data_array0_10_mux0000_18_Q
    );
  Mmux_data_array0_10_mux000012 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_0_692,
      I1 => control_eof_12_not0001_map1,
      I2 => data_array0_10_0_661,
      I3 => N1092,
      O => data_array0_10_mux0000_0_Q
    );
  mux101211 : LUT4
    generic map(
      INIT => X"FFAC"
    )
    port map (
      I0 => data_array0_12_9_710,
      I1 => data_array0_11_9_683,
      I2 => control_eof_12_not0001_map1,
      I3 => N4394,
      O => data_array0_11_mux0000_9_Q
    );
  mux10121 : LUT4
    generic map(
      INIT => X"FFAC"
    )
    port map (
      I0 => data_array0_12_20_699,
      I1 => data_array0_11_20_672,
      I2 => control_eof_12_not0001_map1,
      I3 => N811,
      O => data_array0_11_mux0000_20_Q
    );
  mux101171 : LUT4
    generic map(
      INIT => X"FFAC"
    )
    port map (
      I0 => data_array0_12_5_714,
      I1 => data_array0_11_5_687,
      I2 => control_eof_12_not0001_map1,
      I3 => N811,
      O => data_array0_11_mux0000_5_Q
    );
  mux101161 : LUT4
    generic map(
      INIT => X"FFAC"
    )
    port map (
      I0 => data_array0_12_4_715,
      I1 => data_array0_11_4_688,
      I2 => control_eof_12_not0001_map1,
      I3 => N811,
      O => data_array0_11_mux0000_4_Q
    );
  mux101101 : LUT4
    generic map(
      INIT => X"FFAC"
    )
    port map (
      I0 => data_array0_12_28_694,
      I1 => data_array0_11_28_665,
      I2 => control_eof_12_not0001_map1,
      I3 => N811,
      O => data_array0_11_mux0000_28_Q
    );
  data_fip_mux00001 : LUT4
    generic map(
      INIT => X"FF8D"
    )
    port map (
      I0 => done_v_or0010,
      I1 => data_fip_54,
      I2 => done_v_50,
      I3 => N192,
      O => data_fip_mux0000
    );
  Mmux_data_array0_10_mux0000301 : LUT4
    generic map(
      INIT => X"FFCA"
    )
    port map (
      I0 => data_array0_10_7_654,
      I1 => data_array0_11_7_685,
      I2 => control_eof_12_not0001_map1,
      I3 => N811,
      O => data_array0_10_mux0000_7_Q
    );
  Mmux_data_array0_10_mux0000291 : LUT4
    generic map(
      INIT => X"FFCA"
    )
    port map (
      I0 => data_array0_10_6_655,
      I1 => data_array0_11_6_686,
      I2 => control_eof_12_not0001_map1,
      I3 => N811,
      O => data_array0_10_mux0000_6_Q
    );
  Mmux_data_array0_10_mux0000262 : LUT4
    generic map(
      INIT => X"FFCA"
    )
    port map (
      I0 => data_array0_10_3_658,
      I1 => data_array0_11_3_689,
      I2 => control_eof_12_not0001_map1,
      I3 => N811,
      O => data_array0_10_mux0000_3_Q
    );
  Mmux_data_array0_8_mux00001031 : LUT4
    generic map(
      INIT => X"00F9"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_298,
      I1 => pg_ctrl_i_FrameType_7_293,
      I2 => N130,
      I3 => control_eof_12_not0001_map1,
      O => N1152
    );
  Diag_State_FFd1_In221 : LUT4
    generic map(
      INIT => X"A8E8"
    )
    port map (
      I0 => PG_CTRL_DiagMode(3),
      I1 => PG_CTRL_DiagMode(1),
      I2 => PG_CTRL_DiagMode(2),
      I3 => PG_CTRL_DiagMode(0),
      O => N772
    );
  data_frame_dat_0_or00051 : LUT4
    generic map(
      INIT => X"C9E9"
    )
    port map (
      I0 => pg_ctrl_i_DiagMode_2_768,
      I1 => pg_ctrl_i_DiagMode_3_767,
      I2 => pg_ctrl_i_DiagMode_1_769,
      I3 => pg_ctrl_i_DiagMode_0_770,
      O => data_frame_dat_0_or0005
    );
  ctrl_frame_dat_mux0000_30_3_SW0 : LUT3
    generic map(
      INIT => X"E3"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_293,
      I1 => pg_ctrl_i_FrameType_1_297,
      I2 => pg_ctrl_i_FrameType_2_296,
      O => N996
    );
  mux110 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_11_10_682,
      I1 => N1000,
      I2 => N1122,
      I3 => N4393,
      O => data_array0_11_mux0000_10_Q
    );
  mux108 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_11_18_674,
      I1 => N1002,
      I2 => N1122,
      I3 => N781,
      O => data_array0_11_mux0000_18_Q
    );
  mux104 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_11_14_678,
      I1 => N1004,
      I2 => N1122,
      I3 => N781,
      O => data_array0_11_mux0000_14_Q
    );
  mux102 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_11_12_680,
      I1 => N1006,
      I2 => N1122,
      I3 => N781,
      O => data_array0_11_mux0000_12_Q
    );
  mux1017 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_11_25_667,
      I1 => N1008,
      I2 => N1122,
      I3 => N781,
      O => data_array0_11_mux0000_25_Q
    );
  mux1013 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_11_21_671,
      I1 => N1010,
      I2 => N1122,
      I3 => N781,
      O => data_array0_11_mux0000_21_Q
    );
  mux10118 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_11_6_686,
      I1 => N10121,
      I2 => N1122,
      I3 => N781,
      O => data_array0_11_mux0000_6_Q
    );
  mux10115 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_11_3_689,
      I1 => N1014,
      I2 => N1122,
      I3 => N781,
      O => data_array0_11_mux0000_3_Q
    );
  control_eof_9_mux0000 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => control_eof(9),
      I1 => N1016,
      I2 => N4373,
      I3 => N761,
      O => control_eof_9_mux0000_60
    );
  Mmux_data_array0_9_mux000028 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_9_5_620,
      I1 => N1018,
      I2 => N1072,
      I3 => N4389,
      O => data_array0_9_mux0000_5_Q
    );
  Mmux_data_array0_9_mux000015 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_9_22_603,
      I1 => N1020,
      I2 => N1101,
      I3 => N761,
      O => data_array0_9_mux0000_22_Q
    );
  Mmux_data_array0_9_mux000014 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_9_21_604,
      I1 => N1022,
      I2 => N1101,
      I3 => N761,
      O => data_array0_9_mux0000_21_Q
    );
  Mmux_data_array0_9_mux000010 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_9_18_607,
      I1 => N1024,
      I2 => N1101,
      I3 => N761,
      O => data_array0_9_mux0000_18_Q
    );
  Mmux_data_array0_8_mux000025 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_8_31_564,
      I1 => N1026,
      I2 => N1072,
      I3 => N204,
      O => data_array0_8_mux0000_31_Q
    );
  Mmux_data_array0_8_mux000024 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_8_30_565,
      I1 => N1028,
      I2 => N1072,
      I3 => N204,
      O => data_array0_8_mux0000_30_Q
    );
  Mmux_data_array0_8_mux000022 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_8_29_566,
      I1 => N1030,
      I2 => N1072,
      I3 => N204,
      O => data_array0_8_mux0000_29_Q
    );
  Mmux_data_array0_8_mux000021 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_8_28_567,
      I1 => N1032,
      I2 => N1072,
      I3 => N204,
      O => data_array0_8_mux0000_28_Q
    );
  Mmux_data_array0_8_mux000020 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_8_27_568,
      I1 => N1034,
      I2 => N1072,
      I3 => N204,
      O => data_array0_8_mux0000_27_Q
    );
  Mmux_data_array0_8_mux000018 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_8_25_569,
      I1 => N1036,
      I2 => N1072,
      I3 => N204,
      O => data_array0_8_mux0000_25_Q
    );
  Mmux_data_array0_8_mux000017 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_8_24_570,
      I1 => N1038,
      I2 => N1072,
      I3 => N204,
      O => data_array0_8_mux0000_24_Q
    );
  Mmux_data_array0_8_mux000016 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_8_23_571,
      I1 => N1040,
      I2 => N1072,
      I3 => N204,
      O => data_array0_8_mux0000_23_Q
    );
  Mmux_data_array0_7_mux000031 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_7_8_555,
      I1 => N1042,
      I2 => N1072,
      I3 => N204,
      O => data_array0_7_mux0000(8)
    );
  Mmux_data_array0_7_mux000030 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_7_7_556,
      I1 => N1044,
      I2 => N1072,
      I3 => N204,
      O => data_array0_7_mux0000(7)
    );
  Mmux_data_array0_7_mux00003 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_7_11_552,
      I1 => N1046,
      I2 => N1072,
      I3 => N204,
      O => data_array0_7_mux0000(11)
    );
  Mmux_data_array0_7_mux000013 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_7_20_543,
      I1 => N1048,
      I2 => N1101,
      I3 => N761,
      O => data_array0_7_mux0000(20)
    );
  Mmux_data_array0_7_mux00001 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_7_0_563,
      I1 => N1050,
      I2 => N1072,
      I3 => N204,
      O => data_array0_7_mux0000(0)
    );
  Mmux_data_array0_6_mux00006 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_6_14_517,
      I1 => N10521,
      I2 => N1101,
      I3 => N761,
      O => data_array0_6_mux0000(14)
    );
  Mmux_data_array0_6_mux00004 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_6_12_519,
      I1 => N1054,
      I2 => N1101,
      I3 => N761,
      O => data_array0_6_mux0000(12)
    );
  Mmux_data_array0_6_mux000032 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_6_9_522,
      I1 => N1056,
      I2 => N1101,
      I3 => N761,
      O => data_array0_6_mux0000(9)
    );
  Mmux_data_array0_6_mux000029 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_6_6_525,
      I1 => N1058,
      I2 => N1101,
      I3 => N761,
      O => data_array0_6_mux0000(6)
    );
  Mmux_data_array0_6_mux000028 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_6_5_526,
      I1 => N1060,
      I2 => N1101,
      I3 => N761,
      O => data_array0_6_mux0000(5)
    );
  Mmux_data_array0_6_mux000027 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_6_4_527,
      I1 => N1062,
      I2 => N1101,
      I3 => N761,
      O => data_array0_6_mux0000(4)
    );
  Mmux_data_array0_6_mux000021 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_6_28_503,
      I1 => N1064,
      I2 => N1101,
      I3 => N761,
      O => data_array0_6_mux0000(28)
    );
  Mmux_data_array0_6_mux00002 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_6_10_521,
      I1 => N1066,
      I2 => N1101,
      I3 => N761,
      O => data_array0_6_mux0000(10)
    );
  Mmux_data_array0_6_mux000018 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_6_25_506,
      I1 => N1068,
      I2 => N1101,
      I3 => N761,
      O => data_array0_6_mux0000(25)
    );
  Mmux_data_array0_6_mux000014 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_6_21_510,
      I1 => N1070,
      I2 => N1101,
      I3 => N761,
      O => data_array0_6_mux0000(21)
    );
  Mmux_data_array0_6_mux000013 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_6_20_511,
      I1 => N10721,
      I2 => N1101,
      I3 => N761,
      O => data_array0_6_mux0000(20)
    );
  Mmux_data_array0_6_mux000010 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_6_18_513,
      I1 => N1074,
      I2 => N1101,
      I3 => N761,
      O => data_array0_6_mux0000(18)
    );
  Mmux_data_array0_6_mux00001 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_6_0_531,
      I1 => N1076,
      I2 => N1072,
      I3 => N204,
      O => data_array0_6_mux0000(0)
    );
  Mmux_data_array0_5_mux000017 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_5_24_475,
      I1 => N1078,
      I2 => N1101,
      I3 => N761,
      O => data_array0_5_mux0000(24)
    );
  Mmux_data_array0_2_mux00009 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_2_17_386,
      I1 => N1080,
      I2 => N4368,
      I3 => N204,
      O => data_array0_2_mux0000(17)
    );
  Mmux_data_array0_2_mux000025 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_2_31_372,
      I1 => N10821,
      I2 => N1082,
      I3 => N204,
      O => data_array0_2_mux0000(31)
    );
  Mmux_data_array0_2_mux000024 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_2_30_373,
      I1 => N1084,
      I2 => N1082,
      I3 => N204,
      O => data_array0_2_mux0000(30)
    );
  Mmux_data_array0_2_mux000022 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_2_29_374,
      I1 => N1086,
      I2 => N1082,
      I3 => N204,
      O => data_array0_2_mux0000(29)
    );
  Mmux_data_array0_2_mux000021 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_2_28_375,
      I1 => N1088,
      I2 => N1082,
      I3 => N204,
      O => data_array0_2_mux0000(28)
    );
  Mmux_data_array0_10_mux00009 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_10_17_644,
      I1 => N1090,
      I2 => N1122,
      I3 => N781,
      O => data_array0_10_mux0000_17_Q
    );
  Mmux_data_array0_10_mux00008 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_10_16_645,
      I1 => N10921,
      I2 => N1122,
      I3 => N781,
      O => data_array0_10_mux0000_16_Q
    );
  Mmux_data_array0_10_mux000031 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_10_8_653,
      I1 => N1094,
      I2 => N1122,
      I3 => N781,
      O => data_array0_10_mux0000_8_Q
    );
  Mmux_data_array0_10_mux000023 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_10_2_659,
      I1 => N1096,
      I2 => N1122,
      I3 => N781,
      O => data_array0_10_mux0000_2_Q
    );
  Mmux_data_array0_10_mux000017 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_10_24_637,
      I1 => N1098,
      I2 => N1122,
      I3 => N781,
      O => data_array0_10_mux0000_24_Q
    );
  Mmux_data_array0_10_mux000016 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_10_23_638,
      I1 => N1100,
      I2 => N1122,
      I3 => N781,
      O => data_array0_10_mux0000_23_Q
    );
  Mmux_data_array0_10_mux000014 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_10_21_640,
      I1 => N1102,
      I2 => N1122,
      I3 => N781,
      O => data_array0_10_mux0000_21_Q
    );
  Mmux_data_array0_10_mux000013 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_10_20_641,
      I1 => N1104,
      I2 => N1122,
      I3 => N781,
      O => data_array0_10_mux0000_20_Q
    );
  Mmux_data_array0_10_mux000011 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_10_19_642,
      I1 => N1106,
      I2 => N1122,
      I3 => N781,
      O => data_array0_10_mux0000_19_Q
    );
  Mmux_data_array0_3_mux00009 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_17_418,
      I1 => N1072,
      I2 => N1112,
      O => data_array0_3_mux0000(17)
    );
  Mmux_data_array0_3_mux00008 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_16_419,
      I1 => N1072,
      I2 => N1114,
      O => data_array0_3_mux0000(16)
    );
  Mmux_data_array0_3_mux00007 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_15_420,
      I1 => N1072,
      I2 => N1116,
      O => data_array0_3_mux0000(15)
    );
  Mmux_data_array0_3_mux00006 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_14_421,
      I1 => N1072,
      I2 => N1118,
      O => data_array0_3_mux0000(14)
    );
  Mmux_data_array0_3_mux00005 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_13_422,
      I1 => N1072,
      I2 => N1120,
      O => data_array0_3_mux0000(13)
    );
  Mmux_data_array0_3_mux00004 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_12_423,
      I1 => N1072,
      I2 => N11221,
      O => data_array0_3_mux0000(12)
    );
  Mmux_data_array0_3_mux000032_SW0 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_9_458,
      I1 => Acq_Number(9),
      I2 => control_eof_12_not0001_map1,
      I3 => N4366,
      O => N1124
    );
  Mmux_data_array0_3_mux000032 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_9_426,
      I1 => N1072,
      I2 => N1124,
      O => data_array0_3_mux0000(9)
    );
  Mmux_data_array0_3_mux000031 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_8_427,
      I1 => N1072,
      I2 => N1126,
      O => data_array0_3_mux0000(8)
    );
  Mmux_data_array0_3_mux000030 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_7_428,
      I1 => N1072,
      I2 => N1128,
      O => data_array0_3_mux0000(7)
    );
  Mmux_data_array0_3_mux00003 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_11_424,
      I1 => N1072,
      I2 => N1130,
      O => data_array0_3_mux0000(11)
    );
  Mmux_data_array0_3_mux000029 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_6_429,
      I1 => N1072,
      I2 => N11321,
      O => data_array0_3_mux0000(6)
    );
  Mmux_data_array0_3_mux000028 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_5_430,
      I1 => N1072,
      I2 => N1134,
      O => data_array0_3_mux0000(5)
    );
  Mmux_data_array0_3_mux000027 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_4_431,
      I1 => N1072,
      I2 => N1136,
      O => data_array0_3_mux0000(4)
    );
  Mmux_data_array0_3_mux000026 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_3_432,
      I1 => N1072,
      I2 => N1138,
      O => data_array0_3_mux0000(3)
    );
  Mmux_data_array0_3_mux000023 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_2_433,
      I1 => N1072,
      I2 => N1140,
      O => data_array0_3_mux0000(2)
    );
  Mmux_data_array0_3_mux00002 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_10_425,
      I1 => N1072,
      I2 => N1142,
      O => data_array0_3_mux0000(10)
    );
  Mmux_data_array0_3_mux000015 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_22_413,
      I1 => N1072,
      I2 => N1144,
      O => data_array0_3_mux0000(22)
    );
  Mmux_data_array0_3_mux000014 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_21_414,
      I1 => N1072,
      I2 => N1146,
      O => data_array0_3_mux0000(21)
    );
  Mmux_data_array0_3_mux000013 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_20_415,
      I1 => N1072,
      I2 => N1148,
      O => data_array0_3_mux0000(20)
    );
  Mmux_data_array0_3_mux000012 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_1_434,
      I1 => N1072,
      I2 => N1150,
      O => data_array0_3_mux0000(1)
    );
  Mmux_data_array0_3_mux000011 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_19_416,
      I1 => N1072,
      I2 => N11521,
      O => data_array0_3_mux0000(19)
    );
  Mmux_data_array0_3_mux000010 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_18_417,
      I1 => N1072,
      I2 => N1154,
      O => data_array0_3_mux0000(18)
    );
  Mmux_data_array0_3_mux00001_SW0 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_0_467,
      I1 => Acq_Number(0),
      I2 => control_eof_12_not0001_map1,
      I3 => N190,
      O => N1156
    );
  Mmux_data_array0_3_mux00001 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_0_435,
      I1 => N1072,
      I2 => N1156,
      O => data_array0_3_mux0000(0)
    );
  Mmux_data_array0_4_mux00005 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_13_73,
      I1 => N1181,
      I2 => N1184,
      I3 => N204,
      O => data_array0_4_mux0000(13)
    );
  Mmux_data_array0_4_mux00004 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_12_74,
      I1 => N1181,
      I2 => N1186,
      I3 => N204,
      O => data_array0_4_mux0000(12)
    );
  Mmux_data_array0_4_mux000032_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof_12_not0001_map1,
      I1 => data_array0_5_9_490,
      I2 => data_array0_4_9_458,
      I3 => N4371,
      O => N1188
    );
  Mmux_data_array0_4_mux000032 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_9_77,
      I1 => N1181,
      I2 => N1188,
      I3 => N204,
      O => data_array0_4_mux0000(9)
    );
  Mmux_data_array0_4_mux00002 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_10_76,
      I1 => N1181,
      I2 => N1190,
      I3 => N204,
      O => data_array0_4_mux0000(10)
    );
  Mmux_data_array0_4_mux000015 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_22_64,
      I1 => N1181,
      I2 => N1192,
      I3 => N204,
      O => data_array0_4_mux0000(22)
    );
  ctrl_frame_dat_mux0000_30_20 : LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_298,
      I1 => pg_ctrl_i_FrameType_7_293,
      I2 => N172,
      O => Mmux_data_array0_7_mux000029_map8
    );
  Mmux_data_array0_7_mux000026_SW0 : LUT4
    generic map(
      INIT => X"FF14"
    )
    port map (
      I0 => N172,
      I1 => pg_ctrl_i_FrameType_7_293,
      I2 => pg_ctrl_i_FrameType_0_298,
      I3 => data_array0_7_3_560,
      O => N1490
    );
  Mmux_data_array0_7_mux000026 : LUT4
    generic map(
      INIT => X"FFAC"
    )
    port map (
      I0 => data_array0_8_3_591,
      I1 => N1490,
      I2 => control_eof_12_not0001_map1,
      I3 => N761,
      O => data_array0_7_mux0000(3)
    );
  Mmux_data_array0_8_mux0000814 : LUT3
    generic map(
      INIT => X"64"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_293,
      I1 => pg_ctrl_i_FrameType_0_298,
      I2 => Acq_Number(16),
      O => Mmux_data_array0_8_mux00008_map6
    );
  Mmux_data_array0_8_mux0000833 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_8_16_578,
      I1 => N1152,
      I2 => Mmux_data_array0_8_mux00008_map8,
      O => data_array0_8_mux0000_16_Q
    );
  Mmux_data_array0_8_mux0000414 : LUT3
    generic map(
      INIT => X"64"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_293,
      I1 => pg_ctrl_i_FrameType_0_298,
      I2 => Acq_Number(12),
      O => Mmux_data_array0_8_mux00004_map6
    );
  Mmux_data_array0_8_mux0000433 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_8_12_582,
      I1 => N1152,
      I2 => Mmux_data_array0_8_mux00004_map8,
      O => data_array0_8_mux0000_12_Q
    );
  Mmux_data_array0_8_mux00003214 : LUT3
    generic map(
      INIT => X"64"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_293,
      I1 => pg_ctrl_i_FrameType_0_298,
      I2 => Acq_Number(9),
      O => Mmux_data_array0_8_mux000032_map6
    );
  Mmux_data_array0_8_mux00003224 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_9_9_616,
      I1 => Mmux_data_array0_8_mux000032_map6,
      I2 => control_eof_12_not0001_map1,
      I3 => N189,
      O => Mmux_data_array0_8_mux000032_map8
    );
  Mmux_data_array0_8_mux00003233 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_8_9_585,
      I1 => N1152,
      I2 => Mmux_data_array0_8_mux000032_map8,
      O => data_array0_8_mux0000_9_Q
    );
  Mmux_data_array0_8_mux00002814 : LUT3
    generic map(
      INIT => X"64"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_293,
      I1 => pg_ctrl_i_FrameType_0_298,
      I2 => Acq_Number(5),
      O => Mmux_data_array0_8_mux000028_map6
    );
  Mmux_data_array0_8_mux00002833 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_8_5_589,
      I1 => N1152,
      I2 => Mmux_data_array0_8_mux000028_map8,
      O => data_array0_8_mux0000_5_Q
    );
  Mmux_data_array0_8_mux00002714 : LUT3
    generic map(
      INIT => X"64"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_293,
      I1 => pg_ctrl_i_FrameType_0_298,
      I2 => Acq_Number(4),
      O => Mmux_data_array0_8_mux000027_map6
    );
  Mmux_data_array0_8_mux00002733 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_8_4_590,
      I1 => N1152,
      I2 => Mmux_data_array0_8_mux000027_map8,
      O => data_array0_8_mux0000_4_Q
    );
  Mmux_data_array0_8_mux00002314 : LUT3
    generic map(
      INIT => X"64"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_293,
      I1 => pg_ctrl_i_FrameType_0_298,
      I2 => Acq_Number(2),
      O => Mmux_data_array0_8_mux000023_map6
    );
  Mmux_data_array0_8_mux00002333 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_8_2_592,
      I1 => N1152,
      I2 => Mmux_data_array0_8_mux000023_map8,
      O => data_array0_8_mux0000_2_Q
    );
  Mmux_data_array0_8_mux00001514 : LUT3
    generic map(
      INIT => X"64"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_293,
      I1 => pg_ctrl_i_FrameType_0_298,
      I2 => Acq_Number(22),
      O => Mmux_data_array0_8_mux000015_map6
    );
  Mmux_data_array0_8_mux00001533 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_8_22_572,
      I1 => N1152,
      I2 => Mmux_data_array0_8_mux000015_map8,
      O => data_array0_8_mux0000_22_Q
    );
  Mmux_data_array0_8_mux00001114 : LUT3
    generic map(
      INIT => X"64"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_293,
      I1 => pg_ctrl_i_FrameType_0_298,
      I2 => Acq_Number(19),
      O => Mmux_data_array0_8_mux000011_map6
    );
  Mmux_data_array0_8_mux00001133 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_8_19_575,
      I1 => N1152,
      I2 => Mmux_data_array0_8_mux000011_map8,
      O => data_array0_8_mux0000_19_Q
    );
  Mmux_data_array0_8_mux00001014 : LUT3
    generic map(
      INIT => X"64"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_293,
      I1 => pg_ctrl_i_FrameType_0_298,
      I2 => Acq_Number(18),
      O => Mmux_data_array0_8_mux000010_map6
    );
  Mmux_data_array0_8_mux00001033 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_8_18_576,
      I1 => N1152,
      I2 => Mmux_data_array0_8_mux000010_map8,
      O => data_array0_8_mux0000_18_Q
    );
  TagCnt_L_mux0000_7_6 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => TagCnt_L(5),
      I1 => TagCnt_L(6),
      I2 => N127,
      O => TagCnt_L_mux0000_7_map3
    );
  TagCnt_L_mux0000_7_18 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => TagCnt_L(4),
      I1 => TagCnt_L(5),
      I2 => TagCnt_L(6),
      I3 => TagCnt_L(2),
      O => TagCnt_L_mux0000_7_map9
    );
  Mmux_data_array0_4_mux00006_SW0 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_14_453,
      I1 => data_array0_5_14_485,
      I2 => N4406,
      I3 => control_eof_12_not0001_map1,
      O => N1858
    );
  Diag_State_FFd2_In211 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_293,
      I1 => pg_ctrl_i_FrameType_2_296,
      I2 => pg_ctrl_i_FrameType_1_297,
      O => N168
    );
  Mmux_data_array0_3_mux000011011 : LUT4
    generic map(
      INIT => X"9FFF"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_2_296,
      I1 => pg_ctrl_i_FrameType_1_297,
      I2 => data_array0_1_and0000,
      I3 => N4396,
      O => N601
    );
  Mmux_data_array0_8_mux00001_SW0 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_8_0_594,
      I1 => Acq_Number(0),
      I2 => N1072,
      I3 => N4369,
      O => N1919
    );
  Mmux_data_array0_5_mux000032_SW0 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_5_9_490,
      I1 => data_array0_6_9_522,
      I2 => N4407,
      I3 => control_eof_12_not0001_map1,
      O => N1929
    );
  Mmux_data_array0_5_mux00001_SW0 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_5_0_499,
      I1 => data_array0_6_0_531,
      I2 => N1072,
      I3 => control_eof_12_not0001_map1,
      O => N1945
    );
  Mmux_data_array0_4_mux00001_SW0 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_0_467,
      I1 => data_array0_5_0_499,
      I2 => N1072,
      I3 => control_eof_12_not0001_map1,
      O => N1955
    );
  Mmux_data_array0_5_mux00009 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_17_69,
      I1 => N761,
      I2 => N1959,
      I3 => N204,
      O => data_array0_5_mux0000(17)
    );
  Mmux_data_array0_5_mux00008 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_16_70,
      I1 => N761,
      I2 => N1961,
      I3 => N204,
      O => data_array0_5_mux0000(16)
    );
  Mmux_data_array0_5_mux000031 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_8_78,
      I1 => N761,
      I2 => N1963,
      I3 => N204,
      O => data_array0_5_mux0000(8)
    );
  Mmux_data_array0_5_mux000029 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_6_80,
      I1 => N761,
      I2 => N1965,
      I3 => N204,
      O => data_array0_5_mux0000(6)
    );
  Mmux_data_array0_5_mux000023 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_2_84,
      I1 => N761,
      I2 => N1967,
      I3 => N204,
      O => data_array0_5_mux0000(2)
    );
  Mmux_data_array0_5_mux000016 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_23_63,
      I1 => N761,
      I2 => N1969,
      I3 => N204,
      O => data_array0_5_mux0000(23)
    );
  Mmux_data_array0_5_mux000014 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_21_65,
      I1 => N761,
      I2 => N1971,
      I3 => N204,
      O => data_array0_5_mux0000(21)
    );
  Mmux_data_array0_5_mux000013 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_20_66,
      I1 => N761,
      I2 => N1973,
      I3 => N204,
      O => data_array0_5_mux0000(20)
    );
  Mmux_data_array0_5_mux000011 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_19_67,
      I1 => N761,
      I2 => N1975,
      I3 => N204,
      O => data_array0_5_mux0000(19)
    );
  Mmux_data_array0_4_mux00007 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_15_71,
      I1 => N761,
      I2 => N1977,
      I3 => N204,
      O => data_array0_4_mux0000(15)
    );
  Mmux_data_array0_4_mux000029 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_6_80,
      I1 => N761,
      I2 => N1979,
      I3 => N204,
      O => data_array0_4_mux0000(6)
    );
  Mmux_data_array0_4_mux000027 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_4_82,
      I1 => N761,
      I2 => N1981,
      I3 => N204,
      O => data_array0_4_mux0000(4)
    );
  Mmux_data_array0_4_mux000023 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_2_84,
      I1 => N761,
      I2 => N1983,
      I3 => N204,
      O => data_array0_4_mux0000(2)
    );
  Mmux_data_array0_4_mux000012 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_1_85,
      I1 => N761,
      I2 => N1985,
      I3 => N204,
      O => data_array0_4_mux0000(1)
    );
  TagCnt_L_mux0000_4_1 : LUT4
    generic map(
      INIT => X"006A"
    )
    port map (
      I0 => TagCnt_L(4),
      I1 => TagCnt_L(3),
      I2 => TagCnt_L(2),
      I3 => N431,
      O => TagCnt_L_mux0000(4)
    );
  Mmux_data_array0_5_mux00001311 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_2_296,
      I1 => pg_ctrl_i_FrameType_1_297,
      I2 => data_array0_1_and0000,
      I3 => N4365,
      O => N189
    );
  N1631 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_297,
      I1 => pg_ctrl_i_FrameType_7_293,
      I2 => pg_ctrl_i_FrameType_0_298,
      O => N163
    );
  data_frame_dat_24_mux0001311 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_298,
      I1 => pg_ctrl_i_FrameType_2_296,
      I2 => pg_ctrl_i_FrameType_7_293,
      O => N1412
    );
  data_array_1_and00001 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_297,
      I1 => pg_ctrl_i_FrameType_7_293,
      I2 => N902,
      O => data_array_1_and0000
    );
  config_eof_11_not0001311 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_6_294,
      I1 => pg_ctrl_i_FrameType_2_296,
      I2 => pg_ctrl_i_FrameType_5_295,
      O => N902
    );
  done_v_or00101 : LUT4
    generic map(
      INIT => X"2F22"
    )
    port map (
      I0 => data_frame_eof_59,
      I1 => done_v_50,
      I2 => data_fip_54,
      I3 => pg_ctrl_i_Trig_42,
      O => done_v_or0010
    );
  Acq_Number_mux0000_9_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(9),
      I1 => Acq_Number_share0000(9),
      I2 => N4408,
      I3 => N6,
      O => Acq_Number_mux0000(9)
    );
  Acq_Number_mux0000_8_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(8),
      I1 => Acq_Number_share0000(8),
      I2 => N147,
      I3 => N6,
      O => Acq_Number_mux0000(8)
    );
  Acq_Number_mux0000_7_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(7),
      I1 => Acq_Number_share0000(7),
      I2 => N147,
      I3 => N6,
      O => Acq_Number_mux0000(7)
    );
  Acq_Number_mux0000_6_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(6),
      I1 => Acq_Number_share0000(6),
      I2 => N147,
      I3 => N6,
      O => Acq_Number_mux0000(6)
    );
  Acq_Number_mux0000_5_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(5),
      I1 => Acq_Number_share0000(5),
      I2 => N147,
      I3 => N6,
      O => Acq_Number_mux0000(5)
    );
  Acq_Number_mux0000_4_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(4),
      I1 => Acq_Number_share0000(4),
      I2 => N147,
      I3 => N6,
      O => Acq_Number_mux0000(4)
    );
  Acq_Number_mux0000_3_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(3),
      I1 => Acq_Number_share0000(3),
      I2 => N147,
      I3 => N6,
      O => Acq_Number_mux0000(3)
    );
  Acq_Number_mux0000_2_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(2),
      I1 => Acq_Number_share0000(2),
      I2 => N147,
      I3 => N6,
      O => Acq_Number_mux0000(2)
    );
  Acq_Number_mux0000_22_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(22),
      I1 => Acq_Number_share0000(22),
      I2 => N147,
      I3 => N6,
      O => Acq_Number_mux0000(22)
    );
  Acq_Number_mux0000_21_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(21),
      I1 => Acq_Number_share0000(21),
      I2 => N147,
      I3 => N6,
      O => Acq_Number_mux0000(21)
    );
  Acq_Number_mux0000_20_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(20),
      I1 => Acq_Number_share0000(20),
      I2 => N147,
      I3 => N6,
      O => Acq_Number_mux0000(20)
    );
  Acq_Number_mux0000_1_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(1),
      I1 => Acq_Number_share0000(1),
      I2 => N147,
      I3 => N6,
      O => Acq_Number_mux0000(1)
    );
  Acq_Number_mux0000_19_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(19),
      I1 => Acq_Number_share0000(19),
      I2 => N147,
      I3 => N6,
      O => Acq_Number_mux0000(19)
    );
  Acq_Number_mux0000_18_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(18),
      I1 => Acq_Number_share0000(18),
      I2 => N147,
      I3 => N6,
      O => Acq_Number_mux0000(18)
    );
  Acq_Number_mux0000_17_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(17),
      I1 => Acq_Number_share0000(17),
      I2 => N147,
      I3 => N6,
      O => Acq_Number_mux0000(17)
    );
  Acq_Number_mux0000_16_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(16),
      I1 => Acq_Number_share0000(16),
      I2 => N147,
      I3 => N6,
      O => Acq_Number_mux0000(16)
    );
  Acq_Number_mux0000_15_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(15),
      I1 => Acq_Number_share0000(15),
      I2 => N147,
      I3 => N6,
      O => Acq_Number_mux0000(15)
    );
  Acq_Number_mux0000_14_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(14),
      I1 => Acq_Number_share0000(14),
      I2 => N147,
      I3 => N6,
      O => Acq_Number_mux0000(14)
    );
  Acq_Number_mux0000_13_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(13),
      I1 => Acq_Number_share0000(13),
      I2 => N147,
      I3 => N6,
      O => Acq_Number_mux0000(13)
    );
  Acq_Number_mux0000_12_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(12),
      I1 => Acq_Number_share0000(12),
      I2 => N147,
      I3 => N6,
      O => Acq_Number_mux0000(12)
    );
  Acq_Number_mux0000_11_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(11),
      I1 => Acq_Number_share0000(11),
      I2 => N147,
      I3 => N6,
      O => Acq_Number_mux0000(11)
    );
  Acq_Number_mux0000_10_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(10),
      I1 => Acq_Number_share0000(10),
      I2 => N147,
      I3 => N6,
      O => Acq_Number_mux0000(10)
    );
  data_frame_dat_0_or00041 : LUT4
    generic map(
      INIT => X"2066"
    )
    port map (
      I0 => pg_ctrl_i_DiagMode_2_768,
      I1 => pg_ctrl_i_DiagMode_3_767,
      I2 => pg_ctrl_i_DiagMode_0_770,
      I3 => pg_ctrl_i_DiagMode_1_769,
      O => data_frame_dat_0_or0004
    );
  Acq_Number_mux0000_0_173 : LUT4
    generic map(
      INIT => X"FDFC"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_2_296,
      I1 => Acq_Number_mux0000_0_1_map1,
      I2 => Acq_Number_mux0000_0_1_map12,
      I3 => Acq_Number_mux0000_0_1_map19,
      O => N6
    );
  Diag_State_FFd1_In4 : LUT4
    generic map(
      INIT => X"C080"
    )
    port map (
      I0 => conf_fip_56,
      I1 => Diag_State_FFd2_821,
      I2 => Diag_State_FFd1_822,
      I3 => pg_ctrl_i_Trig_42,
      O => Diag_State_FFd1_In_map2
    );
  Diag_State_FFd1_In15 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => Diag_State_FFd2_821,
      I1 => Diag_State_FFd1_822,
      I2 => PG_CTRL_Trig,
      O => Diag_State_FFd1_In_map8
    );
  Diag_State_FFd1_In18 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => Diag_State_FFd1_In_map8,
      I1 => N772,
      I2 => N912,
      I3 => PG_CTRL_DiagMode(0),
      O => Diag_State_FFd1_In_map9
    );
  diag_cnt_or00011 : LUT3
    generic map(
      INIT => X"DC"
    )
    port map (
      I0 => PG_CTRL_DiagMode(0),
      I1 => Diag_State_cmp_eq0015,
      I2 => N4376,
      O => diag_cnt_or0001
    );
  pg_ctrl_i_FrameType_mux0001_7_2_SW0 : LUT4
    generic map(
      INIT => X"E7ED"
    )
    port map (
      I0 => PG_CTRL_DiagMode(2),
      I1 => PG_CTRL_DiagMode(1),
      I2 => PG_CTRL_DiagMode(3),
      I3 => PG_CTRL_DiagMode(0),
      O => N2261
    );
  pg_ctrl_i_FrameType_mux0001_7_32 : LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_298,
      I1 => pg_ctrl_i_FrameType_mux0001_7_map4,
      I2 => N1351,
      I3 => N591,
      O => pg_ctrl_i_FrameType_mux0001_7_map8
    );
  pg_ctrl_i_FrameType_mux0001_7_67 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_mux0001_7_map19,
      I1 => pg_ctrl_i_FrameType_0_298,
      I2 => pg_ctrl_i_FrameType_mux0001_7_map15,
      O => pg_ctrl_i_FrameType_mux0001_7_map20
    );
  Mmux_data_array0_8_mux000010122 : LUT4
    generic map(
      INIT => X"F7DF"
    )
    port map (
      I0 => data_array0_1_and0000,
      I1 => pg_ctrl_i_FrameType_1_297,
      I2 => pg_ctrl_i_FrameType_2_296,
      I3 => pg_ctrl_i_FrameType_7_293,
      O => N130
    );
  diag_cnt_or0000 : LUT4
    generic map(
      INIT => X"0089"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_297,
      I1 => pg_ctrl_i_FrameType_0_298,
      I2 => pg_ctrl_i_FrameType_7_293,
      I3 => N2345,
      O => diag_cnt_or0000_45
    );
  diag_cnt_mux0000_0_1 : LUT4
    generic map(
      INIT => X"EFCD"
    )
    port map (
      I0 => Diag_State_FFd1_822,
      I1 => Diag_State_FFd2_821,
      I2 => DONE_and0000,
      I3 => N2347,
      O => N9
    );
  Diag_State_cmp_eq001524 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => diag_cnt(4),
      I1 => diag_cnt(5),
      I2 => diag_cnt(6),
      I3 => diag_cnt(7),
      O => Diag_State_cmp_eq0015_map12
    );
  Diag_State_cmp_eq001548 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => diag_cnt(8),
      I1 => diag_cnt(9),
      I2 => diag_cnt(10),
      I3 => diag_cnt(11),
      O => Diag_State_cmp_eq0015_map20
    );
  Diag_State_cmp_eq001561 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => diag_cnt(12),
      I1 => diag_cnt(13),
      I2 => diag_cnt(14),
      I3 => diag_cnt(15),
      O => Diag_State_cmp_eq0015_map27
    );
  Diag_State_cmp_eq001575 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => Diag_State_cmp_eq0015_map5,
      I1 => Diag_State_cmp_eq0015_map12,
      I2 => Diag_State_cmp_eq0015_map20,
      I3 => Diag_State_cmp_eq0015_map27,
      O => Diag_State_cmp_eq0015
    );
  diag_cnt_mux0000_9_SW0 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => diag_cnt(9),
      I1 => diag_cnt_addsub0000(9),
      I2 => N1411,
      I3 => N9,
      O => N2409
    );
  diag_cnt_mux0000_8_SW0 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => diag_cnt(8),
      I1 => diag_cnt_addsub0000(8),
      I2 => N1411,
      I3 => N9,
      O => N2411
    );
  diag_cnt_mux0000_7_SW0 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => diag_cnt(7),
      I1 => diag_cnt_addsub0000(7),
      I2 => N1411,
      I3 => N9,
      O => N2413
    );
  diag_cnt_mux0000_6_SW0 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => diag_cnt(6),
      I1 => diag_cnt_addsub0000(6),
      I2 => N1411,
      I3 => N9,
      O => N2415
    );
  diag_cnt_mux0000_5_SW0 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => diag_cnt(5),
      I1 => diag_cnt_addsub0000(5),
      I2 => N1411,
      I3 => N9,
      O => N2417
    );
  diag_cnt_mux0000_4_SW0 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => diag_cnt(4),
      I1 => diag_cnt_addsub0000(4),
      I2 => N1411,
      I3 => N9,
      O => N2419
    );
  diag_cnt_mux0000_3_SW0 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => diag_cnt(3),
      I1 => diag_cnt_addsub0000(3),
      I2 => N1411,
      I3 => N9,
      O => N2421
    );
  diag_cnt_mux0000_2_SW0 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => diag_cnt(2),
      I1 => diag_cnt_addsub0000(2),
      I2 => N1411,
      I3 => N9,
      O => N2423
    );
  diag_cnt_mux0000_1_SW0 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => diag_cnt(1),
      I1 => diag_cnt_addsub0000(1),
      I2 => N1411,
      I3 => N9,
      O => N2425
    );
  diag_cnt_mux0000_15_SW0 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => diag_cnt(15),
      I1 => diag_cnt_addsub0000(15),
      I2 => N1411,
      I3 => N9,
      O => N2427
    );
  diag_cnt_mux0000_14_SW0 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => diag_cnt(14),
      I1 => diag_cnt_addsub0000(14),
      I2 => N1411,
      I3 => N9,
      O => N2429
    );
  diag_cnt_mux0000_13_SW0 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => diag_cnt(13),
      I1 => diag_cnt_addsub0000(13),
      I2 => N1411,
      I3 => N9,
      O => N2431
    );
  diag_cnt_mux0000_12_SW0 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => diag_cnt(12),
      I1 => diag_cnt_addsub0000(12),
      I2 => N1411,
      I3 => N9,
      O => N2433
    );
  diag_cnt_mux0000_11_SW0 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => diag_cnt(11),
      I1 => diag_cnt_addsub0000(11),
      I2 => N1411,
      I3 => N9,
      O => N2435
    );
  diag_cnt_mux0000_10_SW0 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => diag_cnt(10),
      I1 => diag_cnt_addsub0000(10),
      I2 => N1411,
      I3 => N9,
      O => N2437
    );
  diag_cnt_mux0000_0_SW0 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => diag_cnt(0),
      I1 => diag_cnt_addsub0000(0),
      I2 => N1411,
      I3 => N9,
      O => N2439
    );
  pg_ctrl_i_FrameType_mux0001_6_18 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_2_296,
      I1 => data_array0_1_and0000,
      I2 => N262,
      I3 => Acq_Number_or0001,
      O => pg_ctrl_i_FrameType_mux0001_6_map8
    );
  pg_ctrl_i_FrameType_mux0001_5_9 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_298,
      I1 => pg_ctrl_i_FrameType_7_293,
      I2 => pg_ctrl_i_FrameType_1_297,
      I3 => N1351,
      O => pg_ctrl_i_FrameType_mux0001_5_map3
    );
  pg_ctrl_i_FrameType_mux0001_5_22 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => N4395,
      I1 => Diag_State_FFd2_821,
      I2 => Diag_State_FFd1_822,
      I3 => PG_CTRL_FrameType(2),
      O => pg_ctrl_i_FrameType_mux0001_5_map8
    );
  pg_ctrl_i_FrameType_mux0001_5_42 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_298,
      I1 => pg_ctrl_i_FrameType_1_297,
      I2 => pg_ctrl_i_FrameType_7_293,
      O => pg_ctrl_i_FrameType_mux0001_5_map12
    );
  Diag_State_FFd2_In62 : LUT4
    generic map(
      INIT => X"0189"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_298,
      I1 => pg_ctrl_i_FrameType_1_297,
      I2 => pg_ctrl_i_FrameType_7_293,
      I3 => pg_ctrl_i_FrameType_2_296,
      O => Diag_State_FFd2_In_map22
    );
  data_frame_dat_26_mux000188 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_frame_dat(26),
      I1 => data_frame_dat_0_or0005,
      I2 => data_frame_dat_0_or0004,
      I3 => ZCnt(0),
      O => data_frame_dat_26_mux0001_map19
    );
  data_frame_dat_26_mux0001117 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => data_frame_dat_26_mux0001_map16,
      I1 => N176,
      I2 => RX_LL_MOSI_DATA(26),
      I3 => data_frame_dat_26_mux0001_map22,
      O => data_frame_dat_26_mux0001
    );
  DONE_and00001 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => PG_CTRL_Trig,
      I1 => N4398,
      O => DONE_and0000
    );
  pg_ctrl_i_FrameType_mux0001_0_21 : LUT3
    generic map(
      INIT => X"32"
    )
    port map (
      I0 => N772,
      I1 => N4409,
      I2 => N912,
      O => N1221
    );
  data_frame_dat_5_mux0003411 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => pg_ctrl_i_DiagMode_3_767,
      I1 => pg_ctrl_i_DiagMode_2_768,
      I2 => pg_ctrl_i_DiagMode_1_769,
      O => N1052
    );
  pg_ctrl_i_FrameType_mux0001_2_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N611,
      I1 => pg_ctrl_i_FrameType_5_295,
      I2 => PG_CTRL_FrameType(5),
      I3 => N1221,
      O => pg_ctrl_i_FrameType_mux0001(2)
    );
  pg_ctrl_i_FrameType_mux0001_1_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N611,
      I1 => pg_ctrl_i_FrameType_6_294,
      I2 => PG_CTRL_FrameType(6),
      I3 => N1221,
      O => pg_ctrl_i_FrameType_mux0001(1)
    );
  data_frame_dat_15_mux000211 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_frame_dat_0_cmp_eq0003,
      I1 => YCnt(7),
      I2 => data_frame_dat_0_or0004,
      I3 => ODD_EVENn,
      O => N661
    );
  data_frame_dat_25_mux00018 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => pg_ctrl_i_DiagMode_0_770,
      I1 => XCnt(9),
      I2 => YCnt(1),
      O => data_frame_dat_25_mux0001_map4
    );
  data_frame_dat_25_mux000116 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_frame_dat_0_or0004,
      I1 => YCnt(4),
      I2 => N1052,
      I3 => data_frame_dat_25_mux0001_map4,
      O => data_frame_dat_25_mux0001_map6
    );
  data_frame_dat_25_mux000160 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_frame_dat(25),
      I1 => data_frame_dat_25_mux0001_map11,
      I2 => N7,
      I3 => data_frame_dat_25_mux0001_map10,
      O => data_frame_dat_25_mux0001
    );
  ZCnt_L_not00021 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => bip0_58,
      I1 => N191,
      I2 => N149,
      I3 => N551,
      O => ZCnt_L_not0002
    );
  YCnt_mux0002_9_SW1 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => RX_LL_MOSI_EOF,
      I1 => bip0_58,
      I2 => use_ext_input,
      I3 => done_v_or0010,
      O => N2910
    );
  data_frame_dat_30_mux00017 : LUT4
    generic map(
      INIT => X"C0EA"
    )
    port map (
      I0 => ZCnt(6),
      I1 => RX_LL_MOSI_DATA(30),
      I2 => N4384,
      I3 => N431,
      O => data_frame_dat_30_mux0001_map3
    );
  data_frame_dat_29_mux00017 : LUT4
    generic map(
      INIT => X"C0EA"
    )
    port map (
      I0 => ZCnt(5),
      I1 => RX_LL_MOSI_DATA(29),
      I2 => N176,
      I3 => N431,
      O => data_frame_dat_29_mux0001_map3
    );
  data_frame_dat_28_mux00017 : LUT4
    generic map(
      INIT => X"C0EA"
    )
    port map (
      I0 => ZCnt(4),
      I1 => RX_LL_MOSI_DATA(28),
      I2 => N176,
      I3 => N431,
      O => data_frame_dat_28_mux0001_map3
    );
  data_frame_dat_27_mux00017 : LUT4
    generic map(
      INIT => X"C0EA"
    )
    port map (
      I0 => ZCnt(3),
      I1 => RX_LL_MOSI_DATA(27),
      I2 => N176,
      I3 => N431,
      O => data_frame_dat_27_mux0001_map3
    );
  data_frame_dat_23_mux00030 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_23_743,
      I1 => N192,
      O => data_frame_dat_23_mux0003_map0
    );
  data_frame_dat_22_mux00030 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_22_744,
      I1 => N192,
      O => data_frame_dat_22_mux0003_map0
    );
  data_frame_dat_21_mux00030 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_21_745,
      I1 => N192,
      O => data_frame_dat_21_mux0003_map0
    );
  data_frame_dat_12_mux00020 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_12_754,
      I1 => N192,
      O => data_frame_dat_12_mux0002_map0
    );
  data_frame_dat_12_mux000230 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => data_frame_dat_12_mux0002_map6,
      I1 => data_frame_dat_12_mux0002_map10,
      I2 => data_frame_dat_12_mux0002_map5,
      O => data_frame_dat_12_mux0002
    );
  data_frame_dat_10_mux00020 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_10_756,
      I1 => N192,
      O => data_frame_dat_10_mux0002_map0
    );
  data_frame_dat_10_mux000237 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => data_frame_dat_10_mux0002_map8,
      I1 => data_frame_dat_10_mux0002_map12,
      I2 => data_frame_dat_10_mux0002_map5,
      O => data_frame_dat_10_mux0002
    );
  data_frame_dat_7_mux00030 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_7_759,
      I1 => N192,
      O => data_frame_dat_7_mux0003_map0
    );
  data_frame_dat_7_mux000352 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => XCnt_L(7),
      I1 => YCnt(2),
      I2 => N206,
      I3 => N200,
      O => data_frame_dat_7_mux0003_map14
    );
  data_frame_dat_6_mux00030 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_6_760,
      I1 => N192,
      O => data_frame_dat_6_mux0003_map0
    );
  data_frame_dat_6_mux000352 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => XCnt_L(6),
      I1 => YCnt(1),
      I2 => N206,
      I3 => N200,
      O => data_frame_dat_6_mux0003_map14
    );
  data_frame_dat_5_mux00030 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_5_761,
      I1 => N192,
      O => data_frame_dat_5_mux0003_map0
    );
  data_frame_dat_5_mux000352 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => XCnt_L(5),
      I1 => YCnt(0),
      I2 => N206,
      I3 => N200,
      O => data_frame_dat_5_mux0003_map14
    );
  data_frame_dat_11_mux00020 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_11_755,
      I1 => N192,
      O => data_frame_dat_11_mux0002_map0
    );
  data_frame_dat_11_mux000232 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bip0_58,
      I1 => ZCnt(1),
      I2 => ZCnt_L(1),
      O => data_frame_dat_11_mux0002_map12
    );
  data_frame_dat_8_mux00020 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_8_758,
      I1 => N192,
      O => data_frame_dat_8_mux0002_map0
    );
  data_frame_dat_8_mux000255 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => YCnt(3),
      I1 => N4388,
      I2 => data_frame_dat(8),
      I3 => N7,
      O => data_frame_dat_8_mux0002_map16
    );
  data_frame_dat_8_mux000257 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => data_frame_dat_8_mux0002_map16,
      I1 => data_frame_dat_8_mux0002_map12,
      I2 => data_frame_dat_8_mux0002_map7,
      O => data_frame_dat_8_mux0002
    );
  data_frame_dat_15_mux000270 : LUT4
    generic map(
      INIT => X"E200"
    )
    port map (
      I0 => N661,
      I1 => use_ext_input,
      I2 => RX_LL_MOSI_DATA(15),
      I3 => N4403,
      O => data_frame_dat_15_mux0002_map20
    );
  data_frame_dat_15_mux000273 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => data_frame_dat_15_mux0002_map20,
      I1 => data_frame_dat_15_mux0002_map13,
      O => data_frame_dat_15_mux0002
    );
  data_frame_dat_9_mux00020 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_9_757,
      I1 => N192,
      O => data_frame_dat_9_mux0002_map0
    );
  data_frame_dat_9_mux000261 : LUT4
    generic map(
      INIT => X"E200"
    )
    port map (
      I0 => XCnt_L(9),
      I1 => pg_ctrl_i_DiagMode_0_770,
      I2 => YCnt(1),
      I3 => N200,
      O => data_frame_dat_9_mux0002_map17
    );
  data_frame_dat_13_mux000260 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_frame_dat_0_cmp_eq0003,
      I1 => YCnt(5),
      I2 => data_frame_dat_0_or0004,
      I3 => N1001,
      O => data_frame_dat_13_mux0002_map17
    );
  data_frame_dat_13_mux000281 : LUT4
    generic map(
      INIT => X"E200"
    )
    port map (
      I0 => data_frame_dat_13_mux0002_map17,
      I1 => use_ext_input,
      I2 => RX_LL_MOSI_DATA(13),
      I3 => data_frame_dat_13_mux0002_map22,
      O => data_frame_dat_13_mux0002_map23
    );
  data_frame_dat_13_mux000287 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => data_frame_dat_13_mux0002_map23,
      I1 => data_frame_dat_13_mux0002_map13,
      O => data_frame_dat_13_mux0002
    );
  data_frame_dat_0_mux000351 : LUT4
    generic map(
      INIT => X"DC00"
    )
    port map (
      I0 => bip0_58,
      I1 => N1052,
      I2 => data_frame_dat_0_or0004,
      I3 => N145,
      O => N1251
    );
  XCnt_L_mux0001_5_1 : LUT4
    generic map(
      INIT => X"00A6"
    )
    port map (
      I0 => XCnt_L(5),
      I1 => XCnt_L(4),
      I2 => N910,
      I3 => N4399,
      O => XCnt_L_mux0001(5)
    );
  data_frame_dat_31_mux000141 : LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      I0 => data_frame_dat_31_mux0001_map8,
      I1 => done_v_or0010,
      I2 => data_frame_dat_31_mux0001_map6,
      I3 => data_frame_dat_31_mux0001_map1,
      O => data_frame_dat_31_mux0001
    );
  XCnt_L_mux0001_7_16 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => XCnt_L(5),
      I1 => XCnt_L(6),
      I2 => XCnt_L(4),
      I3 => N910,
      O => XCnt_L_mux0001_7_map7
    );
  Madd_YCnt_add0000_xor_3_11 : LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => YCnt(3),
      I1 => YCnt(1),
      I2 => YCnt(2),
      I3 => YCnt(0),
      O => YCnt_add0000_3_Q
    );
  YCnt_not0002111 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => RX_LL_MOSI_DVAL,
      I1 => RX_LL_MOSI_EOF,
      I2 => N4377,
      O => N180
    );
  YCnt_mux0002_6_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => YCnt_add0000_3_Q,
      I1 => N4400,
      O => YCnt_mux0002(6)
    );
  YCnt_mux0002_5_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => YCnt_add0000_4_Q,
      I1 => N183,
      O => YCnt_mux0002(5)
    );
  YCnt_mux0002_3_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N4378,
      I1 => N183,
      O => YCnt_mux0002(3)
    );
  YCnt_mux0002_2_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => YCnt_add0000_7_Q,
      I1 => N183,
      O => YCnt_mux0002(2)
    );
  YCnt_mux0002_1_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => YCnt_add0000_8_Q,
      I1 => N183,
      O => YCnt_mux0002(1)
    );
  YCnt_mux0002_0_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => YCnt_add0000_9_Q,
      I1 => N183,
      O => YCnt_mux0002(0)
    );
  YCnt_mux0002_8_1_SW0 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => use_ext_input,
      I1 => bip0_58,
      O => N3855
    );
  ZCnt_L_mux0002_21_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ZCnt_L_share0000(2),
      I1 => N4402,
      O => ZCnt_L_mux0002(21)
    );
  ZCnt_L_mux0002_20_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ZCnt_L_share0000(3),
      I1 => N1212,
      O => ZCnt_L_mux0002(20)
    );
  ZCnt_L_mux0002_19_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ZCnt_L_share0000(4),
      I1 => N1212,
      O => ZCnt_L_mux0002(19)
    );
  ZCnt_L_mux0002_18_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ZCnt_L_share0000(5),
      I1 => N1212,
      O => ZCnt_L_mux0002(18)
    );
  ZCnt_L_mux0002_17_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ZCnt_L_share0000(6),
      I1 => N1212,
      O => ZCnt_L_mux0002(17)
    );
  ZCnt_L_mux0002_16_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ZCnt_L_share0000(7),
      I1 => N1212,
      O => ZCnt_L_mux0002(16)
    );
  TagCnt_L_not0002_SW1 : LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => bip0_58,
      I1 => N4412,
      I2 => N180,
      I3 => N551,
      O => N3872
    );
  ZCnt_mux0002_9_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(14),
      I1 => N4401,
      O => ZCnt_mux0002(9)
    );
  ZCnt_mux0002_8_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(15),
      I1 => N177,
      O => ZCnt_mux0002(8)
    );
  ZCnt_mux0002_7_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(16),
      I1 => N177,
      O => ZCnt_mux0002(7)
    );
  ZCnt_mux0002_6_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(17),
      I1 => N177,
      O => ZCnt_mux0002(6)
    );
  ZCnt_mux0002_5_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(18),
      I1 => N177,
      O => ZCnt_mux0002(5)
    );
  ZCnt_mux0002_4_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(19),
      I1 => N177,
      O => ZCnt_mux0002(4)
    );
  ZCnt_mux0002_3_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(20),
      I1 => N177,
      O => ZCnt_mux0002(3)
    );
  ZCnt_mux0002_2_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(21),
      I1 => N177,
      O => ZCnt_mux0002(2)
    );
  ZCnt_mux0002_22_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(1),
      I1 => N177,
      O => ZCnt_mux0002(22)
    );
  ZCnt_mux0002_21_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(2),
      I1 => N177,
      O => ZCnt_mux0002(21)
    );
  ZCnt_mux0002_20_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(3),
      I1 => N177,
      O => ZCnt_mux0002(20)
    );
  ZCnt_mux0002_1_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(22),
      I1 => N177,
      O => ZCnt_mux0002(1)
    );
  ZCnt_mux0002_19_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(4),
      I1 => N177,
      O => ZCnt_mux0002(19)
    );
  ZCnt_mux0002_18_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(5),
      I1 => N177,
      O => ZCnt_mux0002(18)
    );
  ZCnt_mux0002_17_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(6),
      I1 => N177,
      O => ZCnt_mux0002(17)
    );
  ZCnt_mux0002_16_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(7),
      I1 => N177,
      O => ZCnt_mux0002(16)
    );
  ZCnt_mux0002_15_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(8),
      I1 => N177,
      O => ZCnt_mux0002(15)
    );
  ZCnt_mux0002_14_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(9),
      I1 => N177,
      O => ZCnt_mux0002(14)
    );
  ZCnt_mux0002_13_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(10),
      I1 => N177,
      O => ZCnt_mux0002(13)
    );
  ZCnt_mux0002_12_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(11),
      I1 => N177,
      O => ZCnt_mux0002(12)
    );
  ZCnt_mux0002_11_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(12),
      I1 => N177,
      O => ZCnt_mux0002(11)
    );
  ZCnt_mux0002_10_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(13),
      I1 => N177,
      O => ZCnt_mux0002(10)
    );
  ZCnt_mux0002_0_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(23),
      I1 => N177,
      O => ZCnt_mux0002(0)
    );
  ZCnt_mux0002_0_2_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => bip0_58,
      I1 => use_ext_input,
      O => N3897
    );
  Madd_YCnt_add0000_xor_7_11 : LUT4
    generic map(
      INIT => X"F7A2"
    )
    port map (
      I0 => YCnt(7),
      I1 => YCnt(6),
      I2 => N511,
      I3 => N922,
      O => YCnt_add0000_7_Q
    );
  Madd_YCnt_add0000_xor_9_121 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => YCnt(6),
      I1 => YCnt(5),
      I2 => YCnt(4),
      I3 => N4379,
      O => N922
    );
  Madd_YCnt_add0000_xor_8_1_SW1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => YCnt(7),
      I1 => YCnt(6),
      O => N3906
    );
  ZCnt_not000215 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => N149,
      I1 => ZCnt_not0002_map0,
      I2 => N551,
      I3 => ZCnt_not0002_map2,
      O => ZCnt_not0002
    );
  XCnt_not000226 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => XCnt_not0002_map6,
      I1 => XCnt_not0002_map0,
      I2 => N551,
      I3 => XCnt_not0002_map4,
      O => XCnt_not0002
    );
  YCnt_not000263 : LUT4
    generic map(
      INIT => X"EEEC"
    )
    port map (
      I0 => N149,
      I1 => N551,
      I2 => YCnt_not0002_map10,
      I3 => YCnt_not0002_map8,
      O => YCnt_not0002
    );
  done_v_not000155 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => N149,
      I1 => done_v_not0001_map3,
      I2 => bip0_not0001,
      I3 => done_v_not0001_map10,
      O => done_v_not0001
    );
  DONE_39 : FDS
    port map (
      C => CLK,
      D => DONE_mux0001_map14,
      S => DONE_mux0001_map9,
      Q => NlwRenamedSig_OI_DONE
    );
  diag_cnt_0 : FDS
    port map (
      C => CLK,
      D => N4078,
      S => N2439,
      Q => diag_cnt(0)
    );
  diag_cnt_1 : FDS
    port map (
      C => CLK,
      D => N4079,
      S => N2425,
      Q => diag_cnt(1)
    );
  diag_cnt_2 : FDS
    port map (
      C => CLK,
      D => N4080,
      S => N2423,
      Q => diag_cnt(2)
    );
  diag_cnt_3 : FDS
    port map (
      C => CLK,
      D => N4081,
      S => N2421,
      Q => diag_cnt(3)
    );
  diag_cnt_4 : FDS
    port map (
      C => CLK,
      D => N4082,
      S => N2419,
      Q => diag_cnt(4)
    );
  diag_cnt_5 : FDS
    port map (
      C => CLK,
      D => N4083,
      S => N2417,
      Q => diag_cnt(5)
    );
  diag_cnt_6 : FDS
    port map (
      C => CLK,
      D => N4084,
      S => N2415,
      Q => diag_cnt(6)
    );
  diag_cnt_7 : FDS
    port map (
      C => CLK,
      D => N4085,
      S => N2413,
      Q => diag_cnt(7)
    );
  diag_cnt_8 : FDS
    port map (
      C => CLK,
      D => N4086,
      S => N2411,
      Q => diag_cnt(8)
    );
  diag_cnt_9 : FDS
    port map (
      C => CLK,
      D => N4087,
      S => N2409,
      Q => diag_cnt(9)
    );
  diag_cnt_10 : FDS
    port map (
      C => CLK,
      D => N4088,
      S => N2437,
      Q => diag_cnt(10)
    );
  diag_cnt_11 : FDS
    port map (
      C => CLK,
      D => N4089,
      S => N2435,
      Q => diag_cnt(11)
    );
  diag_cnt_12 : FDS
    port map (
      C => CLK,
      D => N4090,
      S => N2433,
      Q => diag_cnt(12)
    );
  diag_cnt_13 : FDS
    port map (
      C => CLK,
      D => N4091,
      S => N2431,
      Q => diag_cnt(13)
    );
  diag_cnt_14 : FDS
    port map (
      C => CLK,
      D => N4092,
      S => N2429,
      Q => diag_cnt(14)
    );
  diag_cnt_15 : FDS
    port map (
      C => CLK,
      D => N4093,
      S => N2427,
      Q => diag_cnt(15)
    );
  pg_ctrl_i_Trig : FDS
    port map (
      C => CLK,
      D => N4094,
      S => N1221,
      Q => pg_ctrl_i_Trig_42
    );
  pg_ctrl_i_FrameType_0 : FDS
    port map (
      C => CLK,
      D => pg_ctrl_i_FrameType_mux0001_7_map20,
      S => pg_ctrl_i_FrameType_mux0001_7_map8,
      Q => pg_ctrl_i_FrameType_0_298
    );
  pg_ctrl_i_FrameType_1 : FDS
    port map (
      C => CLK,
      D => N4095,
      S => N1161,
      Q => pg_ctrl_i_FrameType_1_297
    );
  pg_ctrl_i_FrameType_mux0001_6_681 : LUT3
    generic map(
      INIT => X"EC"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_297,
      I1 => pg_ctrl_i_FrameType_mux0001_6_map3,
      I2 => pg_ctrl_i_FrameType_mux0001_6_map14,
      O => N4095
    );
  pg_ctrl_i_FrameType_2 : FDS
    port map (
      C => CLK,
      D => N4096,
      S => N591,
      Q => pg_ctrl_i_FrameType_2_296
    );
  pg_ctrl_i_FrameType_mux0001_5_1031 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_2_296,
      I1 => pg_ctrl_i_FrameType_mux0001_5_map21,
      I2 => pg_ctrl_i_FrameType_mux0001_5_map10,
      O => N4096
    );
  pg_ctrl_i_FrameType_7 : FDS
    port map (
      C => CLK,
      D => N4097,
      S => N1161,
      Q => pg_ctrl_i_FrameType_7_293
    );
  Diag_State_FFd2 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => N4098,
      S => Diag_State_FFd2_In_map5,
      Q => Diag_State_FFd2_821
    );
  Diag_State_FFd1 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => N4099,
      S => Diag_State_FFd1_In_map2,
      Q => Diag_State_FFd1_822
    );
  Madd_nxt_ZCnt_mux0000_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(2),
      O => Madd_nxt_ZCnt_mux0000_cy_2_rt_823
    );
  Madd_nxt_ZCnt_mux0000_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(3),
      O => Madd_nxt_ZCnt_mux0000_cy_3_rt_824
    );
  Madd_nxt_ZCnt_mux0000_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(4),
      O => Madd_nxt_ZCnt_mux0000_cy_4_rt_825
    );
  Madd_nxt_ZCnt_mux0000_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(5),
      O => Madd_nxt_ZCnt_mux0000_cy_5_rt_826
    );
  Madd_nxt_ZCnt_mux0000_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(6),
      O => Madd_nxt_ZCnt_mux0000_cy_6_rt_827
    );
  Madd_nxt_ZCnt_mux0000_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(7),
      O => Madd_nxt_ZCnt_mux0000_cy_7_rt_828
    );
  Madd_nxt_ZCnt_mux0000_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(8),
      O => Madd_nxt_ZCnt_mux0000_cy_8_rt_829
    );
  Madd_nxt_ZCnt_mux0000_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(9),
      O => Madd_nxt_ZCnt_mux0000_cy_9_rt_830
    );
  Madd_nxt_ZCnt_mux0000_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(10),
      O => Madd_nxt_ZCnt_mux0000_cy_10_rt_831
    );
  Madd_nxt_ZCnt_mux0000_cy_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(11),
      O => Madd_nxt_ZCnt_mux0000_cy_11_rt_832
    );
  Madd_nxt_ZCnt_mux0000_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(12),
      O => Madd_nxt_ZCnt_mux0000_cy_12_rt_833
    );
  Madd_nxt_ZCnt_mux0000_cy_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(13),
      O => Madd_nxt_ZCnt_mux0000_cy_13_rt_834
    );
  Madd_nxt_ZCnt_mux0000_cy_14_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(14),
      O => Madd_nxt_ZCnt_mux0000_cy_14_rt_835
    );
  Madd_nxt_ZCnt_mux0000_cy_15_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(15),
      O => Madd_nxt_ZCnt_mux0000_cy_15_rt_836
    );
  Madd_nxt_ZCnt_mux0000_cy_16_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(16),
      O => Madd_nxt_ZCnt_mux0000_cy_16_rt_837
    );
  Madd_nxt_ZCnt_mux0000_cy_17_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(17),
      O => Madd_nxt_ZCnt_mux0000_cy_17_rt_838
    );
  Madd_nxt_ZCnt_mux0000_cy_18_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(18),
      O => Madd_nxt_ZCnt_mux0000_cy_18_rt_839
    );
  Madd_nxt_ZCnt_mux0000_cy_19_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(19),
      O => Madd_nxt_ZCnt_mux0000_cy_19_rt_840
    );
  Madd_nxt_ZCnt_mux0000_cy_20_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(20),
      O => Madd_nxt_ZCnt_mux0000_cy_20_rt_841
    );
  Madd_nxt_ZCnt_mux0000_cy_21_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(21),
      O => Madd_nxt_ZCnt_mux0000_cy_21_rt_842
    );
  Madd_nxt_ZCnt_mux0000_cy_22_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(22),
      O => Madd_nxt_ZCnt_mux0000_cy_22_rt_843
    );
  Madd_nxt_XCnt_mux0000_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => XCnt(3),
      O => Madd_nxt_XCnt_mux0000_cy_3_rt_844
    );
  Madd_nxt_XCnt_mux0000_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => XCnt(4),
      O => Madd_nxt_XCnt_mux0000_cy_4_rt_845
    );
  Madd_nxt_XCnt_mux0000_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => XCnt(5),
      O => Madd_nxt_XCnt_mux0000_cy_5_rt_846
    );
  Madd_nxt_XCnt_mux0000_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => XCnt(6),
      O => Madd_nxt_XCnt_mux0000_cy_6_rt_847
    );
  Madd_nxt_XCnt_mux0000_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => XCnt(7),
      O => Madd_nxt_XCnt_mux0000_cy_7_rt_848
    );
  Madd_nxt_XCnt_mux0000_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => XCnt(8),
      O => Madd_nxt_XCnt_mux0000_cy_8_rt_849
    );
  Madd_nxt_TagCnt_mux0000_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => TagCnt(3),
      O => Madd_nxt_TagCnt_mux0000_cy_3_rt_850
    );
  Madd_nxt_TagCnt_mux0000_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => TagCnt(4),
      O => Madd_nxt_TagCnt_mux0000_cy_4_rt_851
    );
  Madd_nxt_TagCnt_mux0000_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => TagCnt(5),
      O => Madd_nxt_TagCnt_mux0000_cy_5_rt_852
    );
  Madd_nxt_TagCnt_mux0000_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => TagCnt(6),
      O => Madd_nxt_TagCnt_mux0000_cy_6_rt_853
    );
  Madd_ZCnt_L_share0000_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt_L(2),
      O => Madd_ZCnt_L_share0000_cy_2_rt_854
    );
  Madd_ZCnt_L_share0000_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt_L(3),
      O => Madd_ZCnt_L_share0000_cy_3_rt_855
    );
  Madd_ZCnt_L_share0000_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt_L(4),
      O => Madd_ZCnt_L_share0000_cy_4_rt_856
    );
  Madd_ZCnt_L_share0000_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt_L(5),
      O => Madd_ZCnt_L_share0000_cy_5_rt_857
    );
  Madd_ZCnt_L_share0000_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt_L(6),
      O => Madd_ZCnt_L_share0000_cy_6_rt_858
    );
  Madd_Acq_Number_share0000_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(1),
      O => Madd_Acq_Number_share0000_cy_1_rt_859
    );
  Madd_Acq_Number_share0000_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(2),
      O => Madd_Acq_Number_share0000_cy_2_rt_860
    );
  Madd_Acq_Number_share0000_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(3),
      O => Madd_Acq_Number_share0000_cy_3_rt_861
    );
  Madd_Acq_Number_share0000_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(4),
      O => Madd_Acq_Number_share0000_cy_4_rt_862
    );
  Madd_Acq_Number_share0000_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(5),
      O => Madd_Acq_Number_share0000_cy_5_rt_863
    );
  Madd_Acq_Number_share0000_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(6),
      O => Madd_Acq_Number_share0000_cy_6_rt_864
    );
  Madd_Acq_Number_share0000_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(7),
      O => Madd_Acq_Number_share0000_cy_7_rt_865
    );
  Madd_Acq_Number_share0000_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(8),
      O => Madd_Acq_Number_share0000_cy_8_rt_866
    );
  Madd_Acq_Number_share0000_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(9),
      O => Madd_Acq_Number_share0000_cy_9_rt_867
    );
  Madd_Acq_Number_share0000_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(10),
      O => Madd_Acq_Number_share0000_cy_10_rt_868
    );
  Madd_Acq_Number_share0000_cy_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(11),
      O => Madd_Acq_Number_share0000_cy_11_rt_869
    );
  Madd_Acq_Number_share0000_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(12),
      O => Madd_Acq_Number_share0000_cy_12_rt_870
    );
  Madd_Acq_Number_share0000_cy_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(13),
      O => Madd_Acq_Number_share0000_cy_13_rt_871
    );
  Madd_Acq_Number_share0000_cy_14_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(14),
      O => Madd_Acq_Number_share0000_cy_14_rt_872
    );
  Madd_Acq_Number_share0000_cy_15_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(15),
      O => Madd_Acq_Number_share0000_cy_15_rt_873
    );
  Madd_Acq_Number_share0000_cy_16_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(16),
      O => Madd_Acq_Number_share0000_cy_16_rt_874
    );
  Madd_Acq_Number_share0000_cy_17_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(17),
      O => Madd_Acq_Number_share0000_cy_17_rt_875
    );
  Madd_Acq_Number_share0000_cy_18_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(18),
      O => Madd_Acq_Number_share0000_cy_18_rt_876
    );
  Madd_Acq_Number_share0000_cy_19_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(19),
      O => Madd_Acq_Number_share0000_cy_19_rt_877
    );
  Madd_Acq_Number_share0000_cy_20_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(20),
      O => Madd_Acq_Number_share0000_cy_20_rt_878
    );
  Madd_Acq_Number_share0000_cy_21_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(21),
      O => Madd_Acq_Number_share0000_cy_21_rt_879
    );
  Madd_image_pause_cnt_addsub0000_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => image_pause_cnt(1),
      O => Madd_image_pause_cnt_addsub0000_cy_1_rt_880
    );
  Madd_image_pause_cnt_addsub0000_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => image_pause_cnt(2),
      O => Madd_image_pause_cnt_addsub0000_cy_2_rt_881
    );
  Madd_image_pause_cnt_addsub0000_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => image_pause_cnt(3),
      O => Madd_image_pause_cnt_addsub0000_cy_3_rt_882
    );
  Madd_image_pause_cnt_addsub0000_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => image_pause_cnt(4),
      O => Madd_image_pause_cnt_addsub0000_cy_4_rt_883
    );
  Madd_image_pause_cnt_addsub0000_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => image_pause_cnt(5),
      O => Madd_image_pause_cnt_addsub0000_cy_5_rt_884
    );
  Madd_image_pause_cnt_addsub0000_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => image_pause_cnt(6),
      O => Madd_image_pause_cnt_addsub0000_cy_6_rt_885
    );
  Madd_image_pause_cnt_addsub0000_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => image_pause_cnt(7),
      O => Madd_image_pause_cnt_addsub0000_cy_7_rt_886
    );
  Madd_image_pause_cnt_addsub0000_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => image_pause_cnt(8),
      O => Madd_image_pause_cnt_addsub0000_cy_8_rt_887
    );
  Madd_image_pause_cnt_addsub0000_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => image_pause_cnt(9),
      O => Madd_image_pause_cnt_addsub0000_cy_9_rt_888
    );
  Madd_image_pause_cnt_addsub0000_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => image_pause_cnt(10),
      O => Madd_image_pause_cnt_addsub0000_cy_10_rt_889
    );
  Madd_image_pause_cnt_addsub0000_cy_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => image_pause_cnt(11),
      O => Madd_image_pause_cnt_addsub0000_cy_11_rt_890
    );
  Madd_image_pause_cnt_addsub0000_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => image_pause_cnt(12),
      O => Madd_image_pause_cnt_addsub0000_cy_12_rt_891
    );
  Madd_image_pause_cnt_addsub0000_cy_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => image_pause_cnt(13),
      O => Madd_image_pause_cnt_addsub0000_cy_13_rt_892
    );
  Madd_image_pause_cnt_addsub0000_cy_14_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => image_pause_cnt(14),
      O => Madd_image_pause_cnt_addsub0000_cy_14_rt_893
    );
  Msub_diag_cnt_addsub0000_cy_0_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => diag_cnt(0),
      O => Msub_diag_cnt_addsub0000_cy_0_rt_894
    );
  Mcompar_diag_cnt_cmp_lt0000_cy_0_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => diag_cnt(0),
      O => Mcompar_diag_cnt_cmp_lt0000_cy_0_rt_895
    );
  Madd_nxt_XCnt_mux0000_xor_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => XCnt(9),
      O => Madd_nxt_XCnt_mux0000_xor_9_rt_896
    );
  Madd_nxt_TagCnt_mux0000_xor_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => TagCnt(7),
      O => Madd_nxt_TagCnt_mux0000_xor_7_rt_897
    );
  Madd_ZCnt_L_share0000_xor_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt_L(7),
      O => Madd_ZCnt_L_share0000_xor_7_rt_898
    );
  Madd_Acq_Number_share0000_xor_22_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(22),
      O => Madd_Acq_Number_share0000_xor_22_rt_899
    );
  Madd_image_pause_cnt_addsub0000_xor_15_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => image_pause_cnt(15),
      O => Madd_image_pause_cnt_addsub0000_xor_15_rt_900
    );
  Madd_nxt_XCnt_mux0000_lut_2_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => XCnt(2),
      I1 => bip0_58,
      O => N15
    );
  TagCnt_not0002311 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => use_ext_input,
      I1 => Mcompar_XCnt_cmp_gt0000_cy(9),
      I2 => N4381,
      O => N164
    );
  XCnt_L_mux0001_8_Q : LUT4
    generic map(
      INIT => X"40EA"
    )
    port map (
      I0 => XCnt_L(8),
      I1 => XCnt_L(7),
      I2 => N4404,
      I3 => N4102,
      O => XCnt_L_mux0001(8)
    );
  data_frame_eof_not00011 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => TX_LL_MOSI_SOF_or0000_inv,
      I1 => N471,
      I2 => Mcompar_done_v_cmp_lt0000_cy(15),
      I3 => N201,
      O => data_frame_eof_not0001
    );
  data_frame_drem_not00022 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => TX_LL_MOSI_SOF_or0000_inv,
      I1 => N149,
      I2 => done_v_or0010,
      I3 => N201,
      O => data_frame_drem_not0002
    );
  TagCnt_not000290 : LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => N4105,
      I1 => TagCnt_not0002_map16,
      I2 => TagCnt_not0002_map15,
      I3 => N4104,
      O => TagCnt_not0002
    );
  Madd_nxt_ZCnt_mux0000_lut_0_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => ZCnt(0),
      I1 => bip0_58,
      O => N12
    );
  done_v_not000115 : LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      I0 => bip0_58,
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => N180,
      I3 => N4380,
      O => done_v_not0001_map7
    );
  TagCnt_not000222 : LUT4
    generic map(
      INIT => X"A0A2"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => use_ext_input,
      I2 => TagCnt_not0002_map4,
      I3 => Mcompar_ZCnt_cmp_gt0000_cy(23),
      O => TagCnt_not0002_map9
    );
  Mcompar_YCnt_cmp_gt0000_lut_5_Q : LUT4
    generic map(
      INIT => X"9969"
    )
    port map (
      I0 => YCnt(5),
      I1 => pg_ctrl_i_YSize_5_797,
      I2 => YCnt(4),
      I3 => N185,
      O => N105
    );
  Mcompar_ZCnt_cmp_gt0000_lut_0_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_0_86,
      I1 => ZCnt(0),
      I2 => bip0_58,
      O => N75
    );
  done_v_not00019 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => bip0_58,
      I2 => N180,
      I3 => Mcompar_ZCnt_cmp_gt0000_cy(23),
      O => done_v_not0001_map3
    );
  TagCnt_not000248 : LUT4
    generic map(
      INIT => X"F1F5"
    )
    port map (
      I0 => use_ext_input,
      I1 => bip0_58,
      I2 => N180,
      I3 => Mcompar_ZCnt_cmp_gt0000_cy(23),
      O => TagCnt_not0002_map15
    );
  YCnt_mux0002_4_1 : LUT4
    generic map(
      INIT => X"A600"
    )
    port map (
      I0 => YCnt(5),
      I1 => YCnt(4),
      I2 => N185,
      I3 => N183,
      O => YCnt_mux0002(4)
    );
  YCnt_mux0002_7_1 : LUT4
    generic map(
      INIT => X"6A00"
    )
    port map (
      I0 => YCnt(2),
      I1 => YCnt(1),
      I2 => YCnt(0),
      I3 => N183,
      O => YCnt_mux0002(7)
    );
  YCnt_not000234 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => bip0_58,
      I1 => use_ext_input,
      I2 => Mcompar_XCnt_cmp_gt0000_cy(9),
      I3 => Mcompar_ZCnt_cmp_gt0000_cy(23),
      O => YCnt_not0002_map10
    );
  YCnt_mux0002_8_2 : LUT3
    generic map(
      INIT => X"60"
    )
    port map (
      I0 => YCnt(1),
      I1 => YCnt(0),
      I2 => N183,
      O => YCnt_mux0002(8)
    );
  TagCnt_L_not0002 : LUT4
    generic map(
      INIT => X"CCD8"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => N3871,
      I2 => N3872,
      I3 => N164,
      O => TagCnt_L_not0002_55
    );
  Madd_YCnt_add0000_xor_4_1 : LUT4
    generic map(
      INIT => X"F078"
    )
    port map (
      I0 => YCnt(3),
      I1 => YCnt(2),
      I2 => YCnt(4),
      I3 => N4107,
      O => YCnt_add0000_4_Q
    );
  YCnt_not000214 : LUT4
    generic map(
      INIT => X"2031"
    )
    port map (
      I0 => use_ext_input,
      I1 => bip0_58,
      I2 => RX_LL_MOSI_DVAL,
      I3 => Mcompar_XCnt_cmp_gt0000_cy(9),
      O => YCnt_not0002_map6
    );
  Madd_YCnt_add0000_xor_8_1 : LUT4
    generic map(
      INIT => X"E4A0"
    )
    port map (
      I0 => YCnt(8),
      I1 => YCnt(7),
      I2 => N4109,
      I3 => N922,
      O => YCnt_add0000_8_Q
    );
  Mcompar_YCnt_cmp_gt0000_lut_0_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => pg_ctrl_i_YSize_0_802,
      I1 => YCnt(0),
      O => N100
    );
  Mcompar_YCnt_cmp_gt0000_lut_1_Q : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => pg_ctrl_i_YSize_1_801,
      I1 => YCnt(1),
      I2 => YCnt(0),
      O => N101
    );
  Mcompar_YCnt_cmp_gt0000_lut_2_Q : LUT4
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => pg_ctrl_i_YSize_2_800,
      I1 => YCnt(2),
      I2 => YCnt(1),
      I3 => YCnt(0),
      O => N102
    );
  TagCnt_not000250 : LUT4
    generic map(
      INIT => X"004D"
    )
    port map (
      I0 => pg_ctrl_i_YSize_9_793,
      I1 => YCnt_add0000_9_Q,
      I2 => Mcompar_YCnt_cmp_gt0000_cy(8),
      I3 => Mcompar_XCnt_cmp_gt0000_cy(9),
      O => TagCnt_not0002_map16
    );
  data_frame_drem_not00021 : MUXF5
    port map (
      I0 => N4111,
      I1 => N4112,
      S => bip0_58,
      O => N201
    );
  data_frame_drem_not00021_F : LUT4
    generic map(
      INIT => X"F3E0"
    )
    port map (
      I0 => RX_LL_MOSI_DVAL,
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => use_ext_input,
      I3 => N164,
      O => N4111
    );
  data_frame_dat_24_mux000154 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => data_frame_dat(24),
      I1 => N291,
      I2 => data_frame_dat_24_mux0001_map2,
      I3 => N4113,
      O => data_frame_dat_24_mux0001
    );
  data_frame_dat_20_mux000322_SW0 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => XCnt(4),
      I1 => RX_LL_MOSI_DATA(20),
      I2 => N4410,
      I3 => N176,
      O => N4115
    );
  data_frame_dat_20_mux000322 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => data_frame_dat(20),
      I1 => N7,
      I2 => N4115,
      I3 => data_frame_dat_20_mux0003_map3,
      O => data_frame_dat_20_mux0003
    );
  data_frame_dat_19_mux000322_SW0 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => XCnt(3),
      I1 => RX_LL_MOSI_DATA(19),
      I2 => N1241,
      I3 => N176,
      O => N4117
    );
  data_frame_dat_19_mux000322 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => data_frame_dat(19),
      I1 => N7,
      I2 => N4117,
      I3 => data_frame_dat_19_mux0003_map3,
      O => data_frame_dat_19_mux0003
    );
  data_frame_dat_18_mux000322_SW0 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => XCnt(2),
      I1 => RX_LL_MOSI_DATA(18),
      I2 => N1241,
      I3 => N176,
      O => N4119
    );
  data_frame_dat_18_mux000322 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => data_frame_dat(18),
      I1 => N7,
      I2 => N4119,
      I3 => data_frame_dat_18_mux0003_map3,
      O => data_frame_dat_18_mux0003
    );
  data_frame_dat_17_mux000322_SW0 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => XCnt(1),
      I1 => RX_LL_MOSI_DATA(17),
      I2 => N1241,
      I3 => N176,
      O => N4121
    );
  data_frame_dat_17_mux000322 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => data_frame_dat(17),
      I1 => N7,
      I2 => N4121,
      I3 => data_frame_dat_17_mux0003_map3,
      O => data_frame_dat_17_mux0003
    );
  data_frame_dat_16_mux000322_SW0 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => XCnt(0),
      I1 => RX_LL_MOSI_DATA(16),
      I2 => N1241,
      I3 => N176,
      O => N4123
    );
  data_frame_dat_16_mux000322 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => data_frame_dat(16),
      I1 => N7,
      I2 => N4123,
      I3 => data_frame_dat_16_mux0003_map3,
      O => data_frame_dat_16_mux0003
    );
  Diag_State_FFd2_In128_SW0 : LUT4
    generic map(
      INIT => X"AAEA"
    )
    port map (
      I0 => Diag_State_FFd2_In_map13,
      I1 => Diag_State_FFd2_In_map22,
      I2 => N541,
      I3 => Diag_State_cmp_eq0015,
      O => N4125
    );
  Diag_State_FFd1_In391 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => Acq_Number_or0001,
      I1 => Diag_State_FFd1_822,
      I2 => Diag_State_FFd1_In_map9,
      I3 => N1012,
      O => N4099
    );
  Madd_nxt_TagCnt_mux0000_lut_2_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => TagCnt(2),
      I1 => bip0_58,
      O => N17
    );
  YCnt_mux0002_9_Q : LUT4
    generic map(
      INIT => X"FD75"
    )
    port map (
      I0 => YCnt(0),
      I1 => Mcompar_YCnt_cmp_gt0000_cy(9),
      I2 => N2910,
      I3 => N2909,
      O => YCnt_mux0002(9)
    );
  config_frame_dat_mux0000_31_Q : LUT4
    generic map(
      INIT => X"FE32"
    )
    port map (
      I0 => data_array_1_and0000,
      I1 => N11,
      I2 => data_array_1_0_207,
      I3 => data_array_2_0_336,
      O => config_frame_dat_mux0000_31_Q_792
    );
  ctrl_frame_dat_mux0000_30_42_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N791,
      I1 => data_array0_1_1_198,
      O => N4127
    );
  ctrl_frame_dat_mux0000_30_42 : LUT4
    generic map(
      INIT => X"FE32"
    )
    port map (
      I0 => Mmux_data_array0_7_mux000029_map8,
      I1 => control_eof_12_not0001_map1,
      I2 => N4127,
      I3 => data_array0_2_1_402,
      O => ctrl_frame_dat_mux0000(30)
    );
  Mmux_data_array0_9_mux00002942 : LUT4
    generic map(
      INIT => X"FE32"
    )
    port map (
      I0 => Mmux_data_array0_7_mux000029_map8,
      I1 => control_eof_12_not0001_map1,
      I2 => N4129,
      I3 => data_array0_10_6_655,
      O => data_array0_9_mux0000_6_Q
    );
  Mmux_data_array0_9_mux00002342 : LUT4
    generic map(
      INIT => X"FE32"
    )
    port map (
      I0 => Mmux_data_array0_7_mux000029_map8,
      I1 => control_eof_12_not0001_map1,
      I2 => N4131,
      I3 => data_array0_10_2_659,
      O => data_array0_9_mux0000_2_Q
    );
  Mmux_data_array0_7_mux0000742 : LUT4
    generic map(
      INIT => X"FE32"
    )
    port map (
      I0 => Mmux_data_array0_7_mux000029_map8,
      I1 => control_eof_12_not0001_map1,
      I2 => N4133,
      I3 => data_array0_8_15_579,
      O => data_array0_7_mux0000(15)
    );
  Mmux_data_array0_7_mux0000542 : LUT4
    generic map(
      INIT => X"FE32"
    )
    port map (
      I0 => Mmux_data_array0_7_mux000029_map8,
      I1 => control_eof_12_not0001_map1,
      I2 => N4135,
      I3 => data_array0_8_13_581,
      O => data_array0_7_mux0000(13)
    );
  Mmux_data_array0_7_mux00003242_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N771,
      I1 => data_array0_7_9_554,
      O => N4137
    );
  Mmux_data_array0_7_mux00003242 : LUT4
    generic map(
      INIT => X"FE32"
    )
    port map (
      I0 => Mmux_data_array0_7_mux000029_map8,
      I1 => control_eof_12_not0001_map1,
      I2 => N4137,
      I3 => data_array0_8_9_585,
      O => data_array0_7_mux0000(9)
    );
  Mmux_data_array0_7_mux00002942 : LUT4
    generic map(
      INIT => X"FE32"
    )
    port map (
      I0 => Mmux_data_array0_7_mux000029_map8,
      I1 => control_eof_12_not0001_map1,
      I2 => N4139,
      I3 => data_array0_8_6_588,
      O => data_array0_7_mux0000(6)
    );
  data_frame_dat_4_mux000375 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => data_frame_dat_4_mux0003_map16,
      I1 => N2011,
      I2 => XCnt(4),
      I3 => N4141,
      O => data_frame_dat_4_mux0003
    );
  data_frame_dat_3_mux000375 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => data_frame_dat_3_mux0003_map16,
      I1 => N2011,
      I2 => XCnt(3),
      I3 => N4143,
      O => data_frame_dat_3_mux0003
    );
  data_frame_dat_2_mux000375 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => data_frame_dat_2_mux0003_map16,
      I1 => N2011,
      I2 => XCnt(2),
      I3 => N4145,
      O => data_frame_dat_2_mux0003
    );
  data_frame_dat_1_mux000375 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => data_frame_dat_1_mux0003_map16,
      I1 => N2011,
      I2 => XCnt(1),
      I3 => N4147,
      O => data_frame_dat_1_mux0003
    );
  data_frame_dat_0_mux000375 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => data_frame_dat_0_mux0003_map16,
      I1 => N2011,
      I2 => XCnt(0),
      I3 => N4149,
      O => data_frame_dat_0_mux0003
    );
  pg_ctrl_i_Trig_mux0001241 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => N1012,
      I1 => Acq_Number_or0001,
      I2 => Diag_State_FFd1_822,
      I3 => pg_ctrl_i_Trig_mux0001_map7,
      O => N4094
    );
  data_frame_dat_30_mux000121 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => data_frame_dat_30_mux0001_map3,
      I1 => ZCnt(4),
      I2 => N206,
      I3 => data_frame_dat_30_mux0001_map8,
      O => data_frame_dat_30_mux0001
    );
  data_frame_dat_29_mux000121 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => ZCnt(3),
      I1 => N206,
      I2 => data_frame_dat_29_mux0001_map3,
      I3 => data_frame_dat_29_mux0001_map8,
      O => data_frame_dat_29_mux0001
    );
  data_frame_dat_28_mux000121 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => data_frame_dat_28_mux0001_map3,
      I1 => ZCnt(2),
      I2 => N206,
      I3 => data_frame_dat_28_mux0001_map8,
      O => data_frame_dat_28_mux0001
    );
  data_frame_dat_27_mux000121 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => ZCnt(1),
      I1 => N206,
      I2 => data_frame_dat_27_mux0001_map3,
      I3 => data_frame_dat_27_mux0001_map8,
      O => data_frame_dat_27_mux0001
    );
  data_frame_dat_14_mux000254 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => data_frame_dat(14),
      I1 => N7,
      I2 => data_frame_dat_14_mux0002_map14,
      I3 => data_frame_dat_14_mux0002_map9,
      O => data_frame_dat_14_mux0002
    );
  data_frame_dat_9_mux000270 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => data_frame_dat(9),
      I1 => N7,
      I2 => data_frame_dat_9_mux0002_map9,
      I3 => data_frame_dat_9_mux0002_map18,
      O => data_frame_dat_9_mux0002
    );
  Diag_State_FFd2_In12 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => Diag_State_FFd2_In_map2,
      I1 => Diag_State_FFd1_822,
      I2 => Diag_State_FFd2_821,
      I3 => dummy_configs_not0001,
      O => Diag_State_FFd2_In_map5
    );
  DONE_mux000133 : LUT4
    generic map(
      INIT => X"EAC8"
    )
    port map (
      I0 => Diag_State_FFd1_822,
      I1 => NlwRenamedSig_OI_DONE,
      I2 => Diag_State_FFd2_821,
      I3 => DONE_mux0001_map6,
      O => DONE_mux0001_map9
    );
  data_frame_dat_7_mux000311 : LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      I0 => TagCnt(7),
      I1 => TagCnt_L(7),
      I2 => bip0_58,
      I3 => N431,
      O => data_frame_dat_7_mux0003_map6
    );
  data_frame_dat_6_mux000311 : LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      I0 => TagCnt(6),
      I1 => TagCnt_L(6),
      I2 => bip0_58,
      I3 => N431,
      O => data_frame_dat_6_mux0003_map6
    );
  data_frame_dat_5_mux0003111 : LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      I0 => TagCnt(5),
      I1 => TagCnt_L(5),
      I2 => bip0_58,
      I3 => N431,
      O => data_frame_dat_5_mux0003_map6
    );
  data_frame_dat_14_mux0002111 : LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => ZCnt(6),
      I1 => ZCnt_L(6),
      I2 => bip0_58,
      I3 => N431,
      O => data_frame_dat_14_mux0002_map6
    );
  data_frame_dat_15_mux000223 : LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => ZCnt(7),
      I1 => ZCnt_L(7),
      I2 => bip0_58,
      I3 => N431,
      O => data_frame_dat_15_mux0002_map10
    );
  data_frame_dat_13_mux000223 : LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => ZCnt(5),
      I1 => ZCnt_L(5),
      I2 => bip0_58,
      I3 => N431,
      O => data_frame_dat_13_mux0002_map10
    );
  data_frame_dat_4_mux000323 : LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      I0 => TagCnt(4),
      I1 => TagCnt_L(4),
      I2 => bip0_58,
      I3 => N4387,
      O => data_frame_dat_4_mux0003_map10
    );
  data_frame_dat_3_mux000323 : LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      I0 => TagCnt(3),
      I1 => TagCnt_L(3),
      I2 => bip0_58,
      I3 => N431,
      O => data_frame_dat_3_mux0003_map10
    );
  data_frame_dat_2_mux000323 : LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      I0 => TagCnt(2),
      I1 => TagCnt_L(2),
      I2 => bip0_58,
      I3 => N431,
      O => data_frame_dat_2_mux0003_map10
    );
  data_frame_dat_1_mux000323 : LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      I0 => TagCnt(1),
      I1 => TagCnt_L(1),
      I2 => bip0_58,
      I3 => N431,
      O => data_frame_dat_1_mux0003_map10
    );
  data_frame_dat_0_mux000323 : LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      I0 => TagCnt(0),
      I1 => TagCnt_L(0),
      I2 => bip0_58,
      I3 => N431,
      O => data_frame_dat_0_mux0003_map10
    );
  XCnt_L_mux0001_7_36 : LUT4
    generic map(
      INIT => X"50D8"
    )
    port map (
      I0 => XCnt_L(7),
      I1 => XCnt_L_mux0001_7_map7,
      I2 => N932,
      I3 => N421,
      O => XCnt_L_mux0001(7)
    );
  TagCnt_L_mux0000_7_27 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => TagCnt_L(7),
      I1 => TagCnt_L_mux0000_7_map3,
      I2 => TagCnt_L(3),
      I3 => TagCnt_L_mux0000_7_map9,
      O => TagCnt_L_mux0000_7_map11
    );
  data_frame_dat_23_mux000330 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => data_frame_dat_23_mux0003_map10,
      I1 => N200,
      I2 => XCnt(7),
      I3 => N4151,
      O => data_frame_dat_23_mux0003
    );
  data_frame_dat_22_mux000330 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => data_frame_dat_22_mux0003_map10,
      I1 => N200,
      I2 => XCnt(6),
      I3 => N4153,
      O => data_frame_dat_22_mux0003
    );
  data_frame_dat_21_mux000330 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => data_frame_dat_21_mux0003_map10,
      I1 => N200,
      I2 => XCnt(5),
      I3 => N4155,
      O => data_frame_dat_21_mux0003
    );
  data_frame_dat_7_mux000354 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => data_frame_dat(7),
      I1 => N7,
      I2 => data_frame_dat_7_mux0003_map14,
      I3 => N4157,
      O => data_frame_dat_7_mux0003
    );
  data_frame_dat_6_mux000354 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => data_frame_dat(6),
      I1 => N7,
      I2 => data_frame_dat_6_mux0003_map14,
      I3 => N4159,
      O => data_frame_dat_6_mux0003
    );
  data_frame_dat_5_mux000354 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => data_frame_dat(5),
      I1 => N7,
      I2 => data_frame_dat_5_mux0003_map14,
      I3 => N4161,
      O => data_frame_dat_5_mux0003
    );
  data_frame_dat_11_mux000246 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => data_frame_dat_11_mux0002_map14,
      I1 => N7,
      I2 => data_frame_dat(11),
      I3 => N4163,
      O => data_frame_dat_11_mux0002
    );
  Diag_State_FFd2_In1641 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => Diag_State_FFd2_In_map34,
      I1 => ctrl_fip_61,
      I2 => data_fip_54,
      I3 => data_array0_1_and0000,
      O => N4098
    );
  XCnt_mux0001_9_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => nxt_XCnt_mux0000(9),
      I1 => done_v_or0010,
      I2 => Mcompar_XCnt_cmp_gt0000_cy(9),
      O => XCnt_mux0001(9)
    );
  XCnt_mux0001_8_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => nxt_XCnt_mux0000(8),
      I1 => done_v_or0010,
      I2 => Mcompar_XCnt_cmp_gt0000_cy(9),
      O => XCnt_mux0001(8)
    );
  XCnt_mux0001_7_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => nxt_XCnt_mux0000(7),
      I1 => done_v_or0010,
      I2 => Mcompar_XCnt_cmp_gt0000_cy(9),
      O => XCnt_mux0001(7)
    );
  XCnt_mux0001_6_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => nxt_XCnt_mux0000(6),
      I1 => done_v_or0010,
      I2 => Mcompar_XCnt_cmp_gt0000_cy(9),
      O => XCnt_mux0001(6)
    );
  XCnt_mux0001_5_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => nxt_XCnt_mux0000(5),
      I1 => done_v_or0010,
      I2 => Mcompar_XCnt_cmp_gt0000_cy(9),
      O => XCnt_mux0001(5)
    );
  XCnt_mux0001_4_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => nxt_XCnt_mux0000(4),
      I1 => done_v_or0010,
      I2 => Mcompar_XCnt_cmp_gt0000_cy(9),
      O => XCnt_mux0001(4)
    );
  XCnt_mux0001_3_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => nxt_XCnt_mux0000(3),
      I1 => done_v_or0010,
      I2 => Mcompar_XCnt_cmp_gt0000_cy(9),
      O => XCnt_mux0001(3)
    );
  XCnt_mux0001_2_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => nxt_XCnt_mux0000(2),
      I1 => done_v_or0010,
      I2 => Mcompar_XCnt_cmp_gt0000_cy(9),
      O => XCnt_mux0001(2)
    );
  data_frame_dat_31_mux000118 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ZCnt(7),
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      O => data_frame_dat_31_mux0001_map8
    );
  DONE_mux000149 : LUT4
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => Diag_State_FFd1_822,
      I1 => Diag_State_FFd2_821,
      I2 => PG_CTRL_Trig,
      I3 => N541,
      O => DONE_mux0001_map14
    );
  data_frame_dat_28_mux000116 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => YCnt(4),
      I1 => data_frame_dat_0_cmp_eq0003,
      I2 => N145,
      O => data_frame_dat_12_mux0002_map6
    );
  data_frame_dat_0_mux000321 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => bip0_58,
      I1 => data_frame_dat_0_or0004,
      I2 => N145,
      O => N2011
    );
  pg_ctrl_i_FrameType_mux0001_7_2 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => Diag_State_FFd1_822,
      I1 => Diag_State_FFd2_821,
      I2 => N2261,
      I3 => DONE_and0000,
      O => N591
    );
  data_frame_dat_10_mux000220 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => ZCnt(0),
      I1 => bip0_58,
      I2 => data_frame_dat_0_or0004,
      I3 => N145,
      O => data_frame_dat_10_mux0002_map8
    );
  XCnt_not00020 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => bip0_58,
      I1 => RX_LL_MOSI_DVAL,
      I2 => use_ext_input,
      I3 => RX_LL_MOSI_EOF,
      O => XCnt_not0002_map0
    );
  pg_ctrl_i_FrameType_mux0001_0_31 : LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_293,
      I1 => Diag_State_FFd1_822,
      I2 => DONE_and0000,
      I3 => Diag_State_FFd2_821,
      O => N4097
    );
  mux5811 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_10_4_626,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_11_4_720,
      O => data_array_10_mux0001(4)
    );
  mux5411 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_10_2_628,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_11_2_722,
      O => data_array_10_mux0001(2)
    );
  mux4311 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_10_1_629,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_11_1_723,
      O => data_array_10_mux0001(1)
    );
  config_frame_dat_mux0000_29_1 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_1_2_205,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_2_2_334,
      O => config_frame_dat_mux0000_29_Q
    );
  config_eof_9_mux00001 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => config_eof(9),
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => config_eof(10),
      O => config_eof_9_mux0000
    );
  config_eof_8_mux00001 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => config_eof(8),
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => config_eof(9),
      O => config_eof_8_mux0000
    );
  config_eof_7_mux00001 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => config_eof(7),
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => config_eof(8),
      O => config_eof_7_mux0000
    );
  config_eof_6_mux00001 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => config_eof(6),
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => config_eof(7),
      O => config_eof_6_mux0000
    );
  config_eof_5_mux00001 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => config_eof(5),
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => config_eof(6),
      O => config_eof_5_mux0000
    );
  config_eof_4_mux00001 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => config_eof(4),
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => config_eof(5),
      O => config_eof_4_mux0000
    );
  config_eof_3_mux00001 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => config_eof(3),
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => config_eof(4),
      O => config_eof_3_mux0000
    );
  config_eof_2_mux00001 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => config_eof(2),
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => config_eof(3),
      O => config_eof_2_mux0000
    );
  config_eof_1_mux00001 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => config_eof(1),
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => config_eof(2),
      O => config_eof_1_mux0000
    );
  Mmux_data_array_9_mux0001271 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_9_4_367,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_10_4_626,
      O => data_array_9_mux0001(4)
    );
  Mmux_data_array_9_mux0001231 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_9_2_369,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_10_2_628,
      O => data_array_9_mux0001(2)
    );
  Mmux_data_array_9_mux0001121 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_9_1_370,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_10_1_629,
      O => data_array_9_mux0001(1)
    );
  Mmux_data_array_9_mux000111 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_9_0_371,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_10_0_630,
      O => data_array_9_mux0001(0)
    );
  Mmux_data_array_8_mux0001271 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_8_4_362,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_9_4_367,
      O => data_array_8_mux0001(4)
    );
  Mmux_data_array_8_mux0001261 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_8_3_363,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_9_3_368,
      O => data_array_8_mux0001(3)
    );
  Mmux_data_array_7_mux0001271 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_7_4_357,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_8_4_362,
      O => data_array_7_mux0001(4)
    );
  Mmux_data_array_7_mux0001261 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_7_3_358,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_8_3_363,
      O => data_array_7_mux0001(3)
    );
  Mmux_data_array_7_mux000111 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_7_0_361,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_8_0_366,
      O => data_array_7_mux0001(0)
    );
  Mmux_data_array_6_mux0001271 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_6_4_352,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_7_4_357,
      O => data_array_6_mux0001(4)
    );
  Mmux_data_array_6_mux0001261 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_6_3_353,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_7_3_358,
      O => data_array_6_mux0001(3)
    );
  Mmux_data_array_6_mux0001121 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_6_1_355,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_7_1_360,
      O => data_array_6_mux0001(1)
    );
  Mmux_data_array_5_mux0001271 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_5_4_347,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_6_4_352,
      O => data_array_5_mux0001(4)
    );
  Mmux_data_array_5_mux0001261 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_5_3_348,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_6_3_353,
      O => data_array_5_mux0001(3)
    );
  Mmux_data_array_5_mux0001121 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_5_1_350,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_6_1_355,
      O => data_array_5_mux0001(1)
    );
  Mmux_data_array_5_mux000111 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_5_0_351,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_6_0_356,
      O => data_array_5_mux0001(0)
    );
  Mmux_data_array_4_mux0001271 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_4_4_342,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_5_4_347,
      O => data_array_4_mux0001(4)
    );
  Mmux_data_array_4_mux0001261 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_4_3_343,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_5_3_348,
      O => data_array_4_mux0001(3)
    );
  Mmux_data_array_4_mux0001231 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_4_2_344,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_5_2_349,
      O => data_array_4_mux0001(2)
    );
  Mmux_data_array_3_mux0001271 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_3_4_337,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_4_4_342,
      O => data_array_3_mux0001(4)
    );
  Mmux_data_array_3_mux0001261 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_3_3_338,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_4_3_343,
      O => data_array_3_mux0001(3)
    );
  Mmux_data_array_3_mux0001231 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_3_2_339,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_4_2_344,
      O => data_array_3_mux0001(2)
    );
  Mmux_data_array_3_mux000111 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_3_0_341,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_4_0_346,
      O => data_array_3_mux0001(0)
    );
  Mmux_data_array_2_mux0001271 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_2_4_332,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_3_4_337,
      O => data_array_2_mux0001(4)
    );
  Mmux_data_array_2_mux0001261 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_2_3_333,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_3_3_338,
      O => data_array_2_mux0001(3)
    );
  Mmux_data_array_2_mux0001231 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_2_2_334,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_3_2_339,
      O => data_array_2_mux0001(2)
    );
  Mmux_data_array_2_mux0001121 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_2_1_335,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_3_1_340,
      O => data_array_2_mux0001(1)
    );
  data_array0_12_and00001 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => pg_ctrl_i_Trig_42,
      I1 => ctrl_fip_61,
      O => data_array0_12_and0000
    );
  config_frame_dat_and00001 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => pg_ctrl_i_Trig_42,
      I1 => conf_fip_56,
      O => config_frame_dat_and0000
    );
  data_frame_eof_mux00011 : LUT4
    generic map(
      INIT => X"22A2"
    )
    port map (
      I0 => N178,
      I1 => use_ext_input,
      I2 => RX_LL_MOSI_EOF,
      I3 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      O => data_frame_eof_mux0001
    );
  Mcompar_XCnt_cmp_gt0000_lut_1_Q : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => pg_ctrl_i_XSize_1_819,
      I1 => XCnt(1),
      I2 => bip0_58,
      O => N112
    );
  XCnt_L_mux0001_8_SW0_SW0 : LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => N01,
      I1 => done_v_or0010,
      I2 => Mcompar_XCnt_cmp_gt0000_cy(9),
      O => N4102
    );
  XCnt_mux0001_1_1 : LUT4
    generic map(
      INIT => X"5D51"
    )
    port map (
      I0 => ODD_EVENn,
      I1 => Mcompar_XCnt_cmp_gt0000_cy(9),
      I2 => done_v_or0010,
      I3 => N14,
      O => XCnt_mux0001(1)
    );
  XCnt_mux0001_0_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => done_v_or0010,
      I1 => Mcompar_XCnt_cmp_gt0000_cy(9),
      I2 => XCnt(0),
      I3 => ODD_EVENn,
      O => XCnt_mux0001(0)
    );
  XCnt_L_mux0001_2_1 : LUT4
    generic map(
      INIT => X"515D"
    )
    port map (
      I0 => ODD_EVENn,
      I1 => Mcompar_XCnt_cmp_gt0000_cy(9),
      I2 => done_v_or0010,
      I3 => XCnt_L(2),
      O => XCnt_L_mux0001(2)
    );
  XCnt_L_mux0001_1_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => done_v_or0010,
      I1 => Mcompar_XCnt_cmp_gt0000_cy(9),
      I2 => XCnt_L(1),
      I3 => ODD_EVENn,
      O => XCnt_L_mux0001(1)
    );
  XCnt_L_mux0001_0_2 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => done_v_or0010,
      I1 => Mcompar_XCnt_cmp_gt0000_cy(9),
      I2 => XCnt_L(0),
      I3 => ODD_EVENn,
      O => XCnt_L_mux0001(0)
    );
  XCnt_L_mux0001_4_1 : LUT4
    generic map(
      INIT => X"4004"
    )
    port map (
      I0 => done_v_or0010,
      I1 => Mcompar_XCnt_cmp_gt0000_cy(9),
      I2 => XCnt_L(4),
      I3 => N910,
      O => XCnt_L_mux0001(4)
    );
  XCnt_L_mux0001_8_1_SW0 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => XCnt_L(3),
      I1 => XCnt_L(2),
      I2 => XCnt_L(7),
      O => N456
    );
  pg_ctrl_i_FrameType_mux0001_7_12 : LUT3
    generic map(
      INIT => X"42"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_2_296,
      I1 => pg_ctrl_i_FrameType_7_293,
      I2 => pg_ctrl_i_FrameType_1_297,
      O => pg_ctrl_i_FrameType_mux0001_7_map4
    );
  ctrl_frame_dat_mux0000_7_0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_2_24_379,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => ctrl_frame_dat_mux0000_7_map0
    );
  Mmux_data_array0_7_mux00002313 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => data_array0_7_2_561,
      I1 => ctrl_fip_61,
      I2 => pg_ctrl_i_Trig_42,
      O => Mmux_data_array0_7_mux000023_map7
    );
  data_frame_eof_mux000111 : LUT3
    generic map(
      INIT => X"51"
    )
    port map (
      I0 => data_frame_eof_59,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_fip_54,
      O => N178
    );
  Mmux_data_array0_9_mux00007_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_10_15_646,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N458
    );
  Mmux_data_array0_9_mux00006_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_10_14_647,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N460
    );
  Mmux_data_array0_9_mux000030_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_10_7_654,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N462
    );
  Mmux_data_array0_9_mux000027_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_10_4_657,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N464
    );
  Mmux_data_array0_9_mux000026_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_10_3_658,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N466
    );
  Mmux_data_array0_9_mux000012_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_10_1_660,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N468
    );
  Mmux_data_array0_7_mux00008_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_8_16_578,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N470
    );
  Mmux_data_array0_7_mux00006_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_8_14_580,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N472
    );
  Mmux_data_array0_7_mux000020_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_8_27_568,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N474
    );
  Mmux_data_array0_7_mux00002_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_8_10_584,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N476
    );
  Mmux_data_array0_7_mux000018_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_8_25_569,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N478
    );
  Mmux_data_array0_7_mux000016_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_8_23_571,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N480
    );
  Mmux_data_array0_6_mux000019_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_7_26_537,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N482
    );
  Mmux_data_array0_6_mux000017_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_7_24_539,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N484
    );
  Mmux_data_array0_4_mux000025_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_5_31_468,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N486
    );
  Mmux_data_array0_4_mux000022_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_5_29_470,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N488
    );
  Mmux_data_array0_4_mux000021_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_5_28_471,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N490
    );
  Mmux_data_array0_4_mux000020_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_5_27_472,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N492
    );
  Mmux_data_array0_4_mux000017_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_5_24_475,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N494
    );
  bip0_mux0000 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_297,
      I1 => data_array0_1_and0000,
      I2 => N498,
      I3 => bip0_58,
      O => bip0_mux0000_57
    );
  Mmux_data_array0_4_mux000090 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_5_17_482,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => Mmux_data_array0_4_mux00009_map0
    );
  Mmux_data_array0_4_mux000080 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_5_16_483,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => Mmux_data_array0_4_mux00008_map0
    );
  Mmux_data_array0_4_mux0000310 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_5_8_491,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => Mmux_data_array0_4_mux000031_map0
    );
  Mmux_data_array0_4_mux0000160 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_5_23_476,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => Mmux_data_array0_4_mux000016_map0
    );
  Mmux_data_array0_4_mux0000140 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_5_21_478,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => Mmux_data_array0_4_mux000014_map0
    );
  Mmux_data_array0_4_mux0000130 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_5_20_479,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => Mmux_data_array0_4_mux000013_map0
    );
  ctrl_frame_dat_mux0000_5_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_2_26_377,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N854
    );
  Mmux_data_array0_2_mux000032_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_3_9_426,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N856
    );
  Mmux_data_array0_2_mux000029_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_3_6_429,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N858
    );
  Mmux_data_array0_2_mux000028_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_3_5_430,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N860
    );
  Mmux_data_array0_2_mux000027_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_3_4_431,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N862
    );
  Mmux_data_array0_2_mux000026_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_3_3_432,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N864
    );
  Mmux_data_array0_2_mux000020_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_3_27_408,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N866
    );
  Mmux_data_array0_2_mux00002_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_3_10_425,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N868
    );
  Mmux_data_array0_2_mux000019_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_3_26_409,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N870
    );
  Mmux_data_array0_2_mux000018_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_3_25_410,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N872
    );
  Mmux_data_array0_2_mux000016_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_3_23_412,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N874
    );
  Mmux_data_array0_2_mux000014_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_3_21_414,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N876
    );
  Mmux_data_array0_2_mux000011_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_3_19_416,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N878
    );
  mux110_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_12_10_709,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1000
    );
  mux108_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_12_18_701,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1002
    );
  mux104_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_12_14_705,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1004
    );
  mux102_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_12_12_707,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1006
    );
  mux1017_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_12_24_695,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1008
    );
  mux1013_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_12_21_698,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1010
    );
  mux10118_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_12_6_713,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N10121
    );
  mux10115_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_12_3_716,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1014
    );
  control_eof_9_mux0000_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(10),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1016
    );
  Mmux_data_array0_9_mux000028_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_10_5_656,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1018
    );
  Mmux_data_array0_9_mux000015_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_10_22_639,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1020
    );
  Mmux_data_array0_9_mux000014_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_10_21_640,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1022
    );
  Mmux_data_array0_9_mux000010_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_10_18_643,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1024
    );
  Mmux_data_array0_8_mux000025_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_9_31_595,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1026
    );
  Mmux_data_array0_8_mux000024_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_9_30_596,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1028
    );
  Mmux_data_array0_8_mux000022_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_9_29_597,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1030
    );
  Mmux_data_array0_8_mux000021_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_9_28_598,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1032
    );
  Mmux_data_array0_8_mux000020_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_9_27_599,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1034
    );
  Mmux_data_array0_8_mux000018_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_9_25_600,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1036
    );
  Mmux_data_array0_8_mux000017_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_9_24_601,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1038
    );
  Mmux_data_array0_8_mux000016_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_9_23_602,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1040
    );
  Mmux_data_array0_7_mux000031_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_8_8_586,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1042
    );
  Mmux_data_array0_7_mux000030_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_8_7_587,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1044
    );
  Mmux_data_array0_7_mux00003_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_8_11_583,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1046
    );
  Mmux_data_array0_7_mux000013_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_8_20_574,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1048
    );
  Mmux_data_array0_7_mux00001_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_8_0_594,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1050
    );
  Mmux_data_array0_6_mux00006_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_7_14_549,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N10521
    );
  Mmux_data_array0_6_mux00004_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_7_12_551,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1054
    );
  Mmux_data_array0_6_mux000032_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_7_9_554,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1056
    );
  Mmux_data_array0_6_mux000029_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_7_6_557,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1058
    );
  Mmux_data_array0_6_mux000028_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_7_5_558,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1060
    );
  Mmux_data_array0_6_mux000027_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_7_4_559,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1062
    );
  Mmux_data_array0_6_mux000021_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_7_28_535,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1064
    );
  Mmux_data_array0_6_mux00002_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_7_10_553,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1066
    );
  Mmux_data_array0_6_mux000018_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_7_25_538,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1068
    );
  Mmux_data_array0_6_mux000014_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_7_21_542,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1070
    );
  Mmux_data_array0_6_mux000013_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_7_20_543,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N10721
    );
  Mmux_data_array0_6_mux000010_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_7_18_545,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1074
    );
  Mmux_data_array0_6_mux00001_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_7_0_563,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1076
    );
  Mmux_data_array0_5_mux000017_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_6_24_507,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1078
    );
  Mmux_data_array0_2_mux00009_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_3_17_418,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1080
    );
  Mmux_data_array0_2_mux000025_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_3_31_404,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N10821
    );
  Mmux_data_array0_2_mux000024_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_3_30_405,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1084
    );
  Mmux_data_array0_2_mux000022_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_3_29_406,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1086
    );
  Mmux_data_array0_2_mux000021_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_3_28_407,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1088
    );
  Mmux_data_array0_10_mux00009_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_11_17_675,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1090
    );
  Mmux_data_array0_10_mux00008_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_11_16_676,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N10921
    );
  Mmux_data_array0_10_mux000031_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_11_8_684,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1094
    );
  Mmux_data_array0_10_mux000023_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_11_2_690,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1096
    );
  Mmux_data_array0_10_mux000017_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_11_24_668,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1098
    );
  Mmux_data_array0_10_mux000016_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_11_23_669,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1100
    );
  Mmux_data_array0_10_mux000014_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_11_21_671,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1102
    );
  Mmux_data_array0_10_mux000013_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_11_20_672,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1104
    );
  Mmux_data_array0_10_mux000011_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_11_19_673,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1106
    );
  conf_fip_not00011 : LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      I0 => TX_LL_MOSI_SOF_or0000_inv,
      I1 => conf_fip_56,
      I2 => pg_ctrl_i_Trig_42,
      I3 => config_eof(1),
      O => conf_fip_not0001
    );
  data_array0_23_mux0000_26_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => control_eof(50),
      O => data_array0_23_mux0000(26)
    );
  data_array0_22_mux0000_26_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array0_23_5_267,
      O => data_array0_22_mux0000(26)
    );
  data_array0_22_mux0000_25_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_20_0_331,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_22_mux0000(25)
    );
  data_array0_21_mux0000_29_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array0_20_0_331,
      O => data_array0_21_mux0000_29_Q
    );
  data_array0_21_mux0000_26_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_22_5_241,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_21_mux0000_26_Q
    );
  data_array0_21_mux0000_25_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array0_22_6_240,
      O => data_array0_21_mux0000_25_Q
    );
  data_array0_21_mux0000_24_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => control_eof(49),
      O => data_array0_21_mux0000_24_Q
    );
  data_array0_21_mux0000_22_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array0_21_3_212,
      O => data_array0_21_mux0000_22_Q
    );
  data_array0_21_mux0000_18_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => control_eof(48),
      O => data_array0_21_mux0000_18_Q
    );
  data_array0_20_mux0000_31_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => control_eof(51),
      O => data_array0_20_mux0000_31_Q
    );
  data_array0_20_mux0000_29_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_21_2_213,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_20_mux0000_29_Q
    );
  data_array0_20_mux0000_26_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_21_5_211,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_20_mux0000_26_Q
    );
  data_array0_20_mux0000_25_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_21_6_210,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_20_mux0000_25_Q
    );
  data_array0_20_mux0000_24_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_21_3_212,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_20_mux0000_24_Q
    );
  data_array0_20_mux0000_22_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_21_9_209,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_20_mux0000_22_Q
    );
  data_array0_20_mux0000_18_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_21_8_208,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_20_mux0000_18_Q
    );
  data_array0_19_mux0000_28_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_20_4_324,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_19_mux0000_28_Q
    );
  data_array0_19_mux0000_21_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_21_65,
      I1 => ctrl_fip_61,
      I2 => pg_ctrl_i_Trig_42,
      O => data_array0_19_mux0000_21_Q
    );
  data_array0_19_mux0000_17_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_17_69,
      I1 => ctrl_fip_61,
      I2 => pg_ctrl_i_Trig_42,
      O => data_array0_19_mux0000_17_Q
    );
  data_array0_19_mux0000_14_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_14_72,
      I1 => ctrl_fip_61,
      I2 => pg_ctrl_i_Trig_42,
      O => data_array0_19_mux0000_14_Q
    );
  data_array0_19_mux0000_10_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_10_76,
      I1 => ctrl_fip_61,
      I2 => pg_ctrl_i_Trig_42,
      O => data_array0_19_mux0000_10_Q
    );
  data_array0_18_mux0000_28_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_19_28_299,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_18_mux0000_28_Q
    );
  data_array0_17_mux0000_28_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_18_28_268,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_17_mux0000_28_Q
    );
  data_array0_17_mux0000_23_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_18_23_269,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_17_mux0000_23_Q
    );
  data_array0_16_mux0000_9_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_22_244,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_16_mux0000_9_Q
    );
  data_array0_16_mux0000_8_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_23_243,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_16_mux0000_8_Q
    );
  data_array0_16_mux0000_3_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array0_17_28_242,
      O => data_array0_16_mux0000_3_Q
    );
  data_array0_16_mux0000_31_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_0_266,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_16_mux0000_31_Q
    );
  data_array0_16_mux0000_30_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_1_265,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_16_mux0000_30_Q
    );
  data_array0_16_mux0000_29_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_2_264,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_16_mux0000_29_Q
    );
  data_array0_16_mux0000_28_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_3_263,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_16_mux0000_28_Q
    );
  data_array0_16_mux0000_27_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_4_262,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_16_mux0000_27_Q
    );
  data_array0_16_mux0000_26_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_5_261,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_16_mux0000_26_Q
    );
  data_array0_16_mux0000_25_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_6_260,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_16_mux0000_25_Q
    );
  data_array0_16_mux0000_24_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_7_259,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_16_mux0000_24_Q
    );
  data_array0_16_mux0000_23_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_8_258,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_16_mux0000_23_Q
    );
  data_array0_16_mux0000_22_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_9_257,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_16_mux0000_22_Q
    );
  data_array0_16_mux0000_21_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_10_256,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_16_mux0000_21_Q
    );
  data_array0_16_mux0000_20_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_11_255,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_16_mux0000_20_Q
    );
  data_array0_16_mux0000_19_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_12_254,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_16_mux0000_19_Q
    );
  data_array0_16_mux0000_18_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array0_17_13_253,
      O => data_array0_16_mux0000_18_Q
    );
  data_array0_16_mux0000_17_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array0_17_14_252,
      O => data_array0_16_mux0000_17_Q
    );
  data_array0_16_mux0000_16_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array0_17_15_251,
      O => data_array0_16_mux0000_16_Q
    );
  data_array0_16_mux0000_15_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array0_17_16_250,
      O => data_array0_16_mux0000_15_Q
    );
  data_array0_16_mux0000_14_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array0_17_17_249,
      O => data_array0_16_mux0000_14_Q
    );
  data_array0_16_mux0000_13_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array0_17_18_248,
      O => data_array0_16_mux0000_13_Q
    );
  data_array0_16_mux0000_12_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_19_247,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_16_mux0000_12_Q
    );
  data_array0_16_mux0000_11_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_20_246,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_16_mux0000_11_Q
    );
  data_array0_16_mux0000_10_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_21_245,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_16_mux0000_10_Q
    );
  data_array0_16_mux0000_0_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => control_eof(46),
      O => data_array0_16_mux0000_0_Q
    );
  data_array0_15_mux0000_9_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_22_217,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_15_mux0000_9_Q
    );
  data_array0_15_mux0000_8_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_23_216,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_15_mux0000_8_Q
    );
  data_array0_15_mux0000_6_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => control_eof(45),
      O => data_array0_15_mux0000_6_Q
    );
  data_array0_15_mux0000_3_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_28_215,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_15_mux0000_3_Q
    );
  data_array0_15_mux0000_31_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_0_239,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_15_mux0000_31_Q
    );
  data_array0_15_mux0000_30_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array0_16_1_238,
      O => data_array0_15_mux0000_30_Q
    );
  data_array0_15_mux0000_29_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_2_237,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_15_mux0000_29_Q
    );
  data_array0_15_mux0000_28_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array0_16_3_236,
      O => data_array0_15_mux0000_28_Q
    );
  data_array0_15_mux0000_27_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_4_235,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_15_mux0000_27_Q
    );
  data_array0_15_mux0000_26_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_5_234,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_15_mux0000_26_Q
    );
  data_array0_15_mux0000_25_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_6_233,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_15_mux0000_25_Q
    );
  data_array0_15_mux0000_24_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_7_232,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_15_mux0000_24_Q
    );
  data_array0_15_mux0000_23_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_8_231,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_15_mux0000_23_Q
    );
  data_array0_15_mux0000_22_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_9_230,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_15_mux0000_22_Q
    );
  data_array0_15_mux0000_21_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_10_229,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_15_mux0000_21_Q
    );
  data_array0_15_mux0000_20_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_11_228,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_15_mux0000_20_Q
    );
  data_array0_15_mux0000_19_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_12_227,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_15_mux0000_19_Q
    );
  data_array0_15_mux0000_18_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_13_226,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_15_mux0000_18_Q
    );
  data_array0_15_mux0000_17_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_14_225,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_15_mux0000_17_Q
    );
  data_array0_15_mux0000_16_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_15_224,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_15_mux0000_16_Q
    );
  data_array0_15_mux0000_15_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_16_223,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_15_mux0000_15_Q
    );
  data_array0_15_mux0000_14_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_17_222,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_15_mux0000_14_Q
    );
  data_array0_15_mux0000_13_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_18_221,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_15_mux0000_13_Q
    );
  data_array0_15_mux0000_12_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_19_220,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_15_mux0000_12_Q
    );
  data_array0_15_mux0000_11_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_20_219,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_15_mux0000_11_Q
    );
  data_array0_15_mux0000_10_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_21_218,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_15_mux0000_10_Q
    );
  data_array0_15_mux0000_0_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_29_214,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_15_mux0000_0_Q
    );
  data_array0_14_mux0000_9_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array0_15_22_145,
      O => data_array0_14_mux0000_9_Q
    );
  data_array0_14_mux0000_8_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_23_144,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_14_mux0000_8_Q
    );
  data_array0_14_mux0000_7_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_24_143,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_14_mux0000_7_Q
    );
  data_array0_14_mux0000_4_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(44),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_43_mux0000
    );
  data_array0_14_mux0000_3_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_28_142,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_14_mux0000_3_Q
    );
  data_array0_14_mux0000_31_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_0_167,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_14_mux0000_31_Q
    );
  data_array0_14_mux0000_30_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_1_166,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_14_mux0000_30_Q
    );
  data_array0_14_mux0000_2_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_29_141,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_14_mux0000_2_Q
    );
  data_array0_14_mux0000_29_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_2_165,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_14_mux0000_29_Q
    );
  data_array0_14_mux0000_28_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_3_164,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_14_mux0000_28_Q
    );
  data_array0_14_mux0000_27_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_4_163,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_14_mux0000_27_Q
    );
  data_array0_14_mux0000_26_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_5_162,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_14_mux0000_26_Q
    );
  data_array0_14_mux0000_25_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_6_161,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_14_mux0000_25_Q
    );
  data_array0_14_mux0000_24_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_7_160,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_14_mux0000_24_Q
    );
  data_array0_14_mux0000_23_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_8_159,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_14_mux0000_23_Q
    );
  data_array0_14_mux0000_22_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_9_158,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_14_mux0000_22_Q
    );
  data_array0_14_mux0000_21_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_10_157,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_14_mux0000_21_Q
    );
  data_array0_14_mux0000_20_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_11_156,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_14_mux0000_20_Q
    );
  data_array0_14_mux0000_19_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_12_155,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_14_mux0000_19_Q
    );
  data_array0_14_mux0000_18_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_13_154,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_14_mux0000_18_Q
    );
  data_array0_14_mux0000_17_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_14_153,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_14_mux0000_17_Q
    );
  data_array0_14_mux0000_16_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_15_152,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_14_mux0000_16_Q
    );
  data_array0_14_mux0000_15_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_16_151,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_14_mux0000_15_Q
    );
  data_array0_14_mux0000_14_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_17_150,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_14_mux0000_14_Q
    );
  data_array0_14_mux0000_13_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array0_15_18_149,
      O => data_array0_14_mux0000_13_Q
    );
  data_array0_14_mux0000_12_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_19_148,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_14_mux0000_12_Q
    );
  data_array0_14_mux0000_11_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_20_147,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_14_mux0000_11_Q
    );
  data_array0_14_mux0000_10_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array0_15_21_146,
      O => data_array0_14_mux0000_10_Q
    );
  data_array0_13_mux0000_9_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_22_118,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_13_mux0000_9_Q
    );
  data_array0_13_mux0000_8_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_23_117,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_13_mux0000_8_Q
    );
  data_array0_13_mux0000_7_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_24_116,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_13_mux0000_7_Q
    );
  data_array0_13_mux0000_4_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(43),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_42_mux0000
    );
  data_array0_13_mux0000_3_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_28_115,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_13_mux0000_3_Q
    );
  data_array0_13_mux0000_31_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_0_140,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_13_mux0000_31_Q
    );
  data_array0_13_mux0000_30_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_1_139,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_13_mux0000_30_Q
    );
  data_array0_13_mux0000_2_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_29_114,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_13_mux0000_2_Q
    );
  data_array0_13_mux0000_29_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_2_138,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_13_mux0000_29_Q
    );
  data_array0_13_mux0000_28_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_3_137,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_13_mux0000_28_Q
    );
  data_array0_13_mux0000_27_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_4_136,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_13_mux0000_27_Q
    );
  data_array0_13_mux0000_26_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_5_135,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_13_mux0000_26_Q
    );
  data_array0_13_mux0000_25_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_6_134,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_13_mux0000_25_Q
    );
  data_array0_13_mux0000_24_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_7_133,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_13_mux0000_24_Q
    );
  data_array0_13_mux0000_23_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_8_132,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_13_mux0000_23_Q
    );
  data_array0_13_mux0000_22_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_9_131,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_13_mux0000_22_Q
    );
  data_array0_13_mux0000_21_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_10_130,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_13_mux0000_21_Q
    );
  data_array0_13_mux0000_20_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_11_129,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_13_mux0000_20_Q
    );
  data_array0_13_mux0000_19_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_12_128,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_13_mux0000_19_Q
    );
  data_array0_13_mux0000_18_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_13_127,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_13_mux0000_18_Q
    );
  data_array0_13_mux0000_17_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_14_126,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_13_mux0000_17_Q
    );
  data_array0_13_mux0000_16_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_15_125,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_13_mux0000_16_Q
    );
  data_array0_13_mux0000_15_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_16_124,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_13_mux0000_15_Q
    );
  data_array0_13_mux0000_14_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_17_123,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_13_mux0000_14_Q
    );
  data_array0_13_mux0000_13_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_18_122,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_13_mux0000_13_Q
    );
  data_array0_13_mux0000_12_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_19_121,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_13_mux0000_12_Q
    );
  data_array0_13_mux0000_11_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_20_120,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_13_mux0000_11_Q
    );
  data_array0_13_mux0000_10_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_21_119,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_13_mux0000_10_Q
    );
  data_array0_12_mux0000_9_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_22_91,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_12_mux0000_9_Q
    );
  data_array0_12_mux0000_8_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_23_90,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_12_mux0000_8_Q
    );
  data_array0_12_mux0000_7_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_24_89,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_12_mux0000_7_Q
    );
  data_array0_12_mux0000_4_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(42),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_41_mux0000
    );
  data_array0_12_mux0000_3_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_28_88,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_12_mux0000_3_Q
    );
  data_array0_12_mux0000_31_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_0_113,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_12_mux0000_31_Q
    );
  data_array0_12_mux0000_30_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_1_112,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_12_mux0000_30_Q
    );
  data_array0_12_mux0000_2_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_29_87,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_12_mux0000_2_Q
    );
  data_array0_12_mux0000_29_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array0_13_2_111,
      O => data_array0_12_mux0000_29_Q
    );
  data_array0_12_mux0000_28_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array0_13_3_110,
      O => data_array0_12_mux0000_28_Q
    );
  data_array0_12_mux0000_27_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array0_13_4_109,
      O => data_array0_12_mux0000_27_Q
    );
  data_array0_12_mux0000_26_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array0_13_5_108,
      O => data_array0_12_mux0000_26_Q
    );
  data_array0_12_mux0000_25_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_6_107,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_12_mux0000_25_Q
    );
  data_array0_12_mux0000_24_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_7_106,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_12_mux0000_24_Q
    );
  data_array0_12_mux0000_23_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_8_105,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_12_mux0000_23_Q
    );
  data_array0_12_mux0000_22_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_9_104,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_12_mux0000_22_Q
    );
  data_array0_12_mux0000_21_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_10_103,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_12_mux0000_21_Q
    );
  data_array0_12_mux0000_20_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_11_102,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_12_mux0000_20_Q
    );
  data_array0_12_mux0000_19_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_12_101,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_12_mux0000_19_Q
    );
  data_array0_12_mux0000_18_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_13_100,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_12_mux0000_18_Q
    );
  data_array0_12_mux0000_17_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_14_99,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_12_mux0000_17_Q
    );
  data_array0_12_mux0000_16_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_15_98,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_12_mux0000_16_Q
    );
  data_array0_12_mux0000_15_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_16_97,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_12_mux0000_15_Q
    );
  data_array0_12_mux0000_14_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_17_96,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => data_array0_12_mux0000_14_Q
    );
  data_array0_12_mux0000_13_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array0_13_18_95,
      O => data_array0_12_mux0000_13_Q
    );
  data_array0_12_mux0000_12_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array0_13_19_94,
      O => data_array0_12_mux0000_12_Q
    );
  data_array0_12_mux0000_11_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array0_13_20_93,
      O => data_array0_12_mux0000_11_Q
    );
  data_array0_12_mux0000_10_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array0_13_21_92,
      O => data_array0_12_mux0000_10_Q
    );
  control_eof_50_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(51),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_50_mux0000
    );
  control_eof_47_mux000011 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(48),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_47_mux0000
    );
  control_eof_46_mux000011 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(47),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_46_mux0000
    );
  control_eof_45_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(46),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_45_mux0000
    );
  control_eof_44_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(45),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_44_mux0000
    );
  control_eof_40_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(41),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_40_mux0000
    );
  control_eof_39_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(40),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_39_mux0000
    );
  control_eof_38_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(39),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_38_mux0000
    );
  control_eof_37_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(38),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_37_mux0000
    );
  control_eof_36_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(37),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_36_mux0000
    );
  control_eof_35_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(36),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_35_mux0000
    );
  control_eof_34_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(35),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_34_mux0000
    );
  control_eof_33_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(34),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_33_mux0000
    );
  control_eof_32_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(33),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_32_mux0000
    );
  control_eof_31_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(32),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_31_mux0000
    );
  control_eof_30_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(31),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_30_mux0000
    );
  control_eof_29_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(30),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_29_mux0000
    );
  control_eof_28_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(29),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_28_mux0000
    );
  control_eof_27_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(28),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_27_mux0000
    );
  control_eof_26_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(27),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_26_mux0000
    );
  control_eof_25_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(26),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_25_mux0000
    );
  control_eof_24_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(25),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_24_mux0000
    );
  control_eof_23_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(24),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_23_mux0000
    );
  control_eof_22_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(23),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_22_mux0000
    );
  control_eof_21_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(22),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_21_mux0000
    );
  control_eof_20_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(21),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_20_mux0000
    );
  control_eof_19_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(20),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_19_mux0000
    );
  control_eof_18_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(19),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_18_mux0000
    );
  control_eof_17_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(18),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_17_mux0000
    );
  control_eof_16_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(17),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_16_mux0000
    );
  control_eof_15_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(16),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_15_mux0000
    );
  control_eof_14_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(15),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_14_mux0000
    );
  control_eof_13_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(14),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_13_mux0000
    );
  control_eof_12_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(13),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_12_mux0000
    );
  config_eof_17_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => config_eof(18),
      I1 => pg_ctrl_i_Trig_42,
      I2 => conf_fip_56,
      O => config_eof_17_mux0000
    );
  config_eof_16_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => config_eof(17),
      I1 => pg_ctrl_i_Trig_42,
      I2 => conf_fip_56,
      O => config_eof_16_mux0000
    );
  config_eof_15_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => config_eof(16),
      I1 => pg_ctrl_i_Trig_42,
      I2 => conf_fip_56,
      O => config_eof_15_mux0000
    );
  config_eof_14_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => config_eof(15),
      I1 => pg_ctrl_i_Trig_42,
      I2 => conf_fip_56,
      O => config_eof_14_mux0000
    );
  config_eof_13_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => config_eof(14),
      I1 => pg_ctrl_i_Trig_42,
      I2 => conf_fip_56,
      O => config_eof_13_mux0000
    );
  config_eof_12_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => config_eof(13),
      I1 => pg_ctrl_i_Trig_42,
      I2 => conf_fip_56,
      O => config_eof_12_mux0000
    );
  config_eof_11_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => config_eof(12),
      I1 => pg_ctrl_i_Trig_42,
      I2 => conf_fip_56,
      O => config_eof_11_mux0000
    );
  Mmux_data_array_18_mux0000251 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => dummy_configs_52,
      I1 => conf_fip_56,
      I2 => pg_ctrl_i_Trig_42,
      O => data_array_18_mux0000(31)
    );
  Mmux_data_array_17_mux0000251 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array_18_0_740,
      I1 => pg_ctrl_i_Trig_42,
      I2 => conf_fip_56,
      O => data_array_17_mux0000_31_Q
    );
  Mmux_data_array_16_mux0000201 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array_17_4_738,
      I1 => pg_ctrl_i_Trig_42,
      I2 => conf_fip_56,
      O => data_array_16_mux0000_27_Q
    );
  Mmux_data_array_15_mux0000251 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array_16_0_741,
      I1 => pg_ctrl_i_Trig_42,
      I2 => conf_fip_56,
      O => data_array_15_mux0000_31_Q
    );
  Mmux_data_array_15_mux0000201 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array_16_4_736,
      I1 => pg_ctrl_i_Trig_42,
      I2 => conf_fip_56,
      O => data_array_15_mux0000_27_Q
    );
  Mmux_data_array_14_mux0000201 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array_15_4_732,
      I1 => pg_ctrl_i_Trig_42,
      I2 => conf_fip_56,
      O => data_array_14_mux0000_27_Q
    );
  Mmux_data_array_13_mux0000251 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array_14_0_737,
      I1 => pg_ctrl_i_Trig_42,
      I2 => conf_fip_56,
      O => data_array_13_mux0000_31_Q
    );
  Mmux_data_array_13_mux0000201 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array_14_4_734,
      I1 => pg_ctrl_i_Trig_42,
      I2 => conf_fip_56,
      O => data_array_13_mux0000_27_Q
    );
  Mmux_data_array_12_mux0000221 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array_13_2_731,
      I1 => pg_ctrl_i_Trig_42,
      I2 => conf_fip_56,
      O => data_array_12_mux0000(29)
    );
  Mmux_data_array_12_mux0000201 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array_13_4_730,
      I1 => pg_ctrl_i_Trig_42,
      I2 => conf_fip_56,
      O => data_array_12_mux0000(27)
    );
  Mmux_data_array_11_mux0000251 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array_12_0_729,
      I1 => pg_ctrl_i_Trig_42,
      I2 => conf_fip_56,
      O => data_array_11_mux0000(31)
    );
  Mmux_data_array_11_mux0000221 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array_12_2_727,
      I1 => pg_ctrl_i_Trig_42,
      I2 => conf_fip_56,
      O => data_array_11_mux0000(29)
    );
  Mmux_data_array_11_mux0000201 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array_12_4_725,
      I1 => pg_ctrl_i_Trig_42,
      I2 => conf_fip_56,
      O => data_array_11_mux0000(27)
    );
  dummy_configs_mux00011 : LUT4
    generic map(
      INIT => X"5616"
    )
    port map (
      I0 => PG_CTRL_DiagMode(3),
      I1 => PG_CTRL_DiagMode(1),
      I2 => PG_CTRL_DiagMode(2),
      I3 => PG_CTRL_DiagMode(0),
      O => dummy_configs_mux0001
    );
  XCnt_L_mux0001_9_3_SW0 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => XCnt_L(2),
      I1 => XCnt_L(6),
      I2 => XCnt_L(5),
      I3 => XCnt_L(4),
      O => N4167
    );
  ZCnt_L_mux0002_22_Q : LUT4
    generic map(
      INIT => X"FF8D"
    )
    port map (
      I0 => use_ext_input,
      I1 => RX_LL_MOSI_EOF,
      I2 => Mcompar_ZCnt_cmp_gt0000_cy(23),
      I3 => N4169,
      O => ZCnt_L_mux0002(22)
    );
  control_sof_mux000012 : LUT4
    generic map(
      INIT => X"4640"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_2_296,
      I1 => pg_ctrl_i_FrameType_1_297,
      I2 => pg_ctrl_i_FrameType_7_293,
      I3 => pg_ctrl_i_FrameType_0_298,
      O => N251
    );
  XCnt_L_mux0001_6_SW1 : LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => XCnt_L(3),
      I1 => XCnt_L(2),
      I2 => XCnt_L(5),
      I3 => XCnt_L(4),
      O => N4171
    );
  XCnt_L_mux0001_6_Q : LUT4
    generic map(
      INIT => X"4004"
    )
    port map (
      I0 => done_v_or0010,
      I1 => Mcompar_XCnt_cmp_gt0000_cy(9),
      I2 => XCnt_L(6),
      I3 => N4171,
      O => XCnt_L_mux0001(6)
    );
  RX_LL_MISO_BUSY_40 : LUT4
    generic map(
      INIT => X"FBFF"
    )
    port map (
      I0 => N4173,
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy(7),
      I2 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I3 => use_ext_input,
      O => RX_LL_MISO_BUSY
    );
  pg_ctrl_i_FrameType_mux0001_6_3_SW1 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => Diag_State_FFd2_821,
      I1 => PG_CTRL_DiagMode(1),
      I2 => PG_CTRL_DiagMode(0),
      I3 => Diag_State_FFd1_822,
      O => N4175
    );
  pg_ctrl_i_FrameType_mux0001_6_3 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => PG_CTRL_DiagMode(2),
      I1 => PG_CTRL_DiagMode(3),
      I2 => N4175,
      I3 => DONE_and0000,
      O => N1161
    );
  TagCnt_not00022 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => RX_LL_MOSI_DVAL,
      I1 => RX_LL_MOSI_EOF,
      I2 => bip0_58,
      I3 => use_ext_input,
      O => TagCnt_not0002_map1
    );
  XCnt_L_mux0001_3_1 : LUT4
    generic map(
      INIT => X"0220"
    )
    port map (
      I0 => Mcompar_XCnt_cmp_gt0000_cy(9),
      I1 => done_v_or0010,
      I2 => XCnt_L(3),
      I3 => XCnt_L(2),
      O => XCnt_L_mux0001(3)
    );
  data_frame_dat_0_cmp_eq00031 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => pg_ctrl_i_DiagMode_0_770,
      I1 => pg_ctrl_i_DiagMode_3_767,
      I2 => pg_ctrl_i_DiagMode_2_768,
      I3 => pg_ctrl_i_DiagMode_1_769,
      O => data_frame_dat_0_cmp_eq0003
    );
  Mmux_data_array0_7_mux000026111 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_6_294,
      I1 => pg_ctrl_i_FrameType_5_295,
      I2 => pg_ctrl_i_FrameType_1_297,
      I3 => pg_ctrl_i_FrameType_2_296,
      O => N172
    );
  diag_cnt_mux0000_0_3 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => DONE_and0000,
      I1 => Diag_State_FFd1_822,
      I2 => Diag_State_FFd2_821,
      I3 => PG_CTRL_DiagSize(0),
      O => N4078
    );
  diag_cnt_mux0000_1_1 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => DONE_and0000,
      I1 => Diag_State_FFd1_822,
      I2 => Diag_State_FFd2_821,
      I3 => PG_CTRL_DiagSize(1),
      O => N4079
    );
  diag_cnt_mux0000_2_1 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => DONE_and0000,
      I1 => Diag_State_FFd1_822,
      I2 => Diag_State_FFd2_821,
      I3 => PG_CTRL_DiagSize(2),
      O => N4080
    );
  diag_cnt_mux0000_3_1 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => DONE_and0000,
      I1 => Diag_State_FFd1_822,
      I2 => Diag_State_FFd2_821,
      I3 => PG_CTRL_DiagSize(3),
      O => N4081
    );
  diag_cnt_mux0000_4_1 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => DONE_and0000,
      I1 => Diag_State_FFd1_822,
      I2 => Diag_State_FFd2_821,
      I3 => PG_CTRL_DiagSize(4),
      O => N4082
    );
  diag_cnt_mux0000_5_1 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => DONE_and0000,
      I1 => Diag_State_FFd1_822,
      I2 => Diag_State_FFd2_821,
      I3 => PG_CTRL_DiagSize(5),
      O => N4083
    );
  diag_cnt_mux0000_6_1 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => DONE_and0000,
      I1 => Diag_State_FFd1_822,
      I2 => Diag_State_FFd2_821,
      I3 => PG_CTRL_DiagSize(6),
      O => N4084
    );
  diag_cnt_mux0000_7_1 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => DONE_and0000,
      I1 => Diag_State_FFd1_822,
      I2 => Diag_State_FFd2_821,
      I3 => PG_CTRL_DiagSize(7),
      O => N4085
    );
  diag_cnt_mux0000_8_1 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => DONE_and0000,
      I1 => Diag_State_FFd1_822,
      I2 => Diag_State_FFd2_821,
      I3 => PG_CTRL_DiagSize(8),
      O => N4086
    );
  diag_cnt_mux0000_9_1 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => DONE_and0000,
      I1 => Diag_State_FFd1_822,
      I2 => Diag_State_FFd2_821,
      I3 => PG_CTRL_DiagSize(9),
      O => N4087
    );
  diag_cnt_mux0000_10_1 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => DONE_and0000,
      I1 => Diag_State_FFd1_822,
      I2 => Diag_State_FFd2_821,
      I3 => PG_CTRL_DiagSize(10),
      O => N4088
    );
  diag_cnt_mux0000_11_1 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => DONE_and0000,
      I1 => Diag_State_FFd1_822,
      I2 => Diag_State_FFd2_821,
      I3 => PG_CTRL_DiagSize(11),
      O => N4089
    );
  diag_cnt_mux0000_12_1 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => DONE_and0000,
      I1 => Diag_State_FFd1_822,
      I2 => Diag_State_FFd2_821,
      I3 => PG_CTRL_DiagSize(12),
      O => N4090
    );
  diag_cnt_mux0000_13_1 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => DONE_and0000,
      I1 => Diag_State_FFd1_822,
      I2 => Diag_State_FFd2_821,
      I3 => PG_CTRL_DiagSize(13),
      O => N4091
    );
  diag_cnt_mux0000_14_1 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => DONE_and0000,
      I1 => Diag_State_FFd1_822,
      I2 => Diag_State_FFd2_821,
      I3 => PG_CTRL_DiagSize(14),
      O => N4092
    );
  diag_cnt_mux0000_15_1 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => DONE_and0000,
      I1 => Diag_State_FFd1_822,
      I2 => Diag_State_FFd2_821,
      I3 => PG_CTRL_DiagSize(15),
      O => N4093
    );
  ctrl_frame_dat_mux0000_6_11 : LUT4
    generic map(
      INIT => X"0C08"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_293,
      I1 => pg_ctrl_i_FrameType_1_297,
      I2 => pg_ctrl_i_FrameType_2_296,
      I3 => pg_ctrl_i_FrameType_0_298,
      O => ctrl_frame_dat_mux0000_6_map5
    );
  data_array0_10_and00001 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_5_295,
      I1 => pg_ctrl_i_FrameType_6_294,
      I2 => pg_ctrl_i_FrameType_1_297,
      I3 => pg_ctrl_i_FrameType_2_296,
      O => data_array0_10_and0000
    );
  done_v_mux00001 : LUT4
    generic map(
      INIT => X"F531"
    )
    port map (
      I0 => pg_ctrl_i_Trig_42,
      I1 => data_frame_eof_59,
      I2 => data_fip_54,
      I3 => done_v_50,
      O => done_v_mux0000
    );
  data_array0_19_mux0000_9_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_9_77,
      I3 => data_array0_20_9_326,
      O => data_array0_19_mux0000_9_Q
    );
  data_array0_19_mux0000_8_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_8_78,
      I3 => data_array0_20_8_325,
      O => data_array0_19_mux0000_8_Q
    );
  data_array0_19_mux0000_6_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_6_80,
      I3 => data_array0_20_6_327,
      O => data_array0_19_mux0000_6_Q
    );
  data_array0_19_mux0000_5_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_5_81,
      I3 => data_array0_20_5_328,
      O => data_array0_19_mux0000_5_Q
    );
  data_array0_19_mux0000_4_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_4_82,
      I3 => data_array0_20_4_324,
      O => data_array0_19_mux0000_4_Q
    );
  data_array0_19_mux0000_2_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_2_84,
      I3 => data_array0_20_2_330,
      O => data_array0_19_mux0000_2_Q
    );
  data_array0_19_mux0000_20_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_20_66,
      I3 => control_eof(46),
      O => data_array0_19_mux0000_20_Q
    );
  data_array0_19_mux0000_1_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_1_85,
      I3 => control_eof(46),
      O => data_array0_19_mux0000_1_Q
    );
  data_array0_19_mux0000_13_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_13_73,
      I3 => data_array0_20_8_325,
      O => data_array0_19_mux0000_13_Q
    );
  data_array0_19_mux0000_0_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_0_86,
      I3 => data_array0_20_0_331,
      O => data_array0_19_mux0000_0_Q
    );
  data_array0_18_mux0000_9_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_9_77,
      I3 => data_array0_19_9_314,
      O => data_array0_18_mux0000_9_Q
    );
  data_array0_18_mux0000_8_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_8_78,
      I3 => data_array0_19_8_315,
      O => data_array0_18_mux0000_8_Q
    );
  data_array0_18_mux0000_7_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_7_79,
      I3 => data_array0_19_7_316,
      O => data_array0_18_mux0000_7_Q
    );
  data_array0_18_mux0000_6_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_6_80,
      I3 => data_array0_19_6_317,
      O => data_array0_18_mux0000_6_Q
    );
  data_array0_18_mux0000_5_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_5_81,
      I3 => data_array0_19_5_318,
      O => data_array0_18_mux0000_5_Q
    );
  data_array0_18_mux0000_4_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_4_82,
      I3 => data_array0_19_4_319,
      O => data_array0_18_mux0000_4_Q
    );
  data_array0_18_mux0000_3_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_3_83,
      I3 => data_array0_19_3_320,
      O => data_array0_18_mux0000_3_Q
    );
  data_array0_18_mux0000_2_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_2_84,
      I3 => data_array0_19_2_321,
      O => data_array0_18_mux0000_2_Q
    );
  data_array0_18_mux0000_23_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_23_63,
      I3 => data_array0_19_23_300,
      O => data_array0_18_mux0000_23_Q
    );
  data_array0_18_mux0000_22_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_22_64,
      I3 => data_array0_19_22_301,
      O => data_array0_18_mux0000_22_Q
    );
  data_array0_18_mux0000_21_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_21_65,
      I3 => data_array0_19_21_302,
      O => data_array0_18_mux0000_21_Q
    );
  data_array0_18_mux0000_20_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_20_66,
      I3 => data_array0_19_20_303,
      O => data_array0_18_mux0000_20_Q
    );
  data_array0_18_mux0000_1_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_1_85,
      I3 => data_array0_19_1_322,
      O => data_array0_18_mux0000_1_Q
    );
  data_array0_18_mux0000_19_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_19_67,
      I3 => data_array0_19_19_304,
      O => data_array0_18_mux0000_19_Q
    );
  data_array0_18_mux0000_18_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_18_68,
      I3 => data_array0_19_18_305,
      O => data_array0_18_mux0000_18_Q
    );
  data_array0_18_mux0000_17_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_17_69,
      I3 => data_array0_19_17_306,
      O => data_array0_18_mux0000_17_Q
    );
  data_array0_18_mux0000_16_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_16_70,
      I3 => data_array0_19_16_307,
      O => data_array0_18_mux0000_16_Q
    );
  data_array0_18_mux0000_15_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_15_71,
      I3 => data_array0_19_15_308,
      O => data_array0_18_mux0000_15_Q
    );
  data_array0_18_mux0000_14_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_14_72,
      I3 => data_array0_19_14_309,
      O => data_array0_18_mux0000_14_Q
    );
  data_array0_18_mux0000_13_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_13_73,
      I3 => data_array0_19_13_310,
      O => data_array0_18_mux0000_13_Q
    );
  data_array0_18_mux0000_12_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_12_74,
      I3 => data_array0_19_12_311,
      O => data_array0_18_mux0000_12_Q
    );
  data_array0_18_mux0000_11_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_11_75,
      I3 => data_array0_19_11_312,
      O => data_array0_18_mux0000_11_Q
    );
  data_array0_18_mux0000_10_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_10_76,
      I3 => data_array0_19_10_313,
      O => data_array0_18_mux0000_10_Q
    );
  data_array0_18_mux0000_0_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_0_86,
      I3 => data_array0_19_0_323,
      O => data_array0_18_mux0000_0_Q
    );
  data_array0_17_mux0000_9_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => Acq_Number(9),
      I3 => data_array0_18_9_283,
      O => data_array0_17_mux0000_9_Q
    );
  data_array0_17_mux0000_8_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => Acq_Number(8),
      I3 => data_array0_18_8_284,
      O => data_array0_17_mux0000_8_Q
    );
  data_array0_17_mux0000_7_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => Acq_Number(7),
      I3 => data_array0_18_7_285,
      O => data_array0_17_mux0000_7_Q
    );
  data_array0_17_mux0000_6_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => Acq_Number(6),
      I3 => data_array0_18_6_286,
      O => data_array0_17_mux0000_6_Q
    );
  data_array0_17_mux0000_5_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => Acq_Number(5),
      I3 => data_array0_18_5_287,
      O => data_array0_17_mux0000_5_Q
    );
  data_array0_17_mux0000_4_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => Acq_Number(4),
      I3 => data_array0_18_4_288,
      O => data_array0_17_mux0000_4_Q
    );
  data_array0_17_mux0000_3_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => Acq_Number(3),
      I3 => data_array0_18_3_289,
      O => data_array0_17_mux0000_3_Q
    );
  data_array0_17_mux0000_2_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => Acq_Number(2),
      I3 => data_array0_18_2_290,
      O => data_array0_17_mux0000_2_Q
    );
  data_array0_17_mux0000_22_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => Acq_Number(22),
      I3 => data_array0_18_22_270,
      O => data_array0_17_mux0000_22_Q
    );
  data_array0_17_mux0000_21_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => Acq_Number(21),
      I3 => data_array0_18_21_271,
      O => data_array0_17_mux0000_21_Q
    );
  data_array0_17_mux0000_20_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => Acq_Number(20),
      I3 => data_array0_18_20_272,
      O => data_array0_17_mux0000_20_Q
    );
  data_array0_17_mux0000_1_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => Acq_Number(1),
      I3 => data_array0_18_1_291,
      O => data_array0_17_mux0000_1_Q
    );
  data_array0_17_mux0000_19_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => Acq_Number(19),
      I3 => data_array0_18_19_273,
      O => data_array0_17_mux0000_19_Q
    );
  data_array0_17_mux0000_18_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => Acq_Number(18),
      I3 => data_array0_18_18_274,
      O => data_array0_17_mux0000_18_Q
    );
  data_array0_17_mux0000_17_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => Acq_Number(17),
      I3 => data_array0_18_17_275,
      O => data_array0_17_mux0000_17_Q
    );
  data_array0_17_mux0000_16_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => Acq_Number(16),
      I3 => data_array0_18_16_276,
      O => data_array0_17_mux0000_16_Q
    );
  data_array0_17_mux0000_15_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => Acq_Number(15),
      I3 => data_array0_18_15_277,
      O => data_array0_17_mux0000_15_Q
    );
  data_array0_17_mux0000_14_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => Acq_Number(14),
      I3 => data_array0_18_14_278,
      O => data_array0_17_mux0000_14_Q
    );
  data_array0_17_mux0000_13_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => Acq_Number(13),
      I3 => data_array0_18_13_279,
      O => data_array0_17_mux0000_13_Q
    );
  data_array0_17_mux0000_12_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => Acq_Number(12),
      I3 => data_array0_18_12_280,
      O => data_array0_17_mux0000_12_Q
    );
  data_array0_17_mux0000_11_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => Acq_Number(11),
      I3 => data_array0_18_11_281,
      O => data_array0_17_mux0000_11_Q
    );
  data_array0_17_mux0000_10_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => Acq_Number(10),
      I3 => data_array0_18_10_282,
      O => data_array0_17_mux0000_10_Q
    );
  data_array0_17_mux0000_0_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => Acq_Number(0),
      I3 => data_array0_18_0_292,
      O => data_array0_17_mux0000_0_Q
    );
  Mmux_data_array_17_mux0000201 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => dummy_configs_52,
      I3 => data_array_18_0_740,
      O => data_array_17_mux0000_27_Q
    );
  Mmux_data_array_16_mux0000251 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => dummy_configs_52,
      I3 => data_array_17_0_742,
      O => data_array_16_mux0000_31_Q
    );
  Mmux_data_array_14_mux0000251 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => dummy_configs_52,
      I3 => data_array_15_0_739,
      O => data_array_14_mux0000_31_Q
    );
  Mmux_data_array_14_mux0000221 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => dummy_configs_52,
      I3 => data_array_17_4_738,
      O => data_array_14_mux0000_29_Q
    );
  Mmux_data_array_13_mux0000221 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => dummy_configs_52,
      I3 => data_array_14_2_735,
      O => data_array_13_mux0000_29_Q
    );
  Mmux_data_array_12_mux0000251 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => dummy_configs_52,
      I3 => data_array_13_0_733,
      O => data_array_12_mux0000(31)
    );
  Mmux_data_array_12_mux0000241 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => dummy_configs_52,
      I3 => data_array_15_4_732,
      O => data_array_12_mux0000(30)
    );
  Mmux_data_array_12_mux0000211 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => dummy_configs_52,
      I3 => data_array_13_2_731,
      O => data_array_12_mux0000(28)
    );
  Mmux_data_array_11_mux0000241 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => dummy_configs_52,
      I3 => data_array_12_1_728,
      O => data_array_11_mux0000(30)
    );
  Mmux_data_array_11_mux0000211 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => dummy_configs_52,
      I3 => data_array_12_3_726,
      O => data_array_11_mux0000(28)
    );
  data_frame_dat_14_mux000251 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => data_frame_dat_12_mux0000,
      I1 => N145,
      I2 => data_frame_dat_0_or0004,
      I3 => N4383,
      O => data_frame_dat_14_mux0002_map14
    );
  data_frame_dat_31_mux000115 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => use_ext_input,
      I1 => N661,
      I2 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I3 => RX_LL_MOSI_DATA(31),
      O => data_frame_dat_31_mux0001_map6
    );
  data_frame_dat_0_not00011 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => TX_LL_MOSI_SOF_or0000_inv,
      I1 => N149,
      I2 => N4411,
      I3 => done_v_or0010,
      O => data_frame_dat_0_not0001
    );
  Acq_Number_mux0000_0_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Acq_Number(0),
      I1 => N147,
      I2 => N6,
      O => Acq_Number_mux0000(0)
    );
  config_eof_10_mux0000 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => data_array_1_and0000,
      I1 => pg_ctrl_i_FrameType_0_298,
      I2 => N11,
      I3 => N1891,
      O => config_eof_10_mux0000_62
    );
  Mmux_data_array0_2_mux00001121 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => N262,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      I3 => N172,
      O => N1132
    );
  control_eof_3_mux00002 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => N842,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      I3 => N601,
      O => N1202
    );
  ctrl_frame_dat_mux0000_30_3 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_5_295,
      I1 => pg_ctrl_i_FrameType_6_294,
      I2 => pg_ctrl_i_FrameType_0_298,
      I3 => N996,
      O => N791
    );
  ctrl_fip_mux00001 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => data_array0_1_and0000,
      I1 => ctrl_fip_61,
      I2 => pg_ctrl_i_Trig_42,
      I3 => N251,
      O => ctrl_fip_mux0000
    );
  config_frame_sof_mux00001 : LUT4
    generic map(
      INIT => X"0C08"
    )
    port map (
      I0 => config_sof_51,
      I1 => pg_ctrl_i_Trig_42,
      I2 => conf_fip_56,
      I3 => data_array_1_and0000,
      O => config_frame_sof_mux0000
    );
  data_fip_not00011 : LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => TX_LL_MISO_BUSY,
      I1 => TX_LL_MISO_AFULL,
      I2 => data_fip_54,
      I3 => N209,
      O => data_fip_not0001
    );
  data_frame_dval_mux00061 : LUT4
    generic map(
      INIT => X"AAEA"
    )
    port map (
      I0 => done_v_or0010,
      I1 => Mcompar_done_v_cmp_lt0000_cy(15),
      I2 => N191,
      I3 => data_frame_eof_59,
      O => data_frame_dval_mux0006
    );
  Mmux_data_array0_8_mux00009 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_9_17_608,
      I1 => ctrl_fip_61,
      I2 => pg_ctrl_i_Trig_42,
      I3 => N1893,
      O => data_array0_8_mux0000_17_Q
    );
  Mmux_data_array0_8_mux00007 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_9_15_610,
      I1 => ctrl_fip_61,
      I2 => pg_ctrl_i_Trig_42,
      I3 => N1895,
      O => data_array0_8_mux0000_15_Q
    );
  Mmux_data_array0_8_mux00006 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_9_14_611,
      I1 => ctrl_fip_61,
      I2 => pg_ctrl_i_Trig_42,
      I3 => N1897,
      O => data_array0_8_mux0000_14_Q
    );
  Mmux_data_array0_8_mux00005 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_9_13_612,
      I1 => ctrl_fip_61,
      I2 => pg_ctrl_i_Trig_42,
      I3 => N1899,
      O => data_array0_8_mux0000_13_Q
    );
  Mmux_data_array0_8_mux000031 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_9_8_617,
      I1 => ctrl_fip_61,
      I2 => pg_ctrl_i_Trig_42,
      I3 => N1901,
      O => data_array0_8_mux0000_8_Q
    );
  Mmux_data_array0_8_mux000030 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_9_7_618,
      I1 => ctrl_fip_61,
      I2 => pg_ctrl_i_Trig_42,
      I3 => N1903,
      O => data_array0_8_mux0000_7_Q
    );
  Mmux_data_array0_8_mux00003 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_9_11_614,
      I1 => ctrl_fip_61,
      I2 => pg_ctrl_i_Trig_42,
      I3 => N1905,
      O => data_array0_8_mux0000_11_Q
    );
  Mmux_data_array0_8_mux000029 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_9_6_619,
      I1 => ctrl_fip_61,
      I2 => pg_ctrl_i_Trig_42,
      I3 => N1907,
      O => data_array0_8_mux0000_6_Q
    );
  Mmux_data_array0_8_mux000026 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_9_3_622,
      I1 => ctrl_fip_61,
      I2 => pg_ctrl_i_Trig_42,
      I3 => N1909,
      O => data_array0_8_mux0000_3_Q
    );
  Mmux_data_array0_8_mux00002 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_9_10_615,
      I1 => ctrl_fip_61,
      I2 => pg_ctrl_i_Trig_42,
      I3 => N1911,
      O => data_array0_8_mux0000_10_Q
    );
  Mmux_data_array0_8_mux000014 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_9_21_604,
      I1 => ctrl_fip_61,
      I2 => pg_ctrl_i_Trig_42,
      I3 => N1913,
      O => data_array0_8_mux0000_21_Q
    );
  Mmux_data_array0_8_mux000013 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_9_20_605,
      I1 => ctrl_fip_61,
      I2 => pg_ctrl_i_Trig_42,
      I3 => N1915,
      O => data_array0_8_mux0000_20_Q
    );
  Mmux_data_array0_8_mux000012 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_9_1_624,
      I1 => ctrl_fip_61,
      I2 => pg_ctrl_i_Trig_42,
      I3 => N1917,
      O => data_array0_8_mux0000_1_Q
    );
  Mmux_data_array0_8_mux00001 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_9_0_625,
      I1 => ctrl_fip_61,
      I2 => pg_ctrl_i_Trig_42,
      I3 => N1919,
      O => data_array0_8_mux0000_0_Q
    );
  TagCnt_not000221 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => TX_LL_MISO_AFULL,
      I1 => TX_LL_MISO_BUSY,
      I2 => data_fip_54,
      I3 => N4367,
      O => N551
    );
  Mmux_data_array0_7_mux0000232 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_8_2_592,
      I1 => ctrl_fip_61,
      I2 => pg_ctrl_i_Trig_42,
      I3 => N4374,
      O => Mmux_data_array0_7_mux000023_map1
    );
  ctrl_frame_dat_mux0000_27_7 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_298,
      I1 => pg_ctrl_i_FrameType_5_295,
      I2 => N168,
      I3 => pg_ctrl_i_FrameType_6_294,
      O => ctrl_frame_dat_mux0000_26_map4
    );
  Acq_Number_mux0000_0_12 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => pg_ctrl_i_Trig_or0000_48,
      I1 => pg_ctrl_i_FrameType_5_295,
      I2 => pg_ctrl_i_FrameType_6_294,
      O => Acq_Number_mux0000_0_1_map1
    );
  pg_ctrl_i_FrameType_mux0001_6_9 : LUT4
    generic map(
      INIT => X"4200"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_2_296,
      I1 => pg_ctrl_i_FrameType_0_298,
      I2 => pg_ctrl_i_FrameType_7_293,
      I3 => N1351,
      O => pg_ctrl_i_FrameType_mux0001_6_map3
    );
  Mmux_data_array0_4_mux0000265_SW1 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_297,
      I1 => pg_ctrl_i_FrameType_2_296,
      I2 => pg_ctrl_i_FrameType_7_293,
      I3 => pg_ctrl_i_FrameType_0_298,
      O => N4181
    );
  mux10322 : LUT4
    generic map(
      INIT => X"BA2A"
    )
    port map (
      I0 => data_array0_11_13_679,
      I1 => pg_ctrl_i_FrameType_7_293,
      I2 => data_array0_10_and0000,
      I3 => pg_ctrl_i_FrameType_0_298,
      O => mux103_map8
    );
  mux1012022 : LUT4
    generic map(
      INIT => X"BA2A"
    )
    port map (
      I0 => data_array0_11_8_684,
      I1 => pg_ctrl_i_FrameType_7_293,
      I2 => data_array0_10_and0000,
      I3 => pg_ctrl_i_FrameType_0_298,
      O => mux10120_map8
    );
  mux101122 : LUT4
    generic map(
      INIT => X"BA2A"
    )
    port map (
      I0 => data_array0_11_1_691,
      I1 => pg_ctrl_i_FrameType_7_293,
      I2 => data_array0_10_and0000,
      I3 => pg_ctrl_i_FrameType_0_298,
      O => mux1011_map8
    );
  control_eof_11_mux000022 : LUT4
    generic map(
      INIT => X"BA2A"
    )
    port map (
      I0 => control_eof(11),
      I1 => pg_ctrl_i_FrameType_7_293,
      I2 => data_array0_10_and0000,
      I3 => pg_ctrl_i_FrameType_0_298,
      O => control_eof_11_mux0000_map8
    );
  Mmux_data_array0_3_mux0000113_SW1 : LUT3
    generic map(
      INIT => X"1F"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_298,
      I1 => pg_ctrl_i_FrameType_2_296,
      I2 => pg_ctrl_i_FrameType_7_293,
      O => N4183
    );
  Mmux_data_array0_4_mux000030_SW1 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_5_7_492,
      I1 => ctrl_fip_61,
      I2 => pg_ctrl_i_Trig_42,
      I3 => N4372,
      O => N4185
    );
  Mmux_data_array0_4_mux000030 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => data_array0_4_7_460,
      I1 => N1162,
      I2 => N4185,
      I3 => N4385,
      O => data_array0_4_mux0000(7)
    );
  Mmux_data_array0_4_mux000026_SW1 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_5_3_496,
      I1 => ctrl_fip_61,
      I2 => pg_ctrl_i_Trig_42,
      I3 => N1181,
      O => N4187
    );
  Mmux_data_array0_4_mux000026 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => data_array0_4_3_464,
      I1 => N1162,
      I2 => N4187,
      I3 => N4386,
      O => data_array0_4_mux0000(3)
    );
  control_eof_2_mux00006_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(3),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N4189
    );
  Acq_Number_mux0000_0_3_SW1 : LUT4
    generic map(
      INIT => X"FEBF"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_297,
      I1 => pg_ctrl_i_FrameType_0_298,
      I2 => pg_ctrl_i_FrameType_7_293,
      I3 => pg_ctrl_i_FrameType_2_296,
      O => N4191
    );
  data_frame_dat_5_mux000341 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => pg_ctrl_i_DiagMode_1_769,
      I1 => pg_ctrl_i_DiagMode_2_768,
      I2 => pg_ctrl_i_DiagMode_3_767,
      I3 => N4382,
      O => N200
    );
  diag_cnt_mux0000_0_2 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => Mcompar_diag_cnt_cmp_lt0000_cy(4),
      I1 => diag_cnt_or0000_45,
      I2 => diag_cnt_or0001,
      I3 => N2140,
      O => N1411
    );
  pg_ctrl_i_Trig_mux000111 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => pg_ctrl_i_Trig_or0000_48,
      I1 => pg_ctrl_i_FrameType_5_295,
      I2 => Diag_State_FFd2_821,
      I3 => pg_ctrl_i_FrameType_6_294,
      O => N1012
    );
  Mmux_data_array0_5_mux00007 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_15_71,
      I1 => N1211,
      I2 => N1921,
      I3 => N189,
      O => data_array0_5_mux0000(15)
    );
  Mmux_data_array0_5_mux00006 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_14_72,
      I1 => N1211,
      I2 => N1923,
      I3 => N189,
      O => data_array0_5_mux0000(14)
    );
  Mmux_data_array0_5_mux00005 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_13_73,
      I1 => N1211,
      I2 => N1925,
      I3 => N189,
      O => data_array0_5_mux0000(13)
    );
  Mmux_data_array0_5_mux00004 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_12_74,
      I1 => N1211,
      I2 => N1927,
      I3 => N189,
      O => data_array0_5_mux0000(12)
    );
  Mmux_data_array0_5_mux000032 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_9_77,
      I1 => N1211,
      I2 => N1929,
      I3 => N189,
      O => data_array0_5_mux0000(9)
    );
  Mmux_data_array0_5_mux00003 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_11_75,
      I1 => N1211,
      I2 => N1931,
      I3 => N189,
      O => data_array0_5_mux0000(11)
    );
  Mmux_data_array0_5_mux000028 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_5_81,
      I1 => N1211,
      I2 => N1933,
      I3 => N189,
      O => data_array0_5_mux0000(5)
    );
  Mmux_data_array0_5_mux000027 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_4_82,
      I1 => N1211,
      I2 => N1935,
      I3 => N189,
      O => data_array0_5_mux0000(4)
    );
  Mmux_data_array0_5_mux00002 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_10_76,
      I1 => N1211,
      I2 => N1937,
      I3 => N189,
      O => data_array0_5_mux0000(10)
    );
  Mmux_data_array0_5_mux000015 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_22_64,
      I1 => N1211,
      I2 => N1939,
      I3 => N189,
      O => data_array0_5_mux0000(22)
    );
  Mmux_data_array0_5_mux000012 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_1_85,
      I1 => N1211,
      I2 => N1941,
      I3 => N189,
      O => data_array0_5_mux0000(1)
    );
  Mmux_data_array0_5_mux000010 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_18_68,
      I1 => N1211,
      I2 => N1943,
      I3 => N189,
      O => data_array0_5_mux0000(18)
    );
  Mmux_data_array0_5_mux00001 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_0_86,
      I1 => N1211,
      I2 => N1945,
      I3 => N189,
      O => data_array0_5_mux0000(0)
    );
  Mmux_data_array0_4_mux00003 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_11_75,
      I1 => N1211,
      I2 => N1947,
      I3 => N189,
      O => data_array0_4_mux0000(11)
    );
  Mmux_data_array0_4_mux000028 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_5_81,
      I1 => N1211,
      I2 => N1949,
      I3 => N189,
      O => data_array0_4_mux0000(5)
    );
  Mmux_data_array0_4_mux000011 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_19_67,
      I1 => N1211,
      I2 => N1951,
      I3 => N189,
      O => data_array0_4_mux0000(19)
    );
  Mmux_data_array0_4_mux000010 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_18_68,
      I1 => N1211,
      I2 => N1953,
      I3 => N189,
      O => data_array0_4_mux0000(18)
    );
  Mmux_data_array0_4_mux00001 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_0_86,
      I1 => N1211,
      I2 => N1955,
      I3 => N189,
      O => data_array0_4_mux0000(0)
    );
  Mmux_data_array0_10_mux00001131 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => data_array0_10_and0000,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      I3 => N1211,
      O => N1122
    );
  Acq_Number_mux0000_0_129 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_293,
      I1 => pg_ctrl_i_FrameType_1_297,
      I2 => N4196,
      O => Acq_Number_mux0000_0_1_map12
    );
  Diag_State_FFd2_In36 : LUT4
    generic map(
      INIT => X"0264"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_293,
      I1 => pg_ctrl_i_FrameType_2_296,
      I2 => pg_ctrl_i_FrameType_0_298,
      I3 => pg_ctrl_i_FrameType_1_297,
      O => Diag_State_FFd2_In_map13
    );
  data_frame_dat_26_mux000143_SW0 : LUT4
    generic map(
      INIT => X"BE02"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_2_296,
      I1 => pg_ctrl_i_FrameType_7_293,
      I2 => pg_ctrl_i_FrameType_0_298,
      I3 => data_frame_dat(26),
      O => N4198
    );
  data_frame_dat_26_mux000143 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_297,
      I1 => data_array0_1_and0000,
      I2 => N4198,
      I3 => data_frame_dat(26),
      O => data_frame_dat_26_mux0001_map12
    );
  pg_ctrl_i_Trig_or0000 : LUT4
    generic map(
      INIT => X"EE16"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_297,
      I1 => pg_ctrl_i_FrameType_7_293,
      I2 => pg_ctrl_i_FrameType_0_298,
      I3 => pg_ctrl_i_FrameType_2_296,
      O => pg_ctrl_i_Trig_or0000_48
    );
  Madd_YCnt_add0000_xor_9_1 : LUT4
    generic map(
      INIT => X"AAA6"
    )
    port map (
      I0 => YCnt(9),
      I1 => YCnt(7),
      I2 => N4200,
      I3 => N185,
      O => YCnt_add0000_9_Q
    );
  TagCnt_L_mux0000_6_Q : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => done_v_or0010,
      I1 => N4179,
      I2 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      O => TagCnt_L_mux0000(6)
    );
  config_frame_dat_mux0000_1_21 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_297,
      I1 => pg_ctrl_i_FrameType_7_293,
      I2 => N902,
      I3 => N11,
      O => conf_fip_mux0000
    );
  data_frame_dat_14_mux000211 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => data_frame_dat_0_cmp_eq0003,
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => use_ext_input,
      I3 => done_v_or0010,
      O => N203
    );
  TagCnt_not000260_SW1 : LUT4
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => TX_LL_MOSI_SOF_or0000_inv,
      I1 => data_frame_eof_59,
      I2 => Mcompar_done_v_cmp_lt0000_cy(15),
      I3 => N551,
      O => N4105
    );
  ZCnt_not00020 : LUT4
    generic map(
      INIT => X"C8CC"
    )
    port map (
      I0 => RX_LL_MOSI_DVAL,
      I1 => bip0_58,
      I2 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I3 => use_ext_input,
      O => ZCnt_not0002_map0
    );
  data_frame_dat_24_mux00015 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => ZCnt(0),
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => done_v_or0010,
      I3 => N4405,
      O => data_frame_dat_24_mux0001_map2
    );
  TagCnt_mux0000_3_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => done_v_or0010,
      I2 => nxt_TagCnt_mux0000(3),
      O => TagCnt_mux0000(3)
    );
  TagCnt_mux0000_2_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => done_v_or0010,
      I2 => nxt_TagCnt_mux0000(2),
      O => TagCnt_mux0000(2)
    );
  TagCnt_mux0000_1_1 : LUT4
    generic map(
      INIT => X"5D51"
    )
    port map (
      I0 => ODD_EVENn,
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => done_v_or0010,
      I3 => N16,
      O => TagCnt_mux0000(1)
    );
  TagCnt_mux0000_0_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => done_v_or0010,
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => TagCnt(0),
      I3 => ODD_EVENn,
      O => TagCnt_mux0000(0)
    );
  TagCnt_L_mux0000_1_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => done_v_or0010,
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => TagCnt_L(1),
      I3 => ODD_EVENn,
      O => TagCnt_L_mux0000(1)
    );
  TagCnt_L_mux0000_0_2 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => done_v_or0010,
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => TagCnt_L(0),
      I3 => ODD_EVENn,
      O => TagCnt_L_mux0000(0)
    );
  TagCnt_mux0000_4_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => done_v_or0010,
      I2 => nxt_TagCnt_mux0000(4),
      O => TagCnt_mux0000(4)
    );
  TagCnt_L_mux0000_5_Q : LUT4
    generic map(
      INIT => X"4004"
    )
    port map (
      I0 => done_v_or0010,
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => TagCnt_L(5),
      I3 => N127,
      O => TagCnt_L_mux0000(5)
    );
  TagCnt_L_mux0000_2_1 : LUT4
    generic map(
      INIT => X"515D"
    )
    port map (
      I0 => ODD_EVENn,
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => done_v_or0010,
      I3 => TagCnt_L(2),
      O => TagCnt_L_mux0000(2)
    );
  data_array0_19_mux0000_3_11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_20_3_329,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N1261
    );
  data_array0_19_mux0000_12_21 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(49),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_48_mux0000
    );
  data_array0_19_mux0000_11_11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(50),
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => control_eof_49_mux0000
    );
  TagCnt_mux0000_5_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => done_v_or0010,
      I2 => nxt_TagCnt_mux0000(5),
      O => TagCnt_mux0000(5)
    );
  XCnt_not000215 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => Mcompar_done_v_cmp_lt0000_cy(15),
      I1 => data_frame_eof_59,
      I2 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I3 => TX_LL_MOSI_SOF_or0000_inv,
      O => XCnt_not0002_map6
    );
  data_frame_dat_15_mux00028_SW0 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_297,
      I1 => pg_ctrl_i_FrameType_5_295,
      I2 => pg_ctrl_i_PayloadSize_15_751,
      I3 => pg_ctrl_i_FrameType_6_294,
      O => N4202
    );
  data_frame_dat_15_mux00028 : LUT4
    generic map(
      INIT => X"5100"
    )
    port map (
      I0 => N4202,
      I1 => N262,
      I2 => N1412,
      I3 => done_v_or0010,
      O => data_frame_dat_15_mux0002_map4
    );
  data_frame_dat_13_mux00028_SW0 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_297,
      I1 => pg_ctrl_i_FrameType_5_295,
      I2 => pg_ctrl_i_PayloadSize_13_753,
      I3 => pg_ctrl_i_FrameType_6_294,
      O => N4204
    );
  data_frame_dat_13_mux00028 : LUT4
    generic map(
      INIT => X"5100"
    )
    port map (
      I0 => N4204,
      I1 => N262,
      I2 => N1412,
      I3 => done_v_or0010,
      O => data_frame_dat_13_mux0002_map4
    );
  data_frame_dat_4_mux00038_SW0 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_297,
      I1 => pg_ctrl_i_FrameType_5_295,
      I2 => pg_ctrl_i_PayloadSize_4_762,
      I3 => pg_ctrl_i_FrameType_6_294,
      O => N4206
    );
  data_frame_dat_3_mux00038_SW0 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_297,
      I1 => pg_ctrl_i_FrameType_5_295,
      I2 => pg_ctrl_i_PayloadSize_3_763,
      I3 => pg_ctrl_i_FrameType_6_294,
      O => N4208
    );
  data_frame_dat_2_mux00038_SW0 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_297,
      I1 => pg_ctrl_i_FrameType_5_295,
      I2 => pg_ctrl_i_PayloadSize_2_764,
      I3 => pg_ctrl_i_FrameType_6_294,
      O => N4210
    );
  data_frame_dat_1_mux00038_SW0 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_297,
      I1 => pg_ctrl_i_FrameType_5_295,
      I2 => pg_ctrl_i_PayloadSize_1_765,
      I3 => pg_ctrl_i_FrameType_6_294,
      O => N4212
    );
  data_frame_dat_0_mux00038_SW0 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_297,
      I1 => pg_ctrl_i_FrameType_5_295,
      I2 => pg_ctrl_i_PayloadSize_0_766,
      I3 => pg_ctrl_i_FrameType_6_294,
      O => N4214
    );
  TagCnt_L_mux0000_3_1 : LUT4
    generic map(
      INIT => X"0220"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => done_v_or0010,
      I2 => TagCnt_L(3),
      I3 => TagCnt_L(2),
      O => TagCnt_L_mux0000(3)
    );
  config_frame_dat_mux0000_7_1 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => data_array_1_and0000,
      I1 => data_array_1_24_202,
      I2 => N11,
      I3 => pg_ctrl_i_FrameType_0_298,
      O => config_frame_dat_mux0000_7_Q
    );
  data_array0_19_mux0000_7_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_7_79,
      I3 => data_array0_20_3_329,
      O => data_array0_19_mux0000_7_Q
    );
  data_array0_19_mux0000_3_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_3_83,
      I3 => data_array0_20_3_329,
      O => data_array0_19_mux0000_3_Q
    );
  data_array0_19_mux0000_23_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_23_63,
      I3 => control_eof(49),
      O => data_array0_19_mux0000_23_Q
    );
  data_array0_19_mux0000_22_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_22_64,
      I3 => control_eof(49),
      O => data_array0_19_mux0000_22_Q
    );
  data_array0_19_mux0000_19_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_19_67,
      I3 => control_eof(49),
      O => data_array0_19_mux0000_19_Q
    );
  data_array0_19_mux0000_18_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_18_68,
      I3 => control_eof(49),
      O => data_array0_19_mux0000_18_Q
    );
  data_array0_19_mux0000_16_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_16_70,
      I3 => control_eof(49),
      O => data_array0_19_mux0000_16_Q
    );
  data_array0_19_mux0000_15_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_15_71,
      I3 => control_eof(50),
      O => data_array0_19_mux0000_15_Q
    );
  data_array0_19_mux0000_12_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_12_74,
      I3 => control_eof(49),
      O => data_array0_19_mux0000_12_Q
    );
  data_array0_19_mux0000_11_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_ZSize_11_75,
      I3 => control_eof(50),
      O => data_array0_19_mux0000_11_Q
    );
  image_pause_cnt_mux0000_15_1 : LUT4
    generic map(
      INIT => X"0301"
    )
    port map (
      I0 => pg_ctrl_i_Trig_42,
      I1 => data_frame_eof_59,
      I2 => image_pause_cnt(0),
      I3 => data_fip_54,
      O => image_pause_cnt_mux0000(15)
    );
  TagCnt_mux0000_6_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => done_v_or0010,
      I2 => nxt_TagCnt_mux0000(6),
      O => TagCnt_mux0000(6)
    );
  TagCnt_mux0000_7_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => done_v_or0010,
      I2 => nxt_TagCnt_mux0000(7),
      O => TagCnt_mux0000(7)
    );
  XCnt_L_not0002 : LUT4
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => Mcompar_done_v_cmp_lt0000_cy(15),
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => N4165,
      I3 => N551,
      O => XCnt_L_not0002_46
    );
  TagCnt_L_mux0000_7_38 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => done_v_or0010,
      I2 => TagCnt_L_mux0000_7_map11,
      O => TagCnt_L_mux0000(7)
    );
  ctrl_frame_dat_mux0000_28_SW1 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => data_array0_1_and0000,
      I1 => N1211,
      I2 => pg_ctrl_i_FrameType_2_296,
      I3 => pg_ctrl_i_FrameType_1_297,
      O => N4220
    );
  ctrl_frame_dat_mux0000_28_Q : LUT4
    generic map(
      INIT => X"AFAC"
    )
    port map (
      I0 => data_array0_2_3_400,
      I1 => N4220,
      I2 => control_eof_12_not0001_map1,
      I3 => N1194,
      O => ctrl_frame_dat_mux0000(28)
    );
  Mmux_data_array0_2_mux00008 : LUT4
    generic map(
      INIT => X"AFAC"
    )
    port map (
      I0 => data_array0_3_16_419,
      I1 => N4220,
      I2 => control_eof_12_not0001_map1,
      I3 => N1237,
      O => data_array0_2_mux0000(16)
    );
  Mmux_data_array0_2_mux00007 : LUT4
    generic map(
      INIT => X"AFAC"
    )
    port map (
      I0 => data_array0_3_15_420,
      I1 => N4220,
      I2 => control_eof_12_not0001_map1,
      I3 => N1240,
      O => data_array0_2_mux0000(15)
    );
  Mmux_data_array0_2_mux00006 : LUT4
    generic map(
      INIT => X"AFAC"
    )
    port map (
      I0 => data_array0_3_14_421,
      I1 => N4220,
      I2 => control_eof_12_not0001_map1,
      I3 => N1243,
      O => data_array0_2_mux0000(14)
    );
  Mmux_data_array0_2_mux00005 : LUT4
    generic map(
      INIT => X"AFAC"
    )
    port map (
      I0 => data_array0_3_13_422,
      I1 => N4220,
      I2 => control_eof_12_not0001_map1,
      I3 => N1246,
      O => data_array0_2_mux0000(13)
    );
  Mmux_data_array0_2_mux000010 : LUT4
    generic map(
      INIT => X"AFAC"
    )
    port map (
      I0 => data_array0_3_18_417,
      I1 => N4220,
      I2 => control_eof_12_not0001_map1,
      I3 => N1249,
      O => data_array0_2_mux0000(18)
    );
  data_frame_drem_not00021_G : LUT4
    generic map(
      INIT => X"A8FD"
    )
    port map (
      I0 => use_ext_input,
      I1 => RX_LL_MOSI_DVAL,
      I2 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I3 => Mcompar_ZCnt_cmp_gt0000_cy(23),
      O => N4112
    );
  data_frame_dat_25_mux000143 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => use_ext_input,
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => done_v_or0010,
      I3 => RX_LL_MOSI_DATA(25),
      O => data_frame_dat_25_mux0001_map11
    );
  bip0_not00011 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => TX_LL_MISO_BUSY,
      I1 => TX_LL_MISO_AFULL,
      I2 => done_v_or0010,
      O => bip0_not0001
    );
  ctrl_frame_dat_mux0000_6_36 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_frame_dat_mux0000_6_map7,
      I3 => data_array0_2_25_378,
      O => ctrl_frame_dat_mux0000(6)
    );
  ctrl_frame_dat_mux0000_27_21 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_2_4_399,
      I1 => ctrl_fip_61,
      I2 => pg_ctrl_i_Trig_42,
      I3 => ctrl_frame_dat_mux0000_27_map7,
      O => ctrl_frame_dat_mux0000(27)
    );
  ctrl_frame_dat_mux0000_26_21 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_2_5_398,
      I1 => ctrl_fip_61,
      I2 => pg_ctrl_i_Trig_42,
      I3 => ctrl_frame_dat_mux0000_26_map7,
      O => ctrl_frame_dat_mux0000(26)
    );
  mux10338 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => mux103_map8,
      I3 => data_array0_12_13_706,
      O => data_array0_11_mux0000_13_Q
    );
  mux1012038 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => mux10120_map8,
      I3 => data_array0_12_8_711,
      O => data_array0_11_mux0000_8_Q
    );
  mux101138 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => mux1011_map8,
      I3 => data_array0_12_1_718,
      O => data_array0_11_mux0000_1_Q
    );
  control_eof_11_mux000038 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => control_eof_11_mux0000_map8,
      I3 => control_eof(12),
      O => control_eof_11_mux0000
    );
  data_frame_dat_26_mux000172 : LUT4
    generic map(
      INIT => X"F088"
    )
    port map (
      I0 => ZCnt(2),
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => data_frame_dat_26_mux0001_map12,
      I3 => done_v_or0010,
      O => data_frame_dat_26_mux0001_map16
    );
  image_pause_cnt_mux0000_0_1 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => pg_ctrl_i_Trig_42,
      I1 => image_pause_cnt_addsub0000(15),
      I2 => data_frame_eof_59,
      I3 => data_fip_54,
      O => image_pause_cnt_mux0000(0)
    );
  image_pause_cnt_mux0000_1_1 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => pg_ctrl_i_Trig_42,
      I1 => image_pause_cnt_addsub0000(14),
      I2 => data_frame_eof_59,
      I3 => data_fip_54,
      O => image_pause_cnt_mux0000(1)
    );
  image_pause_cnt_mux0000_2_1 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => pg_ctrl_i_Trig_42,
      I1 => image_pause_cnt_addsub0000(13),
      I2 => data_frame_eof_59,
      I3 => data_fip_54,
      O => image_pause_cnt_mux0000(2)
    );
  image_pause_cnt_mux0000_3_1 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => pg_ctrl_i_Trig_42,
      I1 => image_pause_cnt_addsub0000(12),
      I2 => data_frame_eof_59,
      I3 => data_fip_54,
      O => image_pause_cnt_mux0000(3)
    );
  image_pause_cnt_mux0000_4_1 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => pg_ctrl_i_Trig_42,
      I1 => image_pause_cnt_addsub0000(11),
      I2 => data_frame_eof_59,
      I3 => data_fip_54,
      O => image_pause_cnt_mux0000(4)
    );
  image_pause_cnt_mux0000_5_1 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => pg_ctrl_i_Trig_42,
      I1 => image_pause_cnt_addsub0000(10),
      I2 => data_frame_eof_59,
      I3 => data_fip_54,
      O => image_pause_cnt_mux0000(5)
    );
  image_pause_cnt_mux0000_6_1 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => pg_ctrl_i_Trig_42,
      I1 => image_pause_cnt_addsub0000(9),
      I2 => data_frame_eof_59,
      I3 => data_fip_54,
      O => image_pause_cnt_mux0000(6)
    );
  image_pause_cnt_mux0000_7_1 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => pg_ctrl_i_Trig_42,
      I1 => image_pause_cnt_addsub0000(8),
      I2 => data_frame_eof_59,
      I3 => data_fip_54,
      O => image_pause_cnt_mux0000(7)
    );
  image_pause_cnt_mux0000_8_1 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => pg_ctrl_i_Trig_42,
      I1 => image_pause_cnt_addsub0000(7),
      I2 => data_frame_eof_59,
      I3 => data_fip_54,
      O => image_pause_cnt_mux0000(8)
    );
  image_pause_cnt_mux0000_9_1 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => pg_ctrl_i_Trig_42,
      I1 => image_pause_cnt_addsub0000(6),
      I2 => data_frame_eof_59,
      I3 => data_fip_54,
      O => image_pause_cnt_mux0000(9)
    );
  image_pause_cnt_mux0000_10_1 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => pg_ctrl_i_Trig_42,
      I1 => image_pause_cnt_addsub0000(5),
      I2 => data_frame_eof_59,
      I3 => data_fip_54,
      O => image_pause_cnt_mux0000(10)
    );
  image_pause_cnt_mux0000_11_1 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => pg_ctrl_i_Trig_42,
      I1 => image_pause_cnt_addsub0000(4),
      I2 => data_frame_eof_59,
      I3 => data_fip_54,
      O => image_pause_cnt_mux0000(11)
    );
  image_pause_cnt_mux0000_12_1 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => pg_ctrl_i_Trig_42,
      I1 => image_pause_cnt_addsub0000(3),
      I2 => data_frame_eof_59,
      I3 => data_fip_54,
      O => image_pause_cnt_mux0000(12)
    );
  image_pause_cnt_mux0000_13_1 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => pg_ctrl_i_Trig_42,
      I1 => image_pause_cnt_addsub0000(2),
      I2 => data_frame_eof_59,
      I3 => data_fip_54,
      O => image_pause_cnt_mux0000(13)
    );
  image_pause_cnt_mux0000_14_1 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => pg_ctrl_i_Trig_42,
      I1 => image_pause_cnt_addsub0000(1),
      I2 => data_frame_eof_59,
      I3 => data_fip_54,
      O => image_pause_cnt_mux0000(14)
    );
  Mmux_data_array0_7_mux000028 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => N761,
      I1 => N1162,
      I2 => data_array0_7_5_558,
      I3 => N4232,
      O => data_array0_7_mux0000(5)
    );
  Mmux_data_array0_7_mux000027 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => N761,
      I1 => N1162,
      I2 => data_array0_7_4_559,
      I3 => N4234,
      O => data_array0_7_mux0000(4)
    );
  Mmux_data_array0_7_mux000014 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => N761,
      I1 => N1162,
      I2 => data_array0_7_21_542,
      I3 => N4236,
      O => data_array0_7_mux0000(21)
    );
  Mmux_data_array0_7_mux000011 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => N761,
      I1 => N1162,
      I2 => data_array0_7_19_544,
      I3 => N4238,
      O => data_array0_7_mux0000(19)
    );
  Mmux_data_array0_7_mux000010 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => N761,
      I1 => N1162,
      I2 => data_array0_7_18_545,
      I3 => N4240,
      O => data_array0_7_mux0000(18)
    );
  Mmux_data_array0_6_mux000026 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => N761,
      I1 => N1162,
      I2 => data_array0_6_3_528,
      I3 => N4242,
      O => data_array0_6_mux0000(3)
    );
  Mmux_data_array0_5_mux000030_SW1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_6_7_524,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N4244
    );
  Mmux_data_array0_5_mux000030 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_5_7_492,
      I1 => N4244,
      I2 => N1101,
      I3 => N132,
      O => data_array0_5_mux0000(7)
    );
  Mmux_data_array0_5_mux000026_SW1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_6_3_528,
      I1 => pg_ctrl_i_Trig_42,
      I2 => ctrl_fip_61,
      O => N4246
    );
  Mmux_data_array0_5_mux000026 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_5_3_496,
      I1 => N4246,
      I2 => N1101,
      I3 => N133,
      O => data_array0_5_mux0000(3)
    );
  ZCnt_mux0002_23_SW2 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => ZCnt(0),
      I1 => use_ext_input,
      I2 => bip0_58,
      I3 => RX_LL_MOSI_EOF,
      O => N4248
    );
  ZCnt_mux0002_23_SW3 : LUT4
    generic map(
      INIT => X"CCB3"
    )
    port map (
      I0 => use_ext_input,
      I1 => bip0_58,
      I2 => RX_LL_MOSI_EOF,
      I3 => ZCnt(0),
      O => N4249
    );
  ZCnt_mux0002_23_Q : LUT4
    generic map(
      INIT => X"FBEA"
    )
    port map (
      I0 => done_v_or0010,
      I1 => Mcompar_ZCnt_cmp_gt0000_cy(23),
      I2 => N4249,
      I3 => N4248,
      O => ZCnt_mux0002(23)
    );
  TagCnt_L_mux0000_6_SW2_SW0 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => TagCnt_L(2),
      I1 => TagCnt_L(5),
      O => N4251
    );
  TagCnt_L_mux0000_6_SW2 : LUT4
    generic map(
      INIT => X"6555"
    )
    port map (
      I0 => TagCnt_L(6),
      I1 => N4251,
      I2 => TagCnt_L(4),
      I3 => TagCnt_L(3),
      O => N4179
    );
  image_pause_cnt_not00021 : LUT4
    generic map(
      INIT => X"0301"
    )
    port map (
      I0 => Mcompar_done_v_cmp_lt0000_cy(15),
      I1 => TX_LL_MISO_BUSY,
      I2 => TX_LL_MISO_AFULL,
      I3 => N4390,
      O => image_pause_cnt_not0002
    );
  data_frame_dat_14_mux000227_SW0 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => use_ext_input,
      I2 => RX_LL_MOSI_DATA(14),
      I3 => done_v_or0010,
      O => N4253
    );
  Mmux_data_array0_4_mux00006 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => N1858,
      I1 => N761,
      I2 => N1181,
      I3 => N4255,
      O => data_array0_4_mux0000(14)
    );
  config_frame_dat_mux0000_2_SW0 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_2_296,
      I1 => pg_ctrl_i_FrameType_7_293,
      I2 => pg_ctrl_i_FrameType_5_295,
      I3 => pg_ctrl_i_FrameType_1_297,
      O => N4257
    );
  config_frame_dat_mux0000_2_Q : LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => N11,
      I1 => pg_ctrl_i_FrameType_6_294,
      I2 => N4257,
      I3 => data_array_1_29_201,
      O => config_frame_dat_mux0000_2_Q_788
    );
  config_frame_dat_mux0000_1_Q : LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => N11,
      I1 => pg_ctrl_i_FrameType_6_294,
      I2 => N4257,
      I3 => data_array_1_30_200,
      O => config_frame_dat_mux0000_1_Q_787
    );
  data_frame_dat_5_mux000331_SW0 : LUT4
    generic map(
      INIT => X"FEBE"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_297,
      I1 => pg_ctrl_i_FrameType_0_298,
      I2 => pg_ctrl_i_FrameType_7_293,
      I3 => pg_ctrl_i_FrameType_2_296,
      O => N4261
    );
  data_frame_dat_5_mux000331 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_5_295,
      I1 => pg_ctrl_i_FrameType_6_294,
      I2 => N4261,
      I3 => done_v_or0010,
      O => N192
    );
  control_eof_1_mux000016 : MUXF5
    port map (
      I0 => N4263,
      I1 => N4264,
      S => N601,
      O => control_eof_1_mux0000
    );
  control_eof_1_mux000016_F : LUT4
    generic map(
      INIT => X"CCA0"
    )
    port map (
      I0 => control_eof(1),
      I1 => control_eof(2),
      I2 => control_eof_1_mux0000_map2,
      I3 => control_eof_12_not0001_map1,
      O => N4263
    );
  pg_ctrl_i_FrameType_mux0001_5_72 : MUXF5
    port map (
      I0 => N4265,
      I1 => N4266,
      S => Diag_State_FFd1_822,
      O => pg_ctrl_i_FrameType_mux0001_5_map21
    );
  pg_ctrl_i_FrameType_mux0001_5_72_F : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => PG_CTRL_Trig,
      I1 => N541,
      I2 => Diag_State_FFd2_821,
      O => N4265
    );
  pg_ctrl_i_FrameType_mux0001_5_72_G : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_mux0001_5_map12,
      I1 => Acq_Number_or0001,
      I2 => data_array0_1_and0000,
      I3 => Diag_State_FFd2_821,
      O => N4266
    );
  pg_ctrl_i_FrameType_mux0001_7_52 : MUXF5
    port map (
      I0 => N4267,
      I1 => N4268,
      S => Diag_State_FFd1_822,
      O => pg_ctrl_i_FrameType_mux0001_7_map15
    );
  pg_ctrl_i_FrameType_mux0001_7_52_F : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => PG_CTRL_Trig,
      I1 => N541,
      I2 => Diag_State_FFd2_821,
      O => N4267
    );
  pg_ctrl_i_FrameType_mux0001_7_52_G : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => Acq_Number_or0001,
      I1 => N130,
      I2 => Diag_State_FFd2_821,
      O => N4268
    );
  XCnt_L_mux0001_9_25 : MUXF5
    port map (
      I0 => N4269,
      I1 => N4270,
      S => XCnt_L(9),
      O => XCnt_L_mux0001(9)
    );
  XCnt_L_mux0001_9_25_F : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => XCnt_L(8),
      I1 => XCnt_L(7),
      I2 => N932,
      O => N4269
    );
  XCnt_L_mux0001_9_25_G : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => XCnt_L(8),
      I1 => Mcompar_XCnt_cmp_gt0000_cy(9),
      I2 => done_v_or0010,
      I3 => N01,
      O => N4270
    );
  data_frame_dat_9_mux00021 : MUXF5
    port map (
      I0 => N4271,
      I1 => N4272,
      S => done_v_or0010,
      O => N7
    );
  data_frame_dat_9_mux00021_F : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => data_frame_dat_0_or0005,
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => use_ext_input,
      O => N4271
    );
  data_frame_dat_9_mux00021_G : LUT4
    generic map(
      INIT => X"FF5D"
    )
    port map (
      I0 => data_array0_1_and0000,
      I1 => N262,
      I2 => N1412,
      I3 => pg_ctrl_i_FrameType_1_297,
      O => N4272
    );
  data_frame_dat_24_mux00011 : MUXF5
    port map (
      I0 => N4273,
      I1 => N4274,
      S => done_v_or0010,
      O => N291
    );
  data_frame_dat_24_mux00011_F : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => use_ext_input,
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => data_frame_dat_0_or0005,
      O => N4273
    );
  data_frame_dat_24_mux00011_G : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_297,
      I1 => pg_ctrl_i_FrameType_0_298,
      I2 => data_array0_1_and0000,
      I3 => pg_ctrl_i_FrameType_7_293,
      O => N4274
    );
  TX_LL_MOSI_SOF_mux0001 : MUXF5
    port map (
      I0 => N4275,
      I1 => N4276,
      S => ctrl_fip_61,
      O => TX_LL_MOSI_SOF_mux0001_49
    );
  TX_LL_MOSI_SOF_mux0001_F : LUT4
    generic map(
      INIT => X"6420"
    )
    port map (
      I0 => data_fip_54,
      I1 => conf_fip_56,
      I2 => data_frame_sof_43,
      I3 => config_sof_51,
      O => N4275
    );
  TX_LL_MOSI_SOF_mux0001_G : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => conf_fip_56,
      I1 => data_fip_54,
      I2 => control_sof_41,
      O => N4276
    );
  TX_LL_MOSI_EOF_mux0001 : MUXF5
    port map (
      I0 => N4277,
      I1 => N4278,
      S => ctrl_fip_61,
      O => TX_LL_MOSI_EOF_mux0001_53
    );
  TX_LL_MOSI_EOF_mux0001_F : LUT4
    generic map(
      INIT => X"6420"
    )
    port map (
      I0 => data_fip_54,
      I1 => conf_fip_56,
      I2 => data_frame_eof_59,
      I3 => config_eof(1),
      O => N4277
    );
  TX_LL_MOSI_EOF_mux0001_G : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => conf_fip_56,
      I1 => data_fip_54,
      I2 => control_eof(1),
      O => N4278
    );
  TX_LL_MOSI_DATA_mux0001_4_Q : MUXF5
    port map (
      I0 => N4279,
      I1 => N4280,
      S => ctrl_fip_61,
      O => TX_LL_MOSI_DATA_mux0001(4)
    );
  TX_LL_MOSI_DATA_mux0001_4_F : LUT4
    generic map(
      INIT => X"6420"
    )
    port map (
      I0 => data_fip_54,
      I1 => conf_fip_56,
      I2 => data_frame_dat(4),
      I3 => data_array_1_4_203,
      O => N4279
    );
  TX_LL_MOSI_DATA_mux0001_4_G : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => conf_fip_56,
      I1 => data_fip_54,
      I2 => data_array0_1_4_195,
      O => N4280
    );
  TX_LL_MOSI_DATA_mux0001_3_Q : MUXF5
    port map (
      I0 => N4281,
      I1 => N4282,
      S => ctrl_fip_61,
      O => TX_LL_MOSI_DATA_mux0001(3)
    );
  TX_LL_MOSI_DATA_mux0001_3_F : LUT4
    generic map(
      INIT => X"6420"
    )
    port map (
      I0 => data_fip_54,
      I1 => conf_fip_56,
      I2 => data_frame_dat(3),
      I3 => data_array_1_3_204,
      O => N4281
    );
  TX_LL_MOSI_DATA_mux0001_3_G : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => conf_fip_56,
      I1 => data_fip_54,
      I2 => data_array0_1_3_196,
      O => N4282
    );
  TX_LL_MOSI_DATA_mux0001_30_Q : MUXF5
    port map (
      I0 => N4283,
      I1 => N4284,
      S => ctrl_fip_61,
      O => TX_LL_MOSI_DATA_mux0001(30)
    );
  TX_LL_MOSI_DATA_mux0001_30_F : LUT4
    generic map(
      INIT => X"6420"
    )
    port map (
      I0 => data_fip_54,
      I1 => conf_fip_56,
      I2 => data_frame_dat(30),
      I3 => data_array_1_30_200,
      O => N4283
    );
  TX_LL_MOSI_DATA_mux0001_30_G : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => conf_fip_56,
      I1 => data_fip_54,
      I2 => data_array0_1_30_169,
      O => N4284
    );
  TX_LL_MOSI_DATA_mux0001_2_Q : MUXF5
    port map (
      I0 => N4285,
      I1 => N4286,
      S => ctrl_fip_61,
      O => TX_LL_MOSI_DATA_mux0001(2)
    );
  TX_LL_MOSI_DATA_mux0001_2_F : LUT4
    generic map(
      INIT => X"6420"
    )
    port map (
      I0 => data_fip_54,
      I1 => conf_fip_56,
      I2 => data_frame_dat(2),
      I3 => data_array_1_2_205,
      O => N4285
    );
  TX_LL_MOSI_DATA_mux0001_2_G : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => conf_fip_56,
      I1 => data_fip_54,
      I2 => data_array0_1_2_197,
      O => N4286
    );
  TX_LL_MOSI_DATA_mux0001_29_Q : MUXF5
    port map (
      I0 => N4287,
      I1 => N4288,
      S => ctrl_fip_61,
      O => TX_LL_MOSI_DATA_mux0001(29)
    );
  TX_LL_MOSI_DATA_mux0001_29_F : LUT4
    generic map(
      INIT => X"6420"
    )
    port map (
      I0 => data_fip_54,
      I1 => conf_fip_56,
      I2 => data_frame_dat(29),
      I3 => data_array_1_29_201,
      O => N4287
    );
  TX_LL_MOSI_DATA_mux0001_29_G : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => conf_fip_56,
      I1 => data_fip_54,
      I2 => data_array0_1_29_170,
      O => N4288
    );
  TX_LL_MOSI_DATA_mux0001_24_Q : MUXF5
    port map (
      I0 => N4289,
      I1 => N4290,
      S => ctrl_fip_61,
      O => TX_LL_MOSI_DATA_mux0001(24)
    );
  TX_LL_MOSI_DATA_mux0001_24_F : LUT4
    generic map(
      INIT => X"6420"
    )
    port map (
      I0 => data_fip_54,
      I1 => conf_fip_56,
      I2 => data_frame_dat(24),
      I3 => data_array_1_24_202,
      O => N4289
    );
  TX_LL_MOSI_DATA_mux0001_24_G : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => conf_fip_56,
      I1 => data_fip_54,
      I2 => data_array0_1_24_175,
      O => N4290
    );
  TX_LL_MOSI_DATA_mux0001_1_Q : MUXF5
    port map (
      I0 => N4291,
      I1 => N4292,
      S => ctrl_fip_61,
      O => TX_LL_MOSI_DATA_mux0001(1)
    );
  TX_LL_MOSI_DATA_mux0001_1_F : LUT4
    generic map(
      INIT => X"6420"
    )
    port map (
      I0 => data_fip_54,
      I1 => conf_fip_56,
      I2 => data_frame_dat(1),
      I3 => data_array_1_1_206,
      O => N4291
    );
  TX_LL_MOSI_DATA_mux0001_1_G : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => conf_fip_56,
      I1 => data_fip_54,
      I2 => data_array0_1_1_198,
      O => N4292
    );
  TX_LL_MOSI_DATA_mux0001_0_Q : MUXF5
    port map (
      I0 => N4293,
      I1 => N4294,
      S => ctrl_fip_61,
      O => TX_LL_MOSI_DATA_mux0001(0)
    );
  TX_LL_MOSI_DATA_mux0001_0_F : LUT4
    generic map(
      INIT => X"6420"
    )
    port map (
      I0 => data_fip_54,
      I1 => conf_fip_56,
      I2 => data_frame_dat(0),
      I3 => data_array_1_0_207,
      O => N4293
    );
  TX_LL_MOSI_DATA_mux0001_0_G : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => conf_fip_56,
      I1 => data_fip_54,
      I2 => data_array0_1_0_199,
      O => N4294
    );
  TX_LL_MOSI_DVAL_mux0002 : MUXF5
    port map (
      I0 => N4295,
      I1 => N4296,
      S => data_fip_54,
      O => TX_LL_MOSI_DVAL_mux0002_44
    );
  TX_LL_MOSI_DVAL_mux0002_F : LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => conf_fip_56,
      I2 => TX_LL_MISO_AFULL,
      O => N4295
    );
  TX_LL_MOSI_DVAL_mux0002_G : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => TX_LL_MISO_AFULL,
      I1 => conf_fip_56,
      I2 => data_frame_dval_47,
      I3 => ctrl_fip_61,
      O => N4296
    );
  Mmux_data_array_8_mux000123 : MUXF5
    port map (
      I0 => N4297,
      I1 => N4298,
      S => data_array_1_and0000,
      O => data_array_8_mux0001(2)
    );
  Mmux_data_array_8_mux000123_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array_8_2_364,
      I3 => data_array_9_2_369,
      O => N4297
    );
  Mmux_data_array_8_mux000123_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => dummy_configs_52,
      I3 => data_array_9_2_369,
      O => N4298
    );
  Mmux_data_array_8_mux000112 : MUXF5
    port map (
      I0 => N4299,
      I1 => N4300,
      S => data_array_1_and0000,
      O => data_array_8_mux0001(1)
    );
  Mmux_data_array_8_mux000112_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array_8_1_365,
      I3 => data_array_9_1_370,
      O => N4299
    );
  Mmux_data_array_8_mux000112_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => dummy_configs_52,
      I3 => data_array_9_1_370,
      O => N4300
    );
  Mmux_data_array_8_mux00011 : MUXF5
    port map (
      I0 => N4301,
      I1 => N4302,
      S => data_array_1_and0000,
      O => data_array_8_mux0001(0)
    );
  Mmux_data_array_8_mux00011_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array_8_0_366,
      I3 => data_array_9_0_371,
      O => N4301
    );
  Mmux_data_array_8_mux00011_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => dummy_configs_52,
      I3 => data_array_9_0_371,
      O => N4302
    );
  Mmux_data_array_7_mux000123 : MUXF5
    port map (
      I0 => N4303,
      I1 => N4304,
      S => data_array_1_and0000,
      O => data_array_7_mux0001(2)
    );
  Mmux_data_array_7_mux000123_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array_7_2_359,
      I3 => data_array_8_2_364,
      O => N4303
    );
  Mmux_data_array_7_mux000123_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => dummy_configs_52,
      I3 => data_array_8_2_364,
      O => N4304
    );
  Mmux_data_array_7_mux000112 : MUXF5
    port map (
      I0 => N4305,
      I1 => N4306,
      S => data_array_1_and0000,
      O => data_array_7_mux0001(1)
    );
  Mmux_data_array_7_mux000112_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array_7_1_360,
      I3 => data_array_8_1_365,
      O => N4305
    );
  Mmux_data_array_7_mux000112_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => dummy_configs_52,
      I3 => data_array_8_1_365,
      O => N4306
    );
  Mmux_data_array_6_mux000123 : MUXF5
    port map (
      I0 => N4307,
      I1 => N4308,
      S => data_array_1_and0000,
      O => data_array_6_mux0001(2)
    );
  Mmux_data_array_6_mux000123_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array_6_2_354,
      I3 => data_array_7_2_359,
      O => N4307
    );
  Mmux_data_array_6_mux000123_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => dummy_configs_52,
      I3 => data_array_7_2_359,
      O => N4308
    );
  Mmux_data_array_6_mux00011 : MUXF5
    port map (
      I0 => N4309,
      I1 => N4310,
      S => data_array_1_and0000,
      O => data_array_6_mux0001(0)
    );
  Mmux_data_array_6_mux00011_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array_6_0_356,
      I3 => data_array_7_0_361,
      O => N4309
    );
  Mmux_data_array_6_mux00011_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => dummy_configs_52,
      I3 => data_array_7_0_361,
      O => N4310
    );
  Mmux_data_array_5_mux000123 : MUXF5
    port map (
      I0 => N4311,
      I1 => N4312,
      S => data_array_1_and0000,
      O => data_array_5_mux0001(2)
    );
  Mmux_data_array_5_mux000123_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array_5_2_349,
      I3 => data_array_6_2_354,
      O => N4311
    );
  Mmux_data_array_5_mux000123_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => dummy_configs_52,
      I3 => data_array_6_2_354,
      O => N4312
    );
  Mmux_data_array_4_mux000112 : MUXF5
    port map (
      I0 => N4313,
      I1 => N4314,
      S => data_array_1_and0000,
      O => data_array_4_mux0001(1)
    );
  Mmux_data_array_4_mux000112_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array_4_1_345,
      I3 => data_array_5_1_350,
      O => N4313
    );
  Mmux_data_array_4_mux000112_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => dummy_configs_52,
      I3 => data_array_5_1_350,
      O => N4314
    );
  Mmux_data_array_4_mux00011 : MUXF5
    port map (
      I0 => N4315,
      I1 => N4316,
      S => data_array_1_and0000,
      O => data_array_4_mux0001(0)
    );
  Mmux_data_array_4_mux00011_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array_4_0_346,
      I3 => data_array_5_0_351,
      O => N4315
    );
  Mmux_data_array_4_mux00011_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => dummy_configs_52,
      I3 => data_array_5_0_351,
      O => N4316
    );
  Mmux_data_array_3_mux000112 : MUXF5
    port map (
      I0 => N4317,
      I1 => N4318,
      S => data_array_1_and0000,
      O => data_array_3_mux0001(1)
    );
  Mmux_data_array_3_mux000112_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array_3_1_340,
      I3 => data_array_4_1_345,
      O => N4317
    );
  Mmux_data_array_3_mux000112_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => dummy_configs_52,
      I3 => data_array_4_1_345,
      O => N4318
    );
  Mmux_data_array_2_mux00011 : MUXF5
    port map (
      I0 => N4319,
      I1 => N4320,
      S => data_array_1_and0000,
      O => data_array_2_mux0001(0)
    );
  Mmux_data_array_2_mux00011_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array_2_0_336,
      I3 => data_array_3_0_341,
      O => N4319
    );
  Mmux_data_array_2_mux00011_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => dummy_configs_52,
      I3 => data_array_3_0_341,
      O => N4320
    );
  config_frame_dat_mux0000_28_Q : MUXF5
    port map (
      I0 => N4321,
      I1 => N4322,
      S => data_array_1_and0000,
      O => config_frame_dat_mux0000_28_Q_790
    );
  config_frame_dat_mux0000_28_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array_1_3_204,
      I3 => data_array_2_3_333,
      O => N4321
    );
  config_frame_dat_mux0000_28_G : LUT4
    generic map(
      INIT => X"C4CE"
    )
    port map (
      I0 => pg_ctrl_i_Trig_42,
      I1 => data_array_2_3_333,
      I2 => conf_fip_56,
      I3 => pg_ctrl_i_FrameType_0_298,
      O => N4322
    );
  Mmux_data_array0_7_mux00002332 : MUXF5
    port map (
      I0 => N4323,
      I1 => N4324,
      S => Mmux_data_array0_7_mux000023_map7,
      O => data_array0_7_mux0000(2)
    );
  Mmux_data_array0_7_mux00002332_F : LUT4
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_298,
      I1 => pg_ctrl_i_FrameType_7_293,
      I2 => N189,
      I3 => Mmux_data_array0_7_mux000023_map1,
      O => N4323
    );
  Mmux_data_array0_7_mux00002332_G : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_298,
      I1 => data_array0_1_and0000,
      I2 => N168,
      I3 => Mmux_data_array0_7_mux000023_map1,
      O => N4324
    );
  mux571 : MUXF5
    port map (
      I0 => N4325,
      I1 => N4326,
      S => data_array_1_and0000,
      O => data_array_10_mux0001(3)
    );
  mux571_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array_10_3_627,
      I3 => data_array_11_3_721,
      O => N4325
    );
  mux571_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => dummy_configs_52,
      I3 => data_array_11_3_721,
      O => N4326
    );
  mux3211 : MUXF5
    port map (
      I0 => N4327,
      I1 => N4328,
      S => data_array_1_and0000,
      O => data_array_10_mux0001(0)
    );
  mux3211_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array_10_0_630,
      I3 => data_array_11_0_724,
      O => N4327
    );
  mux3211_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => dummy_configs_52,
      I3 => data_array_11_0_724,
      O => N4328
    );
  config_frame_dat_mux0000_30_Q : MUXF5
    port map (
      I0 => N4329,
      I1 => N4330,
      S => data_array_1_and0000,
      O => config_frame_dat_mux0000_30_Q_791
    );
  config_frame_dat_mux0000_30_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array_1_1_206,
      I3 => data_array_2_1_335,
      O => N4329
    );
  config_frame_dat_mux0000_30_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_FrameType_0_298,
      I3 => data_array_2_1_335,
      O => N4330
    );
  config_frame_dat_mux0000_27_Q : MUXF5
    port map (
      I0 => N4331,
      I1 => N4332,
      S => data_array_1_and0000,
      O => config_frame_dat_mux0000_27_Q_789
    );
  config_frame_dat_mux0000_27_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array_1_4_203,
      I3 => data_array_2_4_332,
      O => N4331
    );
  config_frame_dat_mux0000_27_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => pg_ctrl_i_FrameType_0_298,
      I3 => data_array_2_4_332,
      O => N4332
    );
  Mmux_data_array_9_mux000126 : MUXF5
    port map (
      I0 => N4333,
      I1 => N4334,
      S => data_array_1_and0000,
      O => data_array_9_mux0001(3)
    );
  Mmux_data_array_9_mux000126_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_array_9_3_368,
      I3 => data_array_10_3_627,
      O => N4333
    );
  Mmux_data_array_9_mux000126_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      I2 => dummy_configs_52,
      I3 => data_array_10_3_627,
      O => N4334
    );
  data_frame_dat_4_mux000375_SW0 : MUXF5
    port map (
      I0 => N4335,
      I1 => N4336,
      S => done_v_or0010,
      O => N4141
    );
  data_frame_dat_4_mux000375_SW0_F : LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => use_ext_input,
      I2 => RX_LL_MOSI_DATA(4),
      I3 => data_frame_dat_4_mux0003_map10,
      O => N4335
    );
  data_frame_dat_4_mux000375_SW0_G : LUT4
    generic map(
      INIT => X"FF23"
    )
    port map (
      I0 => N1412,
      I1 => N4206,
      I2 => N262,
      I3 => data_frame_dat_4_mux0003_map10,
      O => N4336
    );
  data_frame_dat_3_mux000375_SW0 : MUXF5
    port map (
      I0 => N4337,
      I1 => N4338,
      S => done_v_or0010,
      O => N4143
    );
  data_frame_dat_3_mux000375_SW0_F : LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => use_ext_input,
      I2 => RX_LL_MOSI_DATA(3),
      I3 => data_frame_dat_3_mux0003_map10,
      O => N4337
    );
  data_frame_dat_3_mux000375_SW0_G : LUT4
    generic map(
      INIT => X"FF23"
    )
    port map (
      I0 => N1412,
      I1 => N4208,
      I2 => N262,
      I3 => data_frame_dat_3_mux0003_map10,
      O => N4338
    );
  data_frame_dat_2_mux000375_SW0 : MUXF5
    port map (
      I0 => N4339,
      I1 => N4340,
      S => done_v_or0010,
      O => N4145
    );
  data_frame_dat_2_mux000375_SW0_F : LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => use_ext_input,
      I2 => RX_LL_MOSI_DATA(2),
      I3 => data_frame_dat_2_mux0003_map10,
      O => N4339
    );
  data_frame_dat_2_mux000375_SW0_G : LUT4
    generic map(
      INIT => X"FF23"
    )
    port map (
      I0 => N1412,
      I1 => N4210,
      I2 => N262,
      I3 => data_frame_dat_2_mux0003_map10,
      O => N4340
    );
  data_frame_dat_1_mux000375_SW0 : MUXF5
    port map (
      I0 => N4341,
      I1 => N4342,
      S => done_v_or0010,
      O => N4147
    );
  data_frame_dat_1_mux000375_SW0_F : LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => use_ext_input,
      I2 => RX_LL_MOSI_DATA(1),
      I3 => data_frame_dat_1_mux0003_map10,
      O => N4341
    );
  data_frame_dat_1_mux000375_SW0_G : LUT4
    generic map(
      INIT => X"FF23"
    )
    port map (
      I0 => N1412,
      I1 => N4212,
      I2 => N262,
      I3 => data_frame_dat_1_mux0003_map10,
      O => N4342
    );
  data_frame_dat_0_mux000375_SW0 : MUXF5
    port map (
      I0 => N4343,
      I1 => N4344,
      S => done_v_or0010,
      O => N4149
    );
  data_frame_dat_0_mux000375_SW0_F : LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => use_ext_input,
      I2 => RX_LL_MOSI_DATA(0),
      I3 => data_frame_dat_0_mux0003_map10,
      O => N4343
    );
  data_frame_dat_0_mux000375_SW0_G : LUT4
    generic map(
      INIT => X"FF23"
    )
    port map (
      I0 => N1412,
      I1 => N4214,
      I2 => N262,
      I3 => data_frame_dat_0_mux0003_map10,
      O => N4344
    );
  data_frame_dat_11_mux000246_SW0 : MUXF5
    port map (
      I0 => N4345,
      I1 => N4346,
      S => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      O => N4163
    );
  data_frame_dat_11_mux000246_SW0_F : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => use_ext_input,
      I1 => RX_LL_MOSI_DATA(11),
      I2 => done_v_or0010,
      I3 => data_frame_dat_11_mux0002_map0,
      O => N4345
    );
  data_frame_dat_23_mux000330_SW0 : MUXF5
    port map (
      I0 => N4347,
      I1 => N4348,
      S => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      O => N4151
    );
  data_frame_dat_23_mux000330_SW0_F : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => use_ext_input,
      I1 => RX_LL_MOSI_DATA(23),
      I2 => done_v_or0010,
      I3 => data_frame_dat_23_mux0003_map0,
      O => N4347
    );
  data_frame_dat_22_mux000330_SW0 : MUXF5
    port map (
      I0 => N4349,
      I1 => N4350,
      S => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      O => N4153
    );
  data_frame_dat_22_mux000330_SW0_F : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => use_ext_input,
      I1 => RX_LL_MOSI_DATA(22),
      I2 => done_v_or0010,
      I3 => data_frame_dat_22_mux0003_map0,
      O => N4349
    );
  data_frame_dat_21_mux000330_SW0 : MUXF5
    port map (
      I0 => N4351,
      I1 => N4352,
      S => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      O => N4155
    );
  data_frame_dat_21_mux000330_SW0_F : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => use_ext_input,
      I1 => RX_LL_MOSI_DATA(21),
      I2 => done_v_or0010,
      I3 => data_frame_dat_21_mux0003_map0,
      O => N4351
    );
  data_frame_dat_8_mux000218 : MUXF5
    port map (
      I0 => N4353,
      I1 => N4354,
      S => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      O => data_frame_dat_8_mux0002_map7
    );
  data_frame_dat_8_mux000218_F : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => use_ext_input,
      I1 => RX_LL_MOSI_DATA(8),
      I2 => done_v_or0010,
      I3 => data_frame_dat_8_mux0002_map0,
      O => N4353
    );
  data_frame_dat_8_mux000218_G : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => ZCnt(0),
      I1 => bip0_58,
      I2 => done_v_or0010,
      I3 => data_frame_dat_8_mux0002_map0,
      O => N4354
    );
  data_frame_dat_12_mux000211 : MUXF5
    port map (
      I0 => N4355,
      I1 => N4356,
      S => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      O => data_frame_dat_12_mux0002_map5
    );
  data_frame_dat_12_mux000211_F : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => use_ext_input,
      I1 => RX_LL_MOSI_DATA(12),
      I2 => done_v_or0010,
      I3 => data_frame_dat_12_mux0002_map0,
      O => N4355
    );
  data_frame_dat_10_mux000211 : MUXF5
    port map (
      I0 => N4357,
      I1 => N4358,
      S => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      O => data_frame_dat_10_mux0002_map5
    );
  data_frame_dat_10_mux000211_F : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => use_ext_input,
      I1 => RX_LL_MOSI_DATA(10),
      I2 => done_v_or0010,
      I3 => data_frame_dat_10_mux0002_map0,
      O => N4357
    );
  data_frame_dat_9_mux000227 : MUXF5
    port map (
      I0 => N4359,
      I1 => N4360,
      S => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      O => data_frame_dat_9_mux0002_map9
    );
  data_frame_dat_9_mux000227_F : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => use_ext_input,
      I1 => RX_LL_MOSI_DATA(9),
      I2 => done_v_or0010,
      I3 => data_frame_dat_9_mux0002_map0,
      O => N4359
    );
  control_eof_1_mux000016_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      I2 => control_eof(1),
      I3 => control_eof(2),
      O => N4264
    );
  data_frame_dat_9_mux000227_G : LUT4
    generic map(
      INIT => X"AE0C"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_9_757,
      I1 => data_frame_dat_11_mux0002_map12,
      I2 => done_v_or0010,
      I3 => N192,
      O => N4360
    );
  data_frame_dat_11_mux000246_SW0_G : LUT4
    generic map(
      INIT => X"AE0C"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_11_755,
      I1 => N1001,
      I2 => done_v_or0010,
      I3 => N192,
      O => N4346
    );
  data_frame_dat_23_mux000330_SW0_G : LUT4
    generic map(
      INIT => X"CE0A"
    )
    port map (
      I0 => TagCnt(7),
      I1 => pg_ctrl_i_PayloadSize_23_743,
      I2 => done_v_or0010,
      I3 => N192,
      O => N4348
    );
  data_frame_dat_22_mux000330_SW0_G : LUT4
    generic map(
      INIT => X"CE0A"
    )
    port map (
      I0 => TagCnt(6),
      I1 => pg_ctrl_i_PayloadSize_22_744,
      I2 => done_v_or0010,
      I3 => N192,
      O => N4350
    );
  data_frame_dat_21_mux000330_SW0_G : LUT4
    generic map(
      INIT => X"CE0A"
    )
    port map (
      I0 => TagCnt(5),
      I1 => pg_ctrl_i_PayloadSize_21_745,
      I2 => done_v_or0010,
      I3 => N192,
      O => N4352
    );
  data_frame_dat_12_mux000211_G : LUT4
    generic map(
      INIT => X"AE0C"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_12_754,
      I1 => data_frame_dat_12_mux0000,
      I2 => done_v_or0010,
      I3 => N192,
      O => N4356
    );
  data_frame_dat_10_mux000211_G : LUT4
    generic map(
      INIT => X"AE0C"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_10_756,
      I1 => data_frame_dat_10_mux0000,
      I2 => done_v_or0010,
      I3 => N192,
      O => N4358
    );
  Madd_ZCnt_L_share0000_lut_1_INV_0 : INV
    port map (
      I => ZCnt_L(1),
      O => N18
    );
  Madd_Acq_Number_share0000_lut_0_INV_0 : INV
    port map (
      I => Acq_Number(0),
      O => N19
    );
  Madd_image_pause_cnt_addsub0000_lut_0_INV_0 : INV
    port map (
      I => image_pause_cnt(0),
      O => N20
    );
  Msub_diag_cnt_addsub0000_lut_1_INV_0 : INV
    port map (
      I => diag_cnt(1),
      O => N21
    );
  Msub_diag_cnt_addsub0000_lut_2_INV_0 : INV
    port map (
      I => diag_cnt(2),
      O => N22
    );
  Msub_diag_cnt_addsub0000_lut_3_INV_0 : INV
    port map (
      I => diag_cnt(3),
      O => N23
    );
  Msub_diag_cnt_addsub0000_lut_4_INV_0 : INV
    port map (
      I => diag_cnt(4),
      O => N24
    );
  Msub_diag_cnt_addsub0000_lut_5_INV_0 : INV
    port map (
      I => diag_cnt(5),
      O => N25
    );
  Msub_diag_cnt_addsub0000_lut_6_INV_0 : INV
    port map (
      I => diag_cnt(6),
      O => N26
    );
  Msub_diag_cnt_addsub0000_lut_7_INV_0 : INV
    port map (
      I => diag_cnt(7),
      O => N27
    );
  Msub_diag_cnt_addsub0000_lut_8_INV_0 : INV
    port map (
      I => diag_cnt(8),
      O => N28
    );
  Msub_diag_cnt_addsub0000_lut_9_INV_0 : INV
    port map (
      I => diag_cnt(9),
      O => N29
    );
  Msub_diag_cnt_addsub0000_lut_10_INV_0 : INV
    port map (
      I => diag_cnt(10),
      O => N30
    );
  Msub_diag_cnt_addsub0000_lut_11_INV_0 : INV
    port map (
      I => diag_cnt(11),
      O => N31
    );
  Msub_diag_cnt_addsub0000_lut_12_INV_0 : INV
    port map (
      I => diag_cnt(12),
      O => N32
    );
  Msub_diag_cnt_addsub0000_lut_13_INV_0 : INV
    port map (
      I => diag_cnt(13),
      O => N33
    );
  Msub_diag_cnt_addsub0000_lut_14_INV_0 : INV
    port map (
      I => diag_cnt(14),
      O => N34
    );
  Msub_diag_cnt_addsub0000_lut_15_INV_0 : INV
    port map (
      I => diag_cnt(15),
      O => N35
    );
  TX_LL_MISO_BUSY_inv1_INV_0 : INV
    port map (
      I => TX_LL_MISO_BUSY,
      O => TX_LL_MISO_BUSY_inv
    );
  data_frame_dat_24_mux0001211 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N1052,
      I1 => YCnt(0),
      I2 => data_frame_dat_0_or0004,
      I3 => YCnt(3),
      O => N4361
    );
  data_frame_dat_24_mux0001212 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N1052,
      I1 => XCnt(8),
      I2 => data_frame_dat_0_or0004,
      I3 => YCnt(3),
      O => N4362
    );
  data_frame_dat_24_mux000121_f5 : MUXF5
    port map (
      I0 => N4362,
      I1 => N4361,
      S => pg_ctrl_i_DiagMode_0_770,
      O => data_frame_dat_24_mux0001_map9
    );
  control_eof_12_not00012 : LUT2_D
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => pg_ctrl_i_Trig_42,
      LO => N4365,
      O => control_eof_12_not0001_map1
    );
  Mmux_data_array0_3_mux0000112 : LUT4_D
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => N496,
      I1 => data_array0_1_and0000,
      I2 => N1211,
      I3 => control_eof_12_not0001_map1,
      LO => N4366,
      O => N190
    );
  ctrl_frame_dat_mux0000_0_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_2_31_372,
      I1 => pg_ctrl_i_FrameType_7_293,
      I2 => control_eof_12_not0001_map1,
      I3 => N189,
      LO => N500
    );
  ctrl_frame_dat_mux0000_7_6 : LUT4_L
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_298,
      I1 => ctrl_frame_dat_mux0000_7_map0,
      I2 => N189,
      I3 => N761,
      LO => ctrl_frame_dat_mux0000_7_map3
    );
  Mmux_data_array0_4_mux0000922 : LUT4_L
    generic map(
      INIT => X"3800"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_17_69,
      I1 => pg_ctrl_i_FrameType_0_298,
      I2 => pg_ctrl_i_FrameType_7_293,
      I3 => N189,
      LO => Mmux_data_array0_4_mux00009_map7
    );
  Mmux_data_array0_4_mux0000822 : LUT4_L
    generic map(
      INIT => X"3800"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_16_70,
      I1 => pg_ctrl_i_FrameType_0_298,
      I2 => pg_ctrl_i_FrameType_7_293,
      I3 => N189,
      LO => Mmux_data_array0_4_mux00008_map7
    );
  Mmux_data_array0_4_mux00003122 : LUT4_L
    generic map(
      INIT => X"3800"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_8_78,
      I1 => pg_ctrl_i_FrameType_0_298,
      I2 => pg_ctrl_i_FrameType_7_293,
      I3 => N189,
      LO => Mmux_data_array0_4_mux000031_map7
    );
  Mmux_data_array0_4_mux00001622 : LUT4_L
    generic map(
      INIT => X"3800"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_23_63,
      I1 => pg_ctrl_i_FrameType_0_298,
      I2 => pg_ctrl_i_FrameType_7_293,
      I3 => N189,
      LO => Mmux_data_array0_4_mux000016_map7
    );
  Mmux_data_array0_4_mux00001422 : LUT4_L
    generic map(
      INIT => X"3800"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_21_65,
      I1 => pg_ctrl_i_FrameType_0_298,
      I2 => pg_ctrl_i_FrameType_7_293,
      I3 => N189,
      LO => Mmux_data_array0_4_mux000014_map7
    );
  Mmux_data_array0_4_mux00001322 : LUT4_L
    generic map(
      INIT => X"3800"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_20_66,
      I1 => pg_ctrl_i_FrameType_0_298,
      I2 => pg_ctrl_i_FrameType_7_293,
      I3 => N189,
      LO => Mmux_data_array0_4_mux000013_map7
    );
  TagCnt_not0002211 : LUT3_D
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => done_v_50,
      I1 => data_frame_eof_59,
      I2 => pg_ctrl_i_Trig_42,
      LO => N4367,
      O => N209
    );
  control_eof_2_mux000011 : LUT4_D
    generic map(
      INIT => X"00F8"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_2_296,
      I1 => pg_ctrl_i_FrameType_7_293,
      I2 => N601,
      I3 => control_eof_12_not0001_map1,
      LO => N4368,
      O => N1082
    );
  Mmux_data_array0_8_mux00001101 : LUT3_D
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_298,
      I1 => pg_ctrl_i_FrameType_7_293,
      I2 => N189,
      LO => N4369,
      O => N198
    );
  Mmux_data_array0_10_mux00001101 : LUT4_D
    generic map(
      INIT => X"009F"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_298,
      I1 => pg_ctrl_i_FrameType_7_293,
      I2 => data_array0_10_and0000,
      I3 => control_eof_12_not0001_map1,
      LO => N4370,
      O => N1092
    );
  Mmux_data_array0_4_mux0000134 : LUT4_D
    generic map(
      INIT => X"00FB"
    )
    port map (
      I0 => N496,
      I1 => data_array0_1_and0000,
      I2 => N1211,
      I3 => control_eof_12_not0001_map1,
      LO => N4371,
      O => N1113
    );
  Mmux_data_array0_3_mux00009_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_17_450,
      I1 => Acq_Number(17),
      I2 => control_eof_12_not0001_map1,
      I3 => N190,
      LO => N1112
    );
  Mmux_data_array0_3_mux00008_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_16_451,
      I1 => Acq_Number(16),
      I2 => control_eof_12_not0001_map1,
      I3 => N190,
      LO => N1114
    );
  Mmux_data_array0_3_mux00007_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_15_452,
      I1 => Acq_Number(15),
      I2 => control_eof_12_not0001_map1,
      I3 => N190,
      LO => N1116
    );
  Mmux_data_array0_3_mux00006_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_14_453,
      I1 => Acq_Number(14),
      I2 => control_eof_12_not0001_map1,
      I3 => N190,
      LO => N1118
    );
  Mmux_data_array0_3_mux00005_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_13_454,
      I1 => Acq_Number(13),
      I2 => control_eof_12_not0001_map1,
      I3 => N190,
      LO => N1120
    );
  Mmux_data_array0_3_mux00004_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_12_455,
      I1 => Acq_Number(12),
      I2 => control_eof_12_not0001_map1,
      I3 => N190,
      LO => N11221
    );
  Mmux_data_array0_3_mux000031_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_8_459,
      I1 => Acq_Number(8),
      I2 => control_eof_12_not0001_map1,
      I3 => N190,
      LO => N1126
    );
  Mmux_data_array0_3_mux000030_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_7_460,
      I1 => Acq_Number(7),
      I2 => control_eof_12_not0001_map1,
      I3 => N190,
      LO => N1128
    );
  Mmux_data_array0_3_mux00003_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_11_456,
      I1 => Acq_Number(11),
      I2 => control_eof_12_not0001_map1,
      I3 => N190,
      LO => N1130
    );
  Mmux_data_array0_3_mux000029_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_6_461,
      I1 => Acq_Number(6),
      I2 => control_eof_12_not0001_map1,
      I3 => N190,
      LO => N11321
    );
  Mmux_data_array0_3_mux000028_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_5_462,
      I1 => Acq_Number(5),
      I2 => control_eof_12_not0001_map1,
      I3 => N190,
      LO => N1134
    );
  Mmux_data_array0_3_mux000027_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_4_463,
      I1 => Acq_Number(4),
      I2 => control_eof_12_not0001_map1,
      I3 => N190,
      LO => N1136
    );
  Mmux_data_array0_3_mux000026_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_3_464,
      I1 => Acq_Number(3),
      I2 => control_eof_12_not0001_map1,
      I3 => N190,
      LO => N1138
    );
  Mmux_data_array0_3_mux000023_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_2_465,
      I1 => Acq_Number(2),
      I2 => control_eof_12_not0001_map1,
      I3 => N190,
      LO => N1140
    );
  Mmux_data_array0_3_mux00002_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_10_457,
      I1 => Acq_Number(10),
      I2 => control_eof_12_not0001_map1,
      I3 => N190,
      LO => N1142
    );
  Mmux_data_array0_3_mux000015_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_22_445,
      I1 => Acq_Number(22),
      I2 => control_eof_12_not0001_map1,
      I3 => N190,
      LO => N1144
    );
  Mmux_data_array0_3_mux000014_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_21_446,
      I1 => Acq_Number(21),
      I2 => control_eof_12_not0001_map1,
      I3 => N190,
      LO => N1146
    );
  Mmux_data_array0_3_mux000013_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_20_447,
      I1 => Acq_Number(20),
      I2 => control_eof_12_not0001_map1,
      I3 => N190,
      LO => N1148
    );
  Mmux_data_array0_3_mux000012_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_1_466,
      I1 => Acq_Number(1),
      I2 => control_eof_12_not0001_map1,
      I3 => N190,
      LO => N1150
    );
  Mmux_data_array0_3_mux000011_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_19_448,
      I1 => Acq_Number(19),
      I2 => control_eof_12_not0001_map1,
      I3 => N190,
      LO => N11521
    );
  Mmux_data_array0_3_mux000010_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_18_449,
      I1 => Acq_Number(18),
      I2 => control_eof_12_not0001_map1,
      I3 => N190,
      LO => N1154
    );
  Mmux_data_array0_4_mux00005_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof_12_not0001_map1,
      I1 => data_array0_5_13_486,
      I2 => data_array0_4_13_454,
      I3 => N1113,
      LO => N1184
    );
  Mmux_data_array0_4_mux00004_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof_12_not0001_map1,
      I1 => data_array0_5_12_487,
      I2 => data_array0_4_12_455,
      I3 => N1113,
      LO => N1186
    );
  Mmux_data_array0_4_mux00002_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof_12_not0001_map1,
      I1 => data_array0_5_10_489,
      I2 => data_array0_4_10_457,
      I3 => N1113,
      LO => N1190
    );
  Mmux_data_array0_4_mux000015_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof_12_not0001_map1,
      I1 => data_array0_5_22_477,
      I2 => data_array0_4_22_445,
      I3 => N1113,
      LO => N1192
    );
  ctrl_frame_dat_mux0000_28_SW0 : LUT4_L
    generic map(
      INIT => X"FFA2"
    )
    port map (
      I0 => data_array0_1_3_196,
      I1 => pg_ctrl_i_FrameType_7_293,
      I2 => N172,
      I3 => N761,
      LO => N1194
    );
  Mmux_data_array0_2_mux00008_SW0 : LUT4_L
    generic map(
      INIT => X"FFA2"
    )
    port map (
      I0 => data_array0_2_16_387,
      I1 => pg_ctrl_i_FrameType_7_293,
      I2 => N172,
      I3 => N761,
      LO => N1237
    );
  Mmux_data_array0_2_mux00007_SW0 : LUT4_L
    generic map(
      INIT => X"FFA2"
    )
    port map (
      I0 => data_array0_2_15_388,
      I1 => pg_ctrl_i_FrameType_7_293,
      I2 => N172,
      I3 => N761,
      LO => N1240
    );
  Mmux_data_array0_2_mux00006_SW0 : LUT4_L
    generic map(
      INIT => X"FFA2"
    )
    port map (
      I0 => data_array0_2_14_389,
      I1 => pg_ctrl_i_FrameType_7_293,
      I2 => N172,
      I3 => N761,
      LO => N1243
    );
  Mmux_data_array0_2_mux00005_SW0 : LUT4_L
    generic map(
      INIT => X"FFA2"
    )
    port map (
      I0 => data_array0_2_13_390,
      I1 => pg_ctrl_i_FrameType_7_293,
      I2 => N172,
      I3 => N761,
      LO => N1246
    );
  Mmux_data_array0_2_mux000010_SW0 : LUT4_L
    generic map(
      INIT => X"FFA2"
    )
    port map (
      I0 => data_array0_2_18_385,
      I1 => pg_ctrl_i_FrameType_7_293,
      I2 => N172,
      I3 => N761,
      LO => N1249
    );
  Mmux_data_array0_8_mux0000824 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_9_16_609,
      I1 => Mmux_data_array0_8_mux00008_map6,
      I2 => control_eof_12_not0001_map1,
      I3 => N189,
      LO => Mmux_data_array0_8_mux00008_map8
    );
  Mmux_data_array0_8_mux0000424 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_9_12_613,
      I1 => Mmux_data_array0_8_mux00004_map6,
      I2 => control_eof_12_not0001_map1,
      I3 => N189,
      LO => Mmux_data_array0_8_mux00004_map8
    );
  Mmux_data_array0_8_mux00002824 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_9_5_620,
      I1 => Mmux_data_array0_8_mux000028_map6,
      I2 => control_eof_12_not0001_map1,
      I3 => N189,
      LO => Mmux_data_array0_8_mux000028_map8
    );
  Mmux_data_array0_8_mux00002724 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_9_4_621,
      I1 => Mmux_data_array0_8_mux000027_map6,
      I2 => control_eof_12_not0001_map1,
      I3 => N189,
      LO => Mmux_data_array0_8_mux000027_map8
    );
  Mmux_data_array0_8_mux00002324 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_9_2_623,
      I1 => Mmux_data_array0_8_mux000023_map6,
      I2 => control_eof_12_not0001_map1,
      I3 => N189,
      LO => Mmux_data_array0_8_mux000023_map8
    );
  Mmux_data_array0_8_mux00001524 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_9_22_603,
      I1 => Mmux_data_array0_8_mux000015_map6,
      I2 => control_eof_12_not0001_map1,
      I3 => N189,
      LO => Mmux_data_array0_8_mux000015_map8
    );
  Mmux_data_array0_8_mux00001124 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_9_19_606,
      I1 => Mmux_data_array0_8_mux000011_map6,
      I2 => control_eof_12_not0001_map1,
      I3 => N189,
      LO => Mmux_data_array0_8_mux000011_map8
    );
  Mmux_data_array0_8_mux00001024 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_9_18_607,
      I1 => Mmux_data_array0_8_mux000010_map6,
      I2 => control_eof_12_not0001_map1,
      I3 => N189,
      LO => Mmux_data_array0_8_mux000010_map8
    );
  Mmux_data_array0_4_mux00002631 : LUT4_D
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_298,
      I1 => data_array0_1_and0000,
      I2 => N168,
      I3 => control_eof_12_not0001_map1,
      LO => N4372,
      O => N1181
    );
  Mmux_data_array0_5_mux00001331 : LUT4_D
    generic map(
      INIT => X"00F9"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_298,
      I1 => pg_ctrl_i_FrameType_7_293,
      I2 => N172,
      I3 => control_eof_12_not0001_map1,
      LO => N4373,
      O => N1101
    );
  Mmux_data_array0_8_mux00009_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_8_17_577,
      I1 => Acq_Number(17),
      I2 => N1072,
      I3 => N198,
      LO => N1893
    );
  Mmux_data_array0_8_mux00007_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_8_15_579,
      I1 => Acq_Number(15),
      I2 => N1072,
      I3 => N198,
      LO => N1895
    );
  Mmux_data_array0_8_mux00006_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_8_14_580,
      I1 => Acq_Number(14),
      I2 => N1072,
      I3 => N198,
      LO => N1897
    );
  Mmux_data_array0_8_mux00005_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_8_13_581,
      I1 => Acq_Number(13),
      I2 => N1072,
      I3 => N198,
      LO => N1899
    );
  Mmux_data_array0_8_mux000031_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_8_8_586,
      I1 => Acq_Number(8),
      I2 => N1072,
      I3 => N198,
      LO => N1901
    );
  Mmux_data_array0_8_mux000030_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_8_7_587,
      I1 => Acq_Number(7),
      I2 => N1072,
      I3 => N198,
      LO => N1903
    );
  Mmux_data_array0_8_mux00003_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_8_11_583,
      I1 => Acq_Number(11),
      I2 => N1072,
      I3 => N198,
      LO => N1905
    );
  Mmux_data_array0_8_mux000029_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_8_6_588,
      I1 => Acq_Number(6),
      I2 => N1072,
      I3 => N198,
      LO => N1907
    );
  Mmux_data_array0_8_mux000026_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_8_3_591,
      I1 => Acq_Number(3),
      I2 => N1072,
      I3 => N198,
      LO => N1909
    );
  Mmux_data_array0_8_mux00002_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_8_10_584,
      I1 => Acq_Number(10),
      I2 => N1072,
      I3 => N198,
      LO => N1911
    );
  Mmux_data_array0_8_mux000014_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_8_21_573,
      I1 => Acq_Number(21),
      I2 => N1072,
      I3 => N198,
      LO => N1913
    );
  Mmux_data_array0_8_mux000013_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_8_20_574,
      I1 => Acq_Number(20),
      I2 => N1072,
      I3 => N198,
      LO => N1915
    );
  Mmux_data_array0_8_mux000012_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_8_1_593,
      I1 => Acq_Number(1),
      I2 => N1072,
      I3 => N198,
      LO => N1917
    );
  Mmux_data_array0_5_mux00009_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof_12_not0001_map1,
      I1 => data_array0_6_17_514,
      I2 => data_array0_5_17_482,
      I3 => N1101,
      LO => N1959
    );
  Mmux_data_array0_5_mux00008_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof_12_not0001_map1,
      I1 => data_array0_6_16_515,
      I2 => data_array0_5_16_483,
      I3 => N1101,
      LO => N1961
    );
  Mmux_data_array0_5_mux000031_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof_12_not0001_map1,
      I1 => data_array0_6_8_523,
      I2 => data_array0_5_8_491,
      I3 => N1101,
      LO => N1963
    );
  Mmux_data_array0_5_mux000029_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof_12_not0001_map1,
      I1 => data_array0_6_6_525,
      I2 => data_array0_5_6_493,
      I3 => N1101,
      LO => N1965
    );
  Mmux_data_array0_5_mux000023_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof_12_not0001_map1,
      I1 => data_array0_6_2_529,
      I2 => data_array0_5_2_497,
      I3 => N1101,
      LO => N1967
    );
  Mmux_data_array0_5_mux000016_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof_12_not0001_map1,
      I1 => data_array0_6_23_508,
      I2 => data_array0_5_23_476,
      I3 => N1101,
      LO => N1969
    );
  Mmux_data_array0_5_mux000014_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof_12_not0001_map1,
      I1 => data_array0_6_21_510,
      I2 => data_array0_5_21_478,
      I3 => N1101,
      LO => N1971
    );
  Mmux_data_array0_5_mux000013_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof_12_not0001_map1,
      I1 => data_array0_6_20_511,
      I2 => data_array0_5_20_479,
      I3 => N1101,
      LO => N1973
    );
  Mmux_data_array0_5_mux000011_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof_12_not0001_map1,
      I1 => data_array0_6_19_512,
      I2 => data_array0_5_19_480,
      I3 => N1101,
      LO => N1975
    );
  Mmux_data_array0_4_mux00007_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof_12_not0001_map1,
      I1 => data_array0_5_15_484,
      I2 => data_array0_4_15_452,
      I3 => N1101,
      LO => N1977
    );
  Mmux_data_array0_4_mux000029_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof_12_not0001_map1,
      I1 => data_array0_5_6_493,
      I2 => data_array0_4_6_461,
      I3 => N1101,
      LO => N1979
    );
  Mmux_data_array0_4_mux000027_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof_12_not0001_map1,
      I1 => data_array0_5_4_495,
      I2 => data_array0_4_4_463,
      I3 => N1101,
      LO => N1981
    );
  Mmux_data_array0_4_mux000023_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof_12_not0001_map1,
      I1 => data_array0_5_2_497,
      I2 => data_array0_4_2_465,
      I3 => N1101,
      LO => N1983
    );
  Mmux_data_array0_4_mux000012_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof_12_not0001_map1,
      I1 => data_array0_5_1_498,
      I2 => data_array0_4_1_466,
      I3 => N1101,
      LO => N1985
    );
  Mmux_data_array0_4_mux00002621 : LUT4_D
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_2_296,
      I1 => data_array0_1_and0000,
      I2 => N163,
      I3 => control_eof_12_not0001_map1,
      LO => N4374,
      O => N761
    );
  Acq_Number_or00011 : LUT2_D
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => data_fip_54,
      I1 => ctrl_fip_61,
      LO => N4375,
      O => Acq_Number_or0001
    );
  Diag_State_FFd1_In232 : LUT3_D
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => PG_CTRL_DiagMode(3),
      I1 => PG_CTRL_DiagMode(1),
      I2 => PG_CTRL_DiagMode(2),
      LO => N4376,
      O => N912
    );
  Diag_State_cmp_eq001511 : LUT4_L
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => diag_cnt(1),
      I1 => diag_cnt(2),
      I2 => diag_cnt(0),
      I3 => diag_cnt(3),
      LO => Diag_State_cmp_eq0015_map5
    );
  data_frame_dat_30_mux000118 : LUT3_L
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_frame_dat(30),
      I1 => N7,
      I2 => data_frame_dat_14_mux0002_map13,
      LO => data_frame_dat_30_mux0001_map8
    );
  data_frame_dat_28_mux000118 : LUT3_L
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_frame_dat(28),
      I1 => N7,
      I2 => data_frame_dat_12_mux0002_map6,
      LO => data_frame_dat_28_mux0001_map8
    );
  data_frame_dat_23_mux000328 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => YCnt(2),
      I1 => N206,
      I2 => data_frame_dat(23),
      I3 => N7,
      LO => data_frame_dat_23_mux0003_map10
    );
  data_frame_dat_22_mux000328 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => YCnt(1),
      I1 => N206,
      I2 => data_frame_dat(22),
      I3 => N7,
      LO => data_frame_dat_22_mux0003_map10
    );
  data_frame_dat_21_mux000328 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => YCnt(0),
      I1 => N206,
      I2 => data_frame_dat(21),
      I3 => N7,
      LO => data_frame_dat_21_mux0003_map10
    );
  data_frame_dat_12_mux000228 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_frame_dat_10_mux0000,
      I1 => N206,
      I2 => data_frame_dat(12),
      I3 => N7,
      LO => data_frame_dat_12_mux0002_map10
    );
  data_frame_dat_10_mux000235 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => YCnt(2),
      I1 => N203,
      I2 => data_frame_dat(10),
      I3 => N7,
      LO => data_frame_dat_10_mux0002_map12
    );
  data_frame_dat_8_mux000236 : LUT4_L
    generic map(
      INIT => X"E200"
    )
    port map (
      I0 => XCnt_L(8),
      I1 => pg_ctrl_i_DiagMode_0_770,
      I2 => YCnt(0),
      I3 => N200,
      LO => data_frame_dat_8_mux0002_map12
    );
  data_frame_dat_15_mux000243 : LUT4_L
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => data_frame_dat_15_mux0002_map4,
      I1 => data_frame_dat(15),
      I2 => N7,
      I3 => data_frame_dat_15_mux0002_map10,
      LO => data_frame_dat_15_mux0002_map13
    );
  data_frame_dat_13_mux000243 : LUT4_L
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => data_frame_dat_13_mux0002_map4,
      I1 => data_frame_dat(13),
      I2 => N7,
      I3 => data_frame_dat_13_mux0002_map10,
      LO => data_frame_dat_13_mux0002_map13
    );
  data_frame_dat_4_mux000359 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_frame_dat(4),
      I1 => N7,
      I2 => XCnt_L(4),
      I3 => N1251,
      LO => data_frame_dat_4_mux0003_map16
    );
  data_frame_dat_3_mux000359 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_frame_dat(3),
      I1 => N7,
      I2 => XCnt_L(3),
      I3 => N1251,
      LO => data_frame_dat_3_mux0003_map16
    );
  data_frame_dat_2_mux000359 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_frame_dat(2),
      I1 => N7,
      I2 => XCnt_L(2),
      I3 => N1251,
      LO => data_frame_dat_2_mux0003_map16
    );
  data_frame_dat_1_mux000359 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => XCnt_L(1),
      I1 => data_frame_dat(1),
      I2 => N7,
      I3 => N1251,
      LO => data_frame_dat_1_mux0003_map16
    );
  data_frame_dat_0_mux000359 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => XCnt_L(0),
      I1 => data_frame_dat(0),
      I2 => N7,
      I3 => N1251,
      LO => data_frame_dat_0_mux0003_map16
    );
  use_ext_input_or00001 : LUT4_D
    generic map(
      INIT => X"200C"
    )
    port map (
      I0 => PG_CTRL_DiagMode(0),
      I1 => PG_CTRL_DiagMode(3),
      I2 => PG_CTRL_DiagMode(2),
      I3 => PG_CTRL_DiagMode(1),
      LO => N4377,
      O => use_ext_input
    );
  Madd_YCnt_add0000_xor_6_12 : LUT4_D
    generic map(
      INIT => X"AA6A"
    )
    port map (
      I0 => YCnt(6),
      I1 => YCnt(5),
      I2 => YCnt(4),
      I3 => N185,
      LO => N4378,
      O => YCnt_add0000_6_Q
    );
  TagCnt_L_not0002_SW0 : LUT3_L
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => bip0_58,
      I1 => N149,
      I2 => N551,
      LO => N3871
    );
  Madd_YCnt_add0000_xor_6_111 : LUT3_L
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => YCnt(4),
      I1 => YCnt(5),
      I2 => N185,
      LO => N511
    );
  Madd_YCnt_add0000_xor_4_111 : LUT4_D
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => YCnt(3),
      I1 => YCnt(2),
      I2 => YCnt(1),
      I3 => YCnt(0),
      LO => N4379,
      O => N185
    );
  TagCnt_not00027 : LUT3_L
    generic map(
      INIT => X"B3"
    )
    port map (
      I0 => RX_LL_MOSI_EOF,
      I1 => bip0_58,
      I2 => use_ext_input,
      LO => TagCnt_not0002_map4
    );
  ZCnt_L_mux0002_22_11 : LUT2_D
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => use_ext_input,
      I1 => Mcompar_ZCnt_cmp_gt0000_cy(23),
      LO => N4380,
      O => N1431
    );
  TagCnt_not000260_SW0 : LUT4_L
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => N149,
      I1 => TagCnt_not0002_map1,
      I2 => N551,
      I3 => TagCnt_not0002_map9,
      LO => N4104
    );
  XCnt_not00028 : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => use_ext_input,
      I1 => bip0_58,
      I2 => Mcompar_ZCnt_cmp_gt0000_cy(23),
      LO => XCnt_not0002_map4
    );
  done_v_not000124 : LUT4_L
    generic map(
      INIT => X"AA20"
    )
    port map (
      I0 => TagCnt_not0002_map16,
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => N1431,
      I3 => done_v_not0001_map7,
      LO => done_v_not0001_map10
    );
  ZCnt_not00023 : LUT3_L
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => N180,
      I2 => N164,
      LO => ZCnt_not0002_map2
    );
  Madd_YCnt_add0000_xor_4_1_SW1 : LUT2_L
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => YCnt(1),
      I1 => YCnt(0),
      LO => N4107
    );
  Madd_YCnt_add0000_xor_8_1_SW2 : LUT4_L
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => N3906,
      I1 => YCnt(5),
      I2 => YCnt(4),
      I3 => N185,
      LO => N4109
    );
  YCnt_not000225 : LUT4_L
    generic map(
      INIT => X"3310"
    )
    port map (
      I0 => Mcompar_XCnt_cmp_gt0000_cy(9),
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => N180,
      I3 => YCnt_not0002_map6,
      LO => YCnt_not0002_map8
    );
  Mcompar_YCnt_cmp_gt0000_cy_9_Q : LUT3_D
    generic map(
      INIT => X"B2"
    )
    port map (
      I0 => pg_ctrl_i_YSize_9_793,
      I1 => YCnt_add0000_9_Q,
      I2 => Mcompar_YCnt_cmp_gt0000_cy(8),
      LO => N4381,
      O => Mcompar_YCnt_cmp_gt0000_cy(9)
    );
  data_frame_dat_29_mux000118 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => YCnt(5),
      I1 => N203,
      I2 => data_frame_dat(29),
      I3 => N7,
      LO => data_frame_dat_29_mux0001_map8
    );
  data_frame_dat_27_mux000118 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => YCnt(3),
      I1 => N203,
      I2 => data_frame_dat(27),
      I3 => N7,
      LO => data_frame_dat_27_mux0001_map8
    );
  data_frame_dat_7_mux000354_SW0 : LUT4_L
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => RX_LL_MOSI_DATA(7),
      I1 => N176,
      I2 => data_frame_dat_7_mux0003_map6,
      I3 => data_frame_dat_7_mux0003_map0,
      LO => N4157
    );
  data_frame_dat_6_mux000354_SW0 : LUT4_L
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => RX_LL_MOSI_DATA(6),
      I1 => N176,
      I2 => data_frame_dat_6_mux0003_map6,
      I3 => data_frame_dat_6_mux0003_map0,
      LO => N4159
    );
  data_frame_dat_5_mux000354_SW0 : LUT4_L
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => RX_LL_MOSI_DATA(5),
      I1 => N176,
      I2 => data_frame_dat_5_mux0003_map6,
      I3 => data_frame_dat_5_mux0003_map0,
      LO => N4161
    );
  data_frame_dat_20_mux00036 : LUT4_L
    generic map(
      INIT => X"AE0C"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_20_746,
      I1 => TagCnt(4),
      I2 => N431,
      I3 => N192,
      LO => data_frame_dat_20_mux0003_map3
    );
  data_frame_dat_19_mux00036 : LUT4_L
    generic map(
      INIT => X"AE0C"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_19_747,
      I1 => TagCnt(3),
      I2 => N431,
      I3 => N192,
      LO => data_frame_dat_19_mux0003_map3
    );
  data_frame_dat_18_mux00036 : LUT4_L
    generic map(
      INIT => X"AE0C"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_18_748,
      I1 => TagCnt(2),
      I2 => N431,
      I3 => N192,
      LO => data_frame_dat_18_mux0003_map3
    );
  data_frame_dat_17_mux00036 : LUT4_L
    generic map(
      INIT => X"AE0C"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_17_749,
      I1 => TagCnt(1),
      I2 => N431,
      I3 => N192,
      LO => data_frame_dat_17_mux0003_map3
    );
  data_frame_dat_16_mux00036 : LUT4_L
    generic map(
      INIT => X"AE0C"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_16_750,
      I1 => TagCnt(0),
      I2 => N431,
      I3 => N192,
      LO => data_frame_dat_16_mux0003_map3
    );
  data_frame_dat_5_mux000314 : LUT3_D
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => use_ext_input,
      I2 => done_v_or0010,
      LO => N4382,
      O => N145
    );
  data_frame_dat_30_mux000116 : LUT3_D
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => YCnt(6),
      I1 => data_frame_dat_0_cmp_eq0003,
      I2 => N145,
      LO => N4383,
      O => data_frame_dat_14_mux0002_map13
    );
  data_frame_dat_5_mux000321 : LUT3_D
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => use_ext_input,
      I2 => done_v_or0010,
      LO => N4384,
      O => N176
    );
  Mmux_data_array0_4_mux00003011 : LUT4_D
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_7_79,
      I1 => N1211,
      I2 => N189,
      I3 => N761,
      LO => N4385,
      O => N132
    );
  Mmux_data_array0_4_mux00002641 : LUT4_D
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_3_83,
      I1 => N1211,
      I2 => N189,
      I3 => N761,
      LO => N4386,
      O => N133
    );
  data_frame_dat_9_mux000263 : LUT4_L
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => YCnt(4),
      I1 => N145,
      I2 => data_frame_dat_0_or0004,
      I3 => data_frame_dat_9_mux0002_map17,
      LO => data_frame_dat_9_mux0002_map18
    );
  control_eof_2_mux00006 : LUT4_L
    generic map(
      INIT => X"F8F0"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_298,
      I1 => pg_ctrl_i_FrameType_7_293,
      I2 => N4189,
      I3 => N189,
      LO => control_eof_2_mux0000_map3
    );
  diag_cnt_mux0000_0_1_SW0 : LUT4_L
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => diag_cnt_or0001,
      I1 => Mcompar_diag_cnt_cmp_lt0000_cy(4),
      I2 => diag_cnt_or0000_45,
      I3 => Acq_Number_or0001,
      LO => N2347
    );
  TagCnt_L_mux0000_0_11 : LUT2_D
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => done_v_or0010,
      LO => N4387,
      O => N431
    );
  data_frame_dat_14_mux000222 : LUT4_D
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => data_frame_dat_0_or0004,
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => use_ext_input,
      I3 => done_v_or0010,
      LO => N4388,
      O => N206
    );
  Mmux_data_array0_5_mux00001321 : LUT3_D
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_298,
      I1 => pg_ctrl_i_FrameType_7_293,
      I2 => N189,
      LO => N4389,
      O => N204
    );
  Mmux_data_array0_7_mux000028_SW1 : LUT4_L
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_8_5_589,
      I1 => ctrl_fip_61,
      I2 => pg_ctrl_i_Trig_42,
      I3 => N1181,
      LO => N4232
    );
  Mmux_data_array0_7_mux000027_SW1 : LUT4_L
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_8_4_590,
      I1 => ctrl_fip_61,
      I2 => pg_ctrl_i_Trig_42,
      I3 => N1181,
      LO => N4234
    );
  Mmux_data_array0_7_mux000014_SW1 : LUT4_L
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_8_21_573,
      I1 => ctrl_fip_61,
      I2 => pg_ctrl_i_Trig_42,
      I3 => N1181,
      LO => N4236
    );
  Mmux_data_array0_7_mux000011_SW1 : LUT4_L
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_8_19_575,
      I1 => ctrl_fip_61,
      I2 => pg_ctrl_i_Trig_42,
      I3 => N1181,
      LO => N4238
    );
  Mmux_data_array0_7_mux000010_SW1 : LUT4_L
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_8_18_576,
      I1 => ctrl_fip_61,
      I2 => pg_ctrl_i_Trig_42,
      I3 => N1181,
      LO => N4240
    );
  Mmux_data_array0_6_mux000026_SW1 : LUT4_L
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_7_3_560,
      I1 => ctrl_fip_61,
      I2 => pg_ctrl_i_Trig_42,
      I3 => N1181,
      LO => N4242
    );
  data_frame_dat_14_mux000227 : LUT4_L
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_14_752,
      I1 => N4253,
      I2 => N192,
      I3 => data_frame_dat_14_mux0002_map6,
      LO => data_frame_dat_14_mux0002_map9
    );
  Mmux_data_array0_4_mux00006_SW1 : LUT4_L
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_14_72,
      I1 => pg_ctrl_i_FrameType_0_298,
      I2 => pg_ctrl_i_FrameType_7_293,
      I3 => N189,
      LO => N4255
    );
  data_frame_eof_not0001111 : LUT3_D
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => data_fip_54,
      I1 => pg_ctrl_i_Trig_42,
      I2 => data_frame_eof_59,
      LO => N4390,
      O => N471
    );
  Mmux_data_array_2_mux00011101 : LUT2_D
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => conf_fip_56,
      I1 => pg_ctrl_i_Trig_42,
      LO => N4391,
      O => N11
    );
  Mmux_data_array0_4_mux000013112 : LUT2_D
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_293,
      I1 => pg_ctrl_i_FrameType_0_298,
      LO => N4392,
      O => N1211
    );
  Mmux_data_array0_10_mux00001121 : LUT4_D
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_298,
      I1 => pg_ctrl_i_FrameType_7_293,
      I2 => data_array0_10_and0000,
      I3 => control_eof_12_not0001_map1,
      LO => N4393,
      O => N781
    );
  Mmux_data_array0_10_mux00002611 : LUT4_D
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_298,
      I1 => pg_ctrl_i_FrameType_7_293,
      I2 => data_array0_10_and0000,
      I3 => control_eof_12_not0001_map1,
      LO => N4394,
      O => N811
    );
  ctrl_frame_dat_mux0000_27_17 : LUT4_L
    generic map(
      INIT => X"00F8"
    )
    port map (
      I0 => data_array0_1_4_195,
      I1 => N791,
      I2 => ctrl_frame_dat_mux0000_26_map4,
      I3 => control_eof_12_not0001_map1,
      LO => ctrl_frame_dat_mux0000_27_map7
    );
  ctrl_frame_dat_mux0000_26_17 : LUT4_L
    generic map(
      INIT => X"00F8"
    )
    port map (
      I0 => data_array0_1_5_194,
      I1 => N791,
      I2 => ctrl_frame_dat_mux0000_26_map4,
      I3 => control_eof_12_not0001_map1,
      LO => ctrl_frame_dat_mux0000_26_map7
    );
  DONE_mux000115 : LUT4_L
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => pg_ctrl_i_Trig_42,
      I1 => conf_fip_56,
      I2 => Diag_State_FFd2_821,
      I3 => Acq_Number_or0001,
      LO => DONE_mux0001_map6
    );
  ctrl_frame_dat_mux0000_6_19 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_1_25_174,
      I1 => N771,
      I2 => data_array0_1_and0000,
      I3 => ctrl_frame_dat_mux0000_6_map5,
      LO => ctrl_frame_dat_mux0000_6_map7
    );
  pg_ctrl_i_FrameType_mux0001_7_11 : LUT3_D
    generic map(
      INIT => X"F9"
    )
    port map (
      I0 => PG_CTRL_DiagMode(1),
      I1 => PG_CTRL_DiagMode(2),
      I2 => PG_CTRL_DiagMode(3),
      LO => N4395,
      O => N261
    );
  Mmux_data_array0_5_mux00007_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_5_15_484,
      I1 => data_array0_6_15_516,
      I2 => N1072,
      I3 => control_eof_12_not0001_map1,
      LO => N1921
    );
  Mmux_data_array0_5_mux00006_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_5_14_485,
      I1 => data_array0_6_14_517,
      I2 => N1072,
      I3 => control_eof_12_not0001_map1,
      LO => N1923
    );
  Mmux_data_array0_5_mux00005_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_5_13_486,
      I1 => data_array0_6_13_518,
      I2 => N1072,
      I3 => control_eof_12_not0001_map1,
      LO => N1925
    );
  Mmux_data_array0_5_mux00004_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_5_12_487,
      I1 => data_array0_6_12_519,
      I2 => N1072,
      I3 => control_eof_12_not0001_map1,
      LO => N1927
    );
  Mmux_data_array0_5_mux00003_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_5_11_488,
      I1 => data_array0_6_11_520,
      I2 => N1072,
      I3 => control_eof_12_not0001_map1,
      LO => N1931
    );
  Mmux_data_array0_5_mux000028_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_5_5_494,
      I1 => data_array0_6_5_526,
      I2 => N1072,
      I3 => control_eof_12_not0001_map1,
      LO => N1933
    );
  Mmux_data_array0_5_mux000027_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_5_4_495,
      I1 => data_array0_6_4_527,
      I2 => N1072,
      I3 => control_eof_12_not0001_map1,
      LO => N1935
    );
  Mmux_data_array0_5_mux00002_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_5_10_489,
      I1 => data_array0_6_10_521,
      I2 => N1072,
      I3 => control_eof_12_not0001_map1,
      LO => N1937
    );
  Mmux_data_array0_5_mux000015_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_5_22_477,
      I1 => data_array0_6_22_509,
      I2 => N1072,
      I3 => control_eof_12_not0001_map1,
      LO => N1939
    );
  Mmux_data_array0_5_mux000012_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_5_1_498,
      I1 => data_array0_6_1_530,
      I2 => N1072,
      I3 => control_eof_12_not0001_map1,
      LO => N1941
    );
  Mmux_data_array0_5_mux000010_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_5_18_481,
      I1 => data_array0_6_18_513,
      I2 => N1072,
      I3 => control_eof_12_not0001_map1,
      LO => N1943
    );
  Mmux_data_array0_4_mux00003_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_11_456,
      I1 => data_array0_5_11_488,
      I2 => N1072,
      I3 => control_eof_12_not0001_map1,
      LO => N1947
    );
  Mmux_data_array0_4_mux000028_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_5_462,
      I1 => data_array0_5_5_494,
      I2 => N1072,
      I3 => control_eof_12_not0001_map1,
      LO => N1949
    );
  Mmux_data_array0_4_mux000011_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_19_448,
      I1 => data_array0_5_19_480,
      I2 => N1072,
      I3 => control_eof_12_not0001_map1,
      LO => N1951
    );
  Mmux_data_array0_4_mux000010_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_18_449,
      I1 => data_array0_5_18_481,
      I2 => N1072,
      I3 => control_eof_12_not0001_map1,
      LO => N1953
    );
  control_sof_mux0000111 : LUT2_D
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_298,
      I1 => pg_ctrl_i_FrameType_7_293,
      LO => N4396,
      O => N262
    );
  Acq_Number_mux0000_0_160 : LUT4_L
    generic map(
      INIT => X"A8E8"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_297,
      I1 => pg_ctrl_i_FrameType_7_293,
      I2 => pg_ctrl_i_FrameType_0_298,
      I3 => Acq_Number_or0001,
      LO => Acq_Number_mux0000_0_1_map19
    );
  pg_ctrl_i_Trig_mux000114 : LUT4_L
    generic map(
      INIT => X"0C08"
    )
    port map (
      I0 => DONE_and0000,
      I1 => pg_ctrl_i_Trig_42,
      I2 => Diag_State_FFd2_821,
      I3 => Diag_State_FFd1_822,
      LO => pg_ctrl_i_Trig_mux0001_map7
    );
  pg_ctrl_i_FrameType_mux0001_7_65 : LUT3_L
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => PG_CTRL_FrameType(0),
      I1 => N611,
      I2 => N261,
      LO => pg_ctrl_i_FrameType_mux0001_7_map19
    );
  control_eof_12_not000111 : LUT2_D
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_5_295,
      I1 => pg_ctrl_i_FrameType_6_294,
      LO => N4397,
      O => data_array0_1_and0000
    );
  pg_ctrl_i_FrameType_mux0001_6_38 : LUT4_L
    generic map(
      INIT => X"EFCD"
    )
    port map (
      I0 => Diag_State_FFd1_822,
      I1 => Diag_State_FFd2_821,
      I2 => DONE_and0000,
      I3 => pg_ctrl_i_FrameType_mux0001_6_map8,
      LO => pg_ctrl_i_FrameType_mux0001_6_map14
    );
  Diag_State_FFd2_In4 : LUT4_L
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => conf_fip_56,
      I1 => ctrl_fip_61,
      I2 => data_fip_54,
      I3 => pg_ctrl_i_Trig_42,
      LO => Diag_State_FFd2_In_map2
    );
  data_frame_dat_26_mux000197 : LUT4_L
    generic map(
      INIT => X"F800"
    )
    port map (
      I0 => YCnt(2),
      I1 => data_frame_dat_0_cmp_eq0003,
      I2 => data_frame_dat_26_mux0001_map19,
      I3 => N145,
      LO => data_frame_dat_26_mux0001_map22
    );
  Diag_State_FFd2_In14 : LUT4_D
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => PG_CTRL_DiagMode(0),
      I1 => PG_CTRL_DiagMode(3),
      I2 => PG_CTRL_DiagMode(1),
      I3 => PG_CTRL_DiagMode(2),
      LO => N4398,
      O => N541
    );
  data_frame_dat_25_mux000135 : LUT4_L
    generic map(
      INIT => X"C0EA"
    )
    port map (
      I0 => ZCnt(1),
      I1 => data_frame_dat_25_mux0001_map6,
      I2 => N145,
      I3 => N431,
      LO => data_frame_dat_25_mux0001_map10
    );
  YCnt_mux0002_9_SW0 : LUT4_L
    generic map(
      INIT => X"AAEA"
    )
    port map (
      I0 => done_v_or0010,
      I1 => RX_LL_MOSI_EOF,
      I2 => use_ext_input,
      I3 => bip0_58,
      LO => N2909
    );
  data_frame_dat_11_mux000240 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => YCnt(3),
      I1 => data_frame_dat_11_mux0002_map12,
      I2 => N203,
      I3 => N206,
      LO => data_frame_dat_11_mux0002_map14
    );
  data_frame_dat_31_mux00012 : LUT3_L
    generic map(
      INIT => X"EC"
    )
    port map (
      I0 => data_frame_dat(31),
      I1 => N952,
      I2 => N291,
      LO => data_frame_dat_31_mux0001_map1
    );
  XCnt_L_mux0001_0_11 : LUT2_D
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => done_v_or0010,
      I1 => Mcompar_XCnt_cmp_gt0000_cy(9),
      LO => N4399,
      O => N421
    );
  YCnt_mux0002_8_1 : LUT4_D
    generic map(
      INIT => X"0704"
    )
    port map (
      I0 => RX_LL_MOSI_EOF,
      I1 => N3855,
      I2 => done_v_or0010,
      I3 => Mcompar_YCnt_cmp_gt0000_cy(9),
      LO => N4400,
      O => N183
    );
  ZCnt_mux0002_0_2 : LUT4_D
    generic map(
      INIT => X"0704"
    )
    port map (
      I0 => RX_LL_MOSI_EOF,
      I1 => N3897,
      I2 => done_v_or0010,
      I3 => Mcompar_ZCnt_cmp_gt0000_cy(23),
      LO => N4401,
      O => N177
    );
  ZCnt_L_mux0002_16_21 : LUT4_D
    generic map(
      INIT => X"0704"
    )
    port map (
      I0 => RX_LL_MOSI_EOF,
      I1 => use_ext_input,
      I2 => done_v_or0010,
      I3 => Mcompar_ZCnt_cmp_gt0000_cy(23),
      LO => N4402,
      O => N1212
    );
  data_frame_dat_24_mux000154_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_frame_dat_24_mux0001_map9,
      I1 => RX_LL_MOSI_DATA(24),
      I2 => N145,
      I3 => N176,
      LO => N4113
    );
  Diag_State_FFd2_In128 : LUT4_L
    generic map(
      INIT => X"4062"
    )
    port map (
      I0 => Diag_State_FFd2_821,
      I1 => Diag_State_FFd1_822,
      I2 => N4125,
      I3 => pg_ctrl_i_Trig_or0000_48,
      LO => Diag_State_FFd2_In_map34
    );
  Mmux_data_array0_9_mux00002942_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N771,
      I1 => data_array0_9_6_619,
      LO => N4129
    );
  Mmux_data_array0_9_mux00002342_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N771,
      I1 => data_array0_9_2_623,
      LO => N4131
    );
  Mmux_data_array0_7_mux0000742_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N771,
      I1 => data_array0_7_15_548,
      LO => N4133
    );
  Mmux_data_array0_7_mux0000542_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N771,
      I1 => data_array0_7_13_550,
      LO => N4135
    );
  Mmux_data_array0_7_mux00002942_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N771,
      I1 => data_array0_7_6_557,
      LO => N4139
    );
  data_frame_dat_15_mux000265 : LUT2_D
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => done_v_or0010,
      LO => N4403,
      O => data_frame_dat_13_mux0002_map22
    );
  config_eof_10_mux0000_SW0 : LUT4_L
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => config_eof(10),
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => config_eof(11),
      LO => N1891
    );
  diag_cnt_or0000_SW0 : LUT3_L
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_5_295,
      I1 => pg_ctrl_i_FrameType_6_294,
      I2 => pg_ctrl_i_FrameType_2_296,
      LO => N2345
    );
  XCnt_L_not0002_SW1 : LUT4_L
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => use_ext_input,
      I1 => bip0_58,
      I2 => TX_LL_MOSI_SOF_or0000_inv,
      I3 => data_frame_eof_59,
      LO => N4165
    );
  XCnt_L_mux0001_9_3 : LUT4_D
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => XCnt_L(3),
      I1 => N4167,
      I2 => done_v_or0010,
      I3 => Mcompar_XCnt_cmp_gt0000_cy(9),
      LO => N4404,
      O => N932
    );
  ZCnt_L_mux0002_22_SW1 : LUT2_L
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => done_v_or0010,
      I1 => ZCnt_L(1),
      LO => N4169
    );
  RX_LL_MISO_BUSY_SW1 : LUT4_L
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => TX_LL_MISO_BUSY,
      I1 => data_frame_eof_59,
      I2 => data_fip_54,
      I3 => TX_LL_MISO_AFULL,
      LO => N4173
    );
  diag_cnt_mux0000_0_2_SW0 : LUT4_L
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => Diag_State_FFd1_822,
      I1 => Diag_State_FFd2_821,
      I2 => data_fip_54,
      I3 => ctrl_fip_61,
      LO => N2140
    );
  data_frame_dat_24_mux000132 : LUT4_D
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_297,
      I1 => data_array0_1_and0000,
      I2 => N1412,
      I3 => done_v_or0010,
      LO => N4405,
      O => N952
    );
  pg_ctrl_i_FrameType_mux0001_5_30 : LUT4_L
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => PG_CTRL_Trig,
      I1 => N541,
      I2 => pg_ctrl_i_FrameType_mux0001_5_map8,
      I3 => pg_ctrl_i_FrameType_mux0001_5_map3,
      LO => pg_ctrl_i_FrameType_mux0001_5_map10
    );
  Mmux_data_array0_4_mux0000265 : LUT4_D
    generic map(
      INIT => X"1050"
    )
    port map (
      I0 => ctrl_fip_61,
      I1 => data_array0_1_and0000,
      I2 => pg_ctrl_i_Trig_42,
      I3 => N4181,
      LO => N4406,
      O => N1162
    );
  Mmux_data_array0_3_mux0000113 : LUT4_D
    generic map(
      INIT => X"3010"
    )
    port map (
      I0 => N4183,
      I1 => ctrl_fip_61,
      I2 => pg_ctrl_i_Trig_42,
      I3 => N601,
      LO => N4407,
      O => N1072
    );
  Acq_Number_mux0000_0_3 : LUT4_D
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_6_294,
      I1 => pg_ctrl_i_FrameType_5_295,
      I2 => Acq_Number_or0001,
      I3 => N4191,
      LO => N4408,
      O => N147
    );
  Acq_Number_mux0000_0_129_SW0 : LUT4_L
    generic map(
      INIT => X"6664"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_2_296,
      I1 => pg_ctrl_i_FrameType_0_298,
      I2 => data_fip_54,
      I3 => ctrl_fip_61,
      LO => N4196
    );
  Madd_YCnt_add0000_xor_9_1_SW0 : LUT4_L
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => YCnt(6),
      I1 => YCnt(5),
      I2 => YCnt(4),
      I3 => YCnt(8),
      LO => N4200
    );
  pg_ctrl_i_FrameType_mux0001_0_11 : LUT4_D
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => Diag_State_FFd1_822,
      I1 => PG_CTRL_Trig,
      I2 => N541,
      I3 => Diag_State_FFd2_821,
      LO => N4409,
      O => N611
    );
  data_frame_dat_16_mux000311 : LUT4_D
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => data_frame_dat_0_or0005,
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => use_ext_input,
      I3 => done_v_or0010,
      LO => N4410,
      O => N1241
    );
  ZCnt_not000211 : LUT3_D
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => RX_LL_MOSI_DVAL,
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => use_ext_input,
      LO => N4411,
      O => N191
    );
  done_v_not000131 : LUT4_D
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => data_frame_eof_59,
      I1 => TX_LL_MISO_BUSY,
      I2 => Mcompar_done_v_cmp_lt0000_cy(15),
      I3 => TX_LL_MISO_AFULL,
      LO => N4412,
      O => N149
    );

end STRUCTURE;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;
-- Library elements added by std2rec from file D:\Telops\Common_HDL\Common_Projects\CAMEL\Pattern_gen\Active-hdl\compile\PatGen_32_WB.vhd
library IEEE;
use IEEE.std_logic_1164.all;
library Common_HDL; 
use Common_HDL.Telops.all;
library work;
use work.DPB_define.all;
use work.CAMEL_define.all;

entity PatGen_32_WB is
  port (
    FPGA_ID : in STD_LOGIC := 'X'; 
--   TX_LL_MOSI_SUPPORT_BUSY : out STD_LOGIC; 
    CLK : in STD_LOGIC := 'X'; 
--   TX_LL_MOSI_EOF : out STD_LOGIC; 
--   TX_LL_MISO_BUSY : in STD_LOGIC := 'X'; 
--   TX_LL_MISO_AFULL : in STD_LOGIC := 'X'; 
    ARESET : in STD_LOGIC := 'X'; 
--   WB_MOSI_WE : in STD_LOGIC := 'X'; 
--   TX_LL_MOSI_DVAL : out STD_LOGIC; 
--   WB_MISO_ACK : out STD_LOGIC; 
--   WB_MOSI_STB : in STD_LOGIC := 'X'; 
--   TX_LL_MOSI_SOF : out STD_LOGIC; 
--   WB_MOSI_CYC : in STD_LOGIC := 'X'; 
--   WB_MISO_DAT : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
--   TX_LL_MOSI_DREM : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
--   TX_LL_MOSI_DATA : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
--   WB_MOSI_ADR : in STD_LOGIC_VECTOR ( 11 downto 0 ); 
    WB_MOSI : in t_wb_mosi;
    WB_MISO : out t_wb_miso;
    TX_LL_MISO : in t_ll_miso;
    TX_LL_MOSI : out t_ll_mosi32
--   WB_MOSI_DAT : in STD_LOGIC_VECTOR ( 15 downto 0 ) 
  );
end PatGen_32_WB;

architecture STRUCTURE of PatGen_32_WB is
   -- Aliases added by std2rec.
   alias WB_MOSI_STB : STD_LOGIC  is WB_MOSI.STB;
   alias WB_MOSI_DAT : STD_LOGIC_VECTOR ( 15 downto 0 )  is WB_MOSI.DAT;
   alias WB_MOSI_ADR : STD_LOGIC_VECTOR ( 11 downto 0 ) is WB_MOSI.ADR;
   alias WB_MOSI_CYC : STD_LOGIC  is WB_MOSI.CYC;
   alias WB_MOSI_WE : STD_LOGIC  is WB_MOSI.WE;
   alias WB_MISO_DAT : STD_LOGIC_VECTOR ( 15 downto 0 ) is WB_MISO.DAT;
   alias WB_MISO_ACK : STD_LOGIC is WB_MISO.ACK;
   alias TX_LL_MISO_AFULL : STD_LOGIC  is TX_LL_MISO.AFULL;
   alias TX_LL_MISO_BUSY : STD_LOGIC  is TX_LL_MISO.BUSY;
   alias TX_LL_MOSI_EOF : STD_LOGIC is TX_LL_MOSI.EOF;
   alias TX_LL_MOSI_SUPPORT_BUSY : STD_LOGIC is TX_LL_MOSI.SUPPORT_BUSY;
   alias TX_LL_MOSI_SOF : STD_LOGIC is TX_LL_MOSI.SOF;
   alias TX_LL_MOSI_DREM : STD_LOGIC_VECTOR ( 1 downto 0 ) is TX_LL_MOSI.DREM;
   alias TX_LL_MOSI_DATA : STD_LOGIC_VECTOR ( 31 downto 0 ) is TX_LL_MOSI.DATA;
   alias TX_LL_MOSI_DVAL : STD_LOGIC is TX_LL_MOSI.DVAL;
  component pattern_gen_32
    port (
      TX_LL_MOSI_SUPPORT_BUSY : out STD_LOGIC; 
      CLK : in STD_LOGIC := 'X'; 
      TX_LL_MOSI_EOF : out STD_LOGIC; 
      RX_LL_MOSI_SOF : in STD_LOGIC := 'X'; 
      TX_LL_MISO_BUSY : in STD_LOGIC := 'X'; 
      RX_LL_MOSI_EOF : in STD_LOGIC := 'X'; 
      RX_LL_MOSI_DVAL : in STD_LOGIC := 'X'; 
      RX_LL_MISO_AFULL : out STD_LOGIC; 
      TX_LL_MISO_AFULL : in STD_LOGIC := 'X'; 
      USE_EXTERNAL_INPUT : in STD_LOGIC := 'X'; 
      DONE : out STD_LOGIC; 
      ARESET : in STD_LOGIC := 'X'; 
      PG_CTRL_Trig : in STD_LOGIC := 'X'; 
      TX_LL_MOSI_DVAL : out STD_LOGIC; 
      RX_LL_MOSI_SUPPORT_BUSY : in STD_LOGIC := 'X'; 
      RX_LL_MISO_BUSY : out STD_LOGIC; 
      TX_LL_MOSI_SOF : out STD_LOGIC; 
      ODD_EVENn : in STD_LOGIC := 'X'; 
      TX_LL_MOSI_DREM : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      TX_LL_MOSI_DATA : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
      RX_LL_MOSI_DATA : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
      CLINK_CONF_CLinkMode : in STD_LOGIC_VECTOR ( 4 downto 0 ); 
      PG_CTRL_XSize : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
      CLINK_CONF_FValSize : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      CLINK_CONF_Valid : in STD_LOGIC_VECTOR ( 0 downto 0 ); 
      CLINK_CONF_HeaderSize : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      PG_CTRL_PayloadSize : in STD_LOGIC_VECTOR ( 23 downto 0 ); 
      CLINK_CONF_LValPause : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      PG_CTRL_FrameType : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
      PG_CTRL_YSize : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
      PG_CTRL_ImagePause : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      CLINK_CONF_FramesPerCube : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      PG_CTRL_ZSize : in STD_LOGIC_VECTOR ( 23 downto 0 ); 
      PG_CTRL_IMGSIZE : in STD_LOGIC_VECTOR ( 19 downto 0 ); 
      PG_CTRL_ROM_Z_START : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      PG_CTRL_DiagSize : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      CLINK_CONF_HeaderVersion : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
      PG_CTRL_TagSize : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
      CLINK_CONF_LValSize : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      PG_CTRL_ROM_INIT_INDEX : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      RX_LL_MOSI_DREM : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
      DP_CONF_ARRAY32 : in STD_LOGIC_VECTOR2 ( 18 downto 1 , 31 downto 0 ); 
      PG_CTRL_DiagMode : in STD_LOGIC_VECTOR ( 3 downto 0 ) 
    );
  end component;
  component igm_generator
    port (
      CLK : in STD_LOGIC := 'X'; 
      TX_MOSI_DVAL : out STD_LOGIC; 
      PG_CONFIG_Trig : in STD_LOGIC := 'X'; 
      TX_MISO_AFULL : in STD_LOGIC := 'X'; 
      TX_MOSI_SUPPORT_BUSY : out STD_LOGIC; 
      TX_MOSI_SOF : out STD_LOGIC; 
      TX_MOSI_EOF : out STD_LOGIC; 
      ARESET : in STD_LOGIC := 'X'; 
      TX_MISO_BUSY : in STD_LOGIC := 'X'; 
      TX_MOSI_DREM : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      TX_MOSI_DATA : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
      PG_CONFIG_PayloadSize : in STD_LOGIC_VECTOR ( 23 downto 0 ); 
      PG_CONFIG_ZSize : in STD_LOGIC_VECTOR ( 23 downto 0 ); 
      PG_CONFIG_ImagePause : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      PG_CONFIG_FrameType : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
      PG_CONFIG_IMGSIZE : in STD_LOGIC_VECTOR ( 19 downto 0 ); 
      PG_CONFIG_ROM_Z_START : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      PG_CONFIG_TagSize : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
      PG_CONFIG_XSize : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
      PG_CONFIG_DiagSize : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      PG_CONFIG_YSize : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
      PG_CONFIG_ROM_INIT_INDEX : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      PG_CONFIG_DiagMode : in STD_LOGIC_VECTOR ( 3 downto 0 ) 
    );
  end component;
  component PatGen_WB_interface
    port (
      FPGA_ID : in STD_LOGIC := 'X'; 
      CLK : in STD_LOGIC := 'X'; 
      KERNEL_DONE : in STD_LOGIC := 'X'; 
      DONE : out STD_LOGIC; 
      ARESET : in STD_LOGIC := 'X'; 
      PG_CTRL_Trig : out STD_LOGIC; 
      WB_MOSI_WE : in STD_LOGIC := 'X'; 
      WB_MISO_ACK : out STD_LOGIC; 
      WB_MOSI_STB : in STD_LOGIC := 'X'; 
      WB_MOSI_CYC : in STD_LOGIC := 'X'; 
      ODD_EVENn : out STD_LOGIC; 
      PG_CTRL_XSize : out STD_LOGIC_VECTOR ( 9 downto 0 ); 
      PG_CTRL_PayloadSize : out STD_LOGIC_VECTOR ( 23 downto 0 ); 
      WB_MISO_DAT : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
      PG_CTRL_FrameType : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
      PG_CTRL_YSize : out STD_LOGIC_VECTOR ( 9 downto 0 ); 
      PG_CTRL_ImagePause : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
      PG_CTRL_ZSize : out STD_LOGIC_VECTOR ( 23 downto 0 ); 
      PG_CTRL_IMGSIZE : out STD_LOGIC_VECTOR ( 19 downto 0 ); 
      PG_CTRL_ROM_Z_START : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
      PG_CTRL_DiagSize : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
      PG_CTRL_TagSize : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
      PG_CTRL_ROM_INIT_INDEX : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
      DP_CONF_ARRAY32 : out STD_LOGIC_VECTOR2 ( 18 downto 1 , 31 downto 0 ); 
      PG_CTRL_DiagMode : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
      WB_MOSI_ADR : in STD_LOGIC_VECTOR ( 11 downto 0 ); 
      WB_MOSI_DAT : in STD_LOGIC_VECTOR ( 15 downto 0 ) 
    );
  end component;
  signal NET378 : STD_LOGIC; 
  signal NET9167_SOF : STD_LOGIC; 
  signal NET9167_DVAL : STD_LOGIC; 
  signal NET9167_EOF : STD_LOGIC; 
  signal NET9167_SUPPORT_BUSY : STD_LOGIC; 
  signal NET9163_BUSY : STD_LOGIC; 
  signal NET9163_AFULL : STD_LOGIC; 
  signal PG_CTRL_Trig : STD_LOGIC; 
  signal NET219 : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal N3 : STD_LOGIC; 
  signal NLW_WB_DONE_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_USE_EXTERNAL_INPUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_CLinkMode_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_CLinkMode_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_CLinkMode_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_CLinkMode_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_CLinkMode_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FValSize_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FValSize_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FValSize_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FValSize_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FValSize_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FValSize_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FValSize_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FValSize_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FValSize_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FValSize_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FValSize_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FValSize_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FValSize_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FValSize_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FValSize_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FValSize_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_Valid_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderSize_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderSize_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderSize_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderSize_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderSize_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderSize_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderSize_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderSize_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderSize_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderSize_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderSize_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderSize_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderSize_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderSize_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderSize_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderSize_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValPause_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValPause_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValPause_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValPause_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValPause_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValPause_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValPause_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValPause_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValPause_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValPause_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValPause_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValPause_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValPause_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValPause_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValPause_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValPause_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FramesPerCube_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FramesPerCube_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FramesPerCube_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FramesPerCube_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FramesPerCube_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FramesPerCube_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FramesPerCube_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FramesPerCube_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FramesPerCube_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FramesPerCube_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FramesPerCube_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FramesPerCube_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FramesPerCube_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FramesPerCube_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FramesPerCube_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FramesPerCube_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderVersion_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderVersion_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderVersion_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderVersion_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValSize_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValSize_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValSize_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValSize_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValSize_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValSize_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValSize_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValSize_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValSize_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValSize_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValSize_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValSize_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValSize_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValSize_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValSize_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValSize_0_UNCONNECTED : STD_LOGIC; 
  signal PG_CTRL_DiagMode : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal PG_CTRL_ZSize : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal PG_CTRL_XSize : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal PG_CTRL_YSize : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal PG_CTRL_TagSize : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal PG_CTRL_DiagSize : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal PG_CTRL_PayloadSize : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal PG_CTRL_ImagePause : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal PG_CTRL_ROM_Z_START : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal PG_CTRL_ROM_INIT_INDEX : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal PG_CTRL_IMGSIZE : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal PG_CTRL_FrameType : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal NET9167_DATA : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal NET9167_DREM : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal NET9261 : STD_LOGIC_VECTOR2 ( 18 downto 1 , 31 downto 0 ); 
begin
  CORE : pattern_gen_32
    port map (
      TX_LL_MOSI_SUPPORT_BUSY => TX_LL_MOSI_SUPPORT_BUSY,
      CLK => CLK,
      TX_LL_MOSI_EOF => TX_LL_MOSI_EOF,
      RX_LL_MOSI_SOF => NET9167_SOF,
      TX_LL_MISO_BUSY => TX_LL_MISO_BUSY,
      RX_LL_MOSI_EOF => NET9167_EOF,
      RX_LL_MOSI_DVAL => NET9167_DVAL,
      RX_LL_MISO_AFULL => NET9163_AFULL,
      TX_LL_MISO_AFULL => TX_LL_MISO_AFULL,
      USE_EXTERNAL_INPUT => NLW_CORE_USE_EXTERNAL_INPUT_UNCONNECTED,
      DONE => NET219,
      ARESET => ARESET,
      PG_CTRL_Trig => PG_CTRL_Trig,
      TX_LL_MOSI_DVAL => TX_LL_MOSI_DVAL,
      RX_LL_MOSI_SUPPORT_BUSY => NET9167_SUPPORT_BUSY,
      RX_LL_MISO_BUSY => NET9163_BUSY,
      TX_LL_MOSI_SOF => TX_LL_MOSI_SOF,
      ODD_EVENn => NET378,
      TX_LL_MOSI_DREM(1) => TX_LL_MOSI_DREM(1),
      TX_LL_MOSI_DREM(0) => TX_LL_MOSI_DREM(0),
      TX_LL_MOSI_DATA(31) => TX_LL_MOSI_DATA(31),
      TX_LL_MOSI_DATA(30) => TX_LL_MOSI_DATA(30),
      TX_LL_MOSI_DATA(29) => TX_LL_MOSI_DATA(29),
      TX_LL_MOSI_DATA(28) => TX_LL_MOSI_DATA(28),
      TX_LL_MOSI_DATA(27) => TX_LL_MOSI_DATA(27),
      TX_LL_MOSI_DATA(26) => TX_LL_MOSI_DATA(26),
      TX_LL_MOSI_DATA(25) => TX_LL_MOSI_DATA(25),
      TX_LL_MOSI_DATA(24) => TX_LL_MOSI_DATA(24),
      TX_LL_MOSI_DATA(23) => TX_LL_MOSI_DATA(23),
      TX_LL_MOSI_DATA(22) => TX_LL_MOSI_DATA(22),
      TX_LL_MOSI_DATA(21) => TX_LL_MOSI_DATA(21),
      TX_LL_MOSI_DATA(20) => TX_LL_MOSI_DATA(20),
      TX_LL_MOSI_DATA(19) => TX_LL_MOSI_DATA(19),
      TX_LL_MOSI_DATA(18) => TX_LL_MOSI_DATA(18),
      TX_LL_MOSI_DATA(17) => TX_LL_MOSI_DATA(17),
      TX_LL_MOSI_DATA(16) => TX_LL_MOSI_DATA(16),
      TX_LL_MOSI_DATA(15) => TX_LL_MOSI_DATA(15),
      TX_LL_MOSI_DATA(14) => TX_LL_MOSI_DATA(14),
      TX_LL_MOSI_DATA(13) => TX_LL_MOSI_DATA(13),
      TX_LL_MOSI_DATA(12) => TX_LL_MOSI_DATA(12),
      TX_LL_MOSI_DATA(11) => TX_LL_MOSI_DATA(11),
      TX_LL_MOSI_DATA(10) => TX_LL_MOSI_DATA(10),
      TX_LL_MOSI_DATA(9) => TX_LL_MOSI_DATA(9),
      TX_LL_MOSI_DATA(8) => TX_LL_MOSI_DATA(8),
      TX_LL_MOSI_DATA(7) => TX_LL_MOSI_DATA(7),
      TX_LL_MOSI_DATA(6) => TX_LL_MOSI_DATA(6),
      TX_LL_MOSI_DATA(5) => TX_LL_MOSI_DATA(5),
      TX_LL_MOSI_DATA(4) => TX_LL_MOSI_DATA(4),
      TX_LL_MOSI_DATA(3) => TX_LL_MOSI_DATA(3),
      TX_LL_MOSI_DATA(2) => TX_LL_MOSI_DATA(2),
      TX_LL_MOSI_DATA(1) => TX_LL_MOSI_DATA(1),
      TX_LL_MOSI_DATA(0) => TX_LL_MOSI_DATA(0),
      RX_LL_MOSI_DATA(31) => NET9167_DATA(31),
      RX_LL_MOSI_DATA(30) => NET9167_DATA(30),
      RX_LL_MOSI_DATA(29) => NET9167_DATA(29),
      RX_LL_MOSI_DATA(28) => NET9167_DATA(28),
      RX_LL_MOSI_DATA(27) => NET9167_DATA(27),
      RX_LL_MOSI_DATA(26) => NET9167_DATA(26),
      RX_LL_MOSI_DATA(25) => NET9167_DATA(25),
      RX_LL_MOSI_DATA(24) => NET9167_DATA(24),
      RX_LL_MOSI_DATA(23) => NET9167_DATA(23),
      RX_LL_MOSI_DATA(22) => NET9167_DATA(22),
      RX_LL_MOSI_DATA(21) => NET9167_DATA(21),
      RX_LL_MOSI_DATA(20) => NET9167_DATA(20),
      RX_LL_MOSI_DATA(19) => NET9167_DATA(19),
      RX_LL_MOSI_DATA(18) => NET9167_DATA(18),
      RX_LL_MOSI_DATA(17) => NET9167_DATA(17),
      RX_LL_MOSI_DATA(16) => NET9167_DATA(16),
      RX_LL_MOSI_DATA(15) => NET9167_DATA(15),
      RX_LL_MOSI_DATA(14) => NET9167_DATA(14),
      RX_LL_MOSI_DATA(13) => NET9167_DATA(13),
      RX_LL_MOSI_DATA(12) => NET9167_DATA(12),
      RX_LL_MOSI_DATA(11) => NET9167_DATA(11),
      RX_LL_MOSI_DATA(10) => NET9167_DATA(10),
      RX_LL_MOSI_DATA(9) => NET9167_DATA(9),
      RX_LL_MOSI_DATA(8) => NET9167_DATA(8),
      RX_LL_MOSI_DATA(7) => NET9167_DATA(7),
      RX_LL_MOSI_DATA(6) => NET9167_DATA(6),
      RX_LL_MOSI_DATA(5) => NET9167_DATA(5),
      RX_LL_MOSI_DATA(4) => NET9167_DATA(4),
      RX_LL_MOSI_DATA(3) => NET9167_DATA(3),
      RX_LL_MOSI_DATA(2) => NET9167_DATA(2),
      RX_LL_MOSI_DATA(1) => NET9167_DATA(1),
      RX_LL_MOSI_DATA(0) => NET9167_DATA(0),
      CLINK_CONF_CLinkMode(4) => NLW_CORE_CLINK_CONF_CLinkMode_4_UNCONNECTED,
      CLINK_CONF_CLinkMode(3) => NLW_CORE_CLINK_CONF_CLinkMode_3_UNCONNECTED,
      CLINK_CONF_CLinkMode(2) => NLW_CORE_CLINK_CONF_CLinkMode_2_UNCONNECTED,
      CLINK_CONF_CLinkMode(1) => NLW_CORE_CLINK_CONF_CLinkMode_1_UNCONNECTED,
      CLINK_CONF_CLinkMode(0) => NLW_CORE_CLINK_CONF_CLinkMode_0_UNCONNECTED,
      PG_CTRL_XSize(9) => PG_CTRL_XSize(9),
      PG_CTRL_XSize(8) => PG_CTRL_XSize(8),
      PG_CTRL_XSize(7) => PG_CTRL_XSize(7),
      PG_CTRL_XSize(6) => PG_CTRL_XSize(6),
      PG_CTRL_XSize(5) => PG_CTRL_XSize(5),
      PG_CTRL_XSize(4) => PG_CTRL_XSize(4),
      PG_CTRL_XSize(3) => PG_CTRL_XSize(3),
      PG_CTRL_XSize(2) => PG_CTRL_XSize(2),
      PG_CTRL_XSize(1) => PG_CTRL_XSize(1),
      PG_CTRL_XSize(0) => PG_CTRL_XSize(0),
      CLINK_CONF_FValSize(15) => NLW_CORE_CLINK_CONF_FValSize_15_UNCONNECTED,
      CLINK_CONF_FValSize(14) => NLW_CORE_CLINK_CONF_FValSize_14_UNCONNECTED,
      CLINK_CONF_FValSize(13) => NLW_CORE_CLINK_CONF_FValSize_13_UNCONNECTED,
      CLINK_CONF_FValSize(12) => NLW_CORE_CLINK_CONF_FValSize_12_UNCONNECTED,
      CLINK_CONF_FValSize(11) => NLW_CORE_CLINK_CONF_FValSize_11_UNCONNECTED,
      CLINK_CONF_FValSize(10) => NLW_CORE_CLINK_CONF_FValSize_10_UNCONNECTED,
      CLINK_CONF_FValSize(9) => NLW_CORE_CLINK_CONF_FValSize_9_UNCONNECTED,
      CLINK_CONF_FValSize(8) => NLW_CORE_CLINK_CONF_FValSize_8_UNCONNECTED,
      CLINK_CONF_FValSize(7) => NLW_CORE_CLINK_CONF_FValSize_7_UNCONNECTED,
      CLINK_CONF_FValSize(6) => NLW_CORE_CLINK_CONF_FValSize_6_UNCONNECTED,
      CLINK_CONF_FValSize(5) => NLW_CORE_CLINK_CONF_FValSize_5_UNCONNECTED,
      CLINK_CONF_FValSize(4) => NLW_CORE_CLINK_CONF_FValSize_4_UNCONNECTED,
      CLINK_CONF_FValSize(3) => NLW_CORE_CLINK_CONF_FValSize_3_UNCONNECTED,
      CLINK_CONF_FValSize(2) => NLW_CORE_CLINK_CONF_FValSize_2_UNCONNECTED,
      CLINK_CONF_FValSize(1) => NLW_CORE_CLINK_CONF_FValSize_1_UNCONNECTED,
      CLINK_CONF_FValSize(0) => NLW_CORE_CLINK_CONF_FValSize_0_UNCONNECTED,
      CLINK_CONF_Valid(0) => NLW_CORE_CLINK_CONF_Valid_0_UNCONNECTED,
      CLINK_CONF_HeaderSize(15) => NLW_CORE_CLINK_CONF_HeaderSize_15_UNCONNECTED,
      CLINK_CONF_HeaderSize(14) => NLW_CORE_CLINK_CONF_HeaderSize_14_UNCONNECTED,
      CLINK_CONF_HeaderSize(13) => NLW_CORE_CLINK_CONF_HeaderSize_13_UNCONNECTED,
      CLINK_CONF_HeaderSize(12) => NLW_CORE_CLINK_CONF_HeaderSize_12_UNCONNECTED,
      CLINK_CONF_HeaderSize(11) => NLW_CORE_CLINK_CONF_HeaderSize_11_UNCONNECTED,
      CLINK_CONF_HeaderSize(10) => NLW_CORE_CLINK_CONF_HeaderSize_10_UNCONNECTED,
      CLINK_CONF_HeaderSize(9) => NLW_CORE_CLINK_CONF_HeaderSize_9_UNCONNECTED,
      CLINK_CONF_HeaderSize(8) => NLW_CORE_CLINK_CONF_HeaderSize_8_UNCONNECTED,
      CLINK_CONF_HeaderSize(7) => NLW_CORE_CLINK_CONF_HeaderSize_7_UNCONNECTED,
      CLINK_CONF_HeaderSize(6) => NLW_CORE_CLINK_CONF_HeaderSize_6_UNCONNECTED,
      CLINK_CONF_HeaderSize(5) => NLW_CORE_CLINK_CONF_HeaderSize_5_UNCONNECTED,
      CLINK_CONF_HeaderSize(4) => NLW_CORE_CLINK_CONF_HeaderSize_4_UNCONNECTED,
      CLINK_CONF_HeaderSize(3) => NLW_CORE_CLINK_CONF_HeaderSize_3_UNCONNECTED,
      CLINK_CONF_HeaderSize(2) => NLW_CORE_CLINK_CONF_HeaderSize_2_UNCONNECTED,
      CLINK_CONF_HeaderSize(1) => NLW_CORE_CLINK_CONF_HeaderSize_1_UNCONNECTED,
      CLINK_CONF_HeaderSize(0) => NLW_CORE_CLINK_CONF_HeaderSize_0_UNCONNECTED,
      PG_CTRL_PayloadSize(23) => PG_CTRL_PayloadSize(23),
      PG_CTRL_PayloadSize(22) => PG_CTRL_PayloadSize(22),
      PG_CTRL_PayloadSize(21) => PG_CTRL_PayloadSize(21),
      PG_CTRL_PayloadSize(20) => PG_CTRL_PayloadSize(20),
      PG_CTRL_PayloadSize(19) => PG_CTRL_PayloadSize(19),
      PG_CTRL_PayloadSize(18) => PG_CTRL_PayloadSize(18),
      PG_CTRL_PayloadSize(17) => PG_CTRL_PayloadSize(17),
      PG_CTRL_PayloadSize(16) => PG_CTRL_PayloadSize(16),
      PG_CTRL_PayloadSize(15) => PG_CTRL_PayloadSize(15),
      PG_CTRL_PayloadSize(14) => PG_CTRL_PayloadSize(14),
      PG_CTRL_PayloadSize(13) => PG_CTRL_PayloadSize(13),
      PG_CTRL_PayloadSize(12) => PG_CTRL_PayloadSize(12),
      PG_CTRL_PayloadSize(11) => PG_CTRL_PayloadSize(11),
      PG_CTRL_PayloadSize(10) => PG_CTRL_PayloadSize(10),
      PG_CTRL_PayloadSize(9) => PG_CTRL_PayloadSize(9),
      PG_CTRL_PayloadSize(8) => PG_CTRL_PayloadSize(8),
      PG_CTRL_PayloadSize(7) => PG_CTRL_PayloadSize(7),
      PG_CTRL_PayloadSize(6) => PG_CTRL_PayloadSize(6),
      PG_CTRL_PayloadSize(5) => PG_CTRL_PayloadSize(5),
      PG_CTRL_PayloadSize(4) => PG_CTRL_PayloadSize(4),
      PG_CTRL_PayloadSize(3) => PG_CTRL_PayloadSize(3),
      PG_CTRL_PayloadSize(2) => PG_CTRL_PayloadSize(2),
      PG_CTRL_PayloadSize(1) => PG_CTRL_PayloadSize(1),
      PG_CTRL_PayloadSize(0) => PG_CTRL_PayloadSize(0),
      CLINK_CONF_LValPause(15) => NLW_CORE_CLINK_CONF_LValPause_15_UNCONNECTED,
      CLINK_CONF_LValPause(14) => NLW_CORE_CLINK_CONF_LValPause_14_UNCONNECTED,
      CLINK_CONF_LValPause(13) => NLW_CORE_CLINK_CONF_LValPause_13_UNCONNECTED,
      CLINK_CONF_LValPause(12) => NLW_CORE_CLINK_CONF_LValPause_12_UNCONNECTED,
      CLINK_CONF_LValPause(11) => NLW_CORE_CLINK_CONF_LValPause_11_UNCONNECTED,
      CLINK_CONF_LValPause(10) => NLW_CORE_CLINK_CONF_LValPause_10_UNCONNECTED,
      CLINK_CONF_LValPause(9) => NLW_CORE_CLINK_CONF_LValPause_9_UNCONNECTED,
      CLINK_CONF_LValPause(8) => NLW_CORE_CLINK_CONF_LValPause_8_UNCONNECTED,
      CLINK_CONF_LValPause(7) => NLW_CORE_CLINK_CONF_LValPause_7_UNCONNECTED,
      CLINK_CONF_LValPause(6) => NLW_CORE_CLINK_CONF_LValPause_6_UNCONNECTED,
      CLINK_CONF_LValPause(5) => NLW_CORE_CLINK_CONF_LValPause_5_UNCONNECTED,
      CLINK_CONF_LValPause(4) => NLW_CORE_CLINK_CONF_LValPause_4_UNCONNECTED,
      CLINK_CONF_LValPause(3) => NLW_CORE_CLINK_CONF_LValPause_3_UNCONNECTED,
      CLINK_CONF_LValPause(2) => NLW_CORE_CLINK_CONF_LValPause_2_UNCONNECTED,
      CLINK_CONF_LValPause(1) => NLW_CORE_CLINK_CONF_LValPause_1_UNCONNECTED,
      CLINK_CONF_LValPause(0) => NLW_CORE_CLINK_CONF_LValPause_0_UNCONNECTED,
      PG_CTRL_FrameType(7) => PG_CTRL_FrameType(7),
      PG_CTRL_FrameType(6) => PG_CTRL_FrameType(6),
      PG_CTRL_FrameType(5) => PG_CTRL_FrameType(5),
      PG_CTRL_FrameType(4) => PG_CTRL_FrameType(4),
      PG_CTRL_FrameType(3) => PG_CTRL_FrameType(3),
      PG_CTRL_FrameType(2) => PG_CTRL_FrameType(2),
      PG_CTRL_FrameType(1) => PG_CTRL_FrameType(1),
      PG_CTRL_FrameType(0) => PG_CTRL_FrameType(0),
      PG_CTRL_YSize(9) => PG_CTRL_YSize(9),
      PG_CTRL_YSize(8) => PG_CTRL_YSize(8),
      PG_CTRL_YSize(7) => PG_CTRL_YSize(7),
      PG_CTRL_YSize(6) => PG_CTRL_YSize(6),
      PG_CTRL_YSize(5) => PG_CTRL_YSize(5),
      PG_CTRL_YSize(4) => PG_CTRL_YSize(4),
      PG_CTRL_YSize(3) => PG_CTRL_YSize(3),
      PG_CTRL_YSize(2) => PG_CTRL_YSize(2),
      PG_CTRL_YSize(1) => PG_CTRL_YSize(1),
      PG_CTRL_YSize(0) => PG_CTRL_YSize(0),
      PG_CTRL_ImagePause(15) => PG_CTRL_ImagePause(15),
      PG_CTRL_ImagePause(14) => PG_CTRL_ImagePause(14),
      PG_CTRL_ImagePause(13) => PG_CTRL_ImagePause(13),
      PG_CTRL_ImagePause(12) => PG_CTRL_ImagePause(12),
      PG_CTRL_ImagePause(11) => PG_CTRL_ImagePause(11),
      PG_CTRL_ImagePause(10) => PG_CTRL_ImagePause(10),
      PG_CTRL_ImagePause(9) => PG_CTRL_ImagePause(9),
      PG_CTRL_ImagePause(8) => PG_CTRL_ImagePause(8),
      PG_CTRL_ImagePause(7) => PG_CTRL_ImagePause(7),
      PG_CTRL_ImagePause(6) => PG_CTRL_ImagePause(6),
      PG_CTRL_ImagePause(5) => PG_CTRL_ImagePause(5),
      PG_CTRL_ImagePause(4) => PG_CTRL_ImagePause(4),
      PG_CTRL_ImagePause(3) => PG_CTRL_ImagePause(3),
      PG_CTRL_ImagePause(2) => PG_CTRL_ImagePause(2),
      PG_CTRL_ImagePause(1) => PG_CTRL_ImagePause(1),
      PG_CTRL_ImagePause(0) => PG_CTRL_ImagePause(0),
      CLINK_CONF_FramesPerCube(15) => NLW_CORE_CLINK_CONF_FramesPerCube_15_UNCONNECTED,
      CLINK_CONF_FramesPerCube(14) => NLW_CORE_CLINK_CONF_FramesPerCube_14_UNCONNECTED,
      CLINK_CONF_FramesPerCube(13) => NLW_CORE_CLINK_CONF_FramesPerCube_13_UNCONNECTED,
      CLINK_CONF_FramesPerCube(12) => NLW_CORE_CLINK_CONF_FramesPerCube_12_UNCONNECTED,
      CLINK_CONF_FramesPerCube(11) => NLW_CORE_CLINK_CONF_FramesPerCube_11_UNCONNECTED,
      CLINK_CONF_FramesPerCube(10) => NLW_CORE_CLINK_CONF_FramesPerCube_10_UNCONNECTED,
      CLINK_CONF_FramesPerCube(9) => NLW_CORE_CLINK_CONF_FramesPerCube_9_UNCONNECTED,
      CLINK_CONF_FramesPerCube(8) => NLW_CORE_CLINK_CONF_FramesPerCube_8_UNCONNECTED,
      CLINK_CONF_FramesPerCube(7) => NLW_CORE_CLINK_CONF_FramesPerCube_7_UNCONNECTED,
      CLINK_CONF_FramesPerCube(6) => NLW_CORE_CLINK_CONF_FramesPerCube_6_UNCONNECTED,
      CLINK_CONF_FramesPerCube(5) => NLW_CORE_CLINK_CONF_FramesPerCube_5_UNCONNECTED,
      CLINK_CONF_FramesPerCube(4) => NLW_CORE_CLINK_CONF_FramesPerCube_4_UNCONNECTED,
      CLINK_CONF_FramesPerCube(3) => NLW_CORE_CLINK_CONF_FramesPerCube_3_UNCONNECTED,
      CLINK_CONF_FramesPerCube(2) => NLW_CORE_CLINK_CONF_FramesPerCube_2_UNCONNECTED,
      CLINK_CONF_FramesPerCube(1) => NLW_CORE_CLINK_CONF_FramesPerCube_1_UNCONNECTED,
      CLINK_CONF_FramesPerCube(0) => NLW_CORE_CLINK_CONF_FramesPerCube_0_UNCONNECTED,
      PG_CTRL_ZSize(23) => PG_CTRL_ZSize(23),
      PG_CTRL_ZSize(22) => PG_CTRL_ZSize(22),
      PG_CTRL_ZSize(21) => PG_CTRL_ZSize(21),
      PG_CTRL_ZSize(20) => PG_CTRL_ZSize(20),
      PG_CTRL_ZSize(19) => PG_CTRL_ZSize(19),
      PG_CTRL_ZSize(18) => PG_CTRL_ZSize(18),
      PG_CTRL_ZSize(17) => PG_CTRL_ZSize(17),
      PG_CTRL_ZSize(16) => PG_CTRL_ZSize(16),
      PG_CTRL_ZSize(15) => PG_CTRL_ZSize(15),
      PG_CTRL_ZSize(14) => PG_CTRL_ZSize(14),
      PG_CTRL_ZSize(13) => PG_CTRL_ZSize(13),
      PG_CTRL_ZSize(12) => PG_CTRL_ZSize(12),
      PG_CTRL_ZSize(11) => PG_CTRL_ZSize(11),
      PG_CTRL_ZSize(10) => PG_CTRL_ZSize(10),
      PG_CTRL_ZSize(9) => PG_CTRL_ZSize(9),
      PG_CTRL_ZSize(8) => PG_CTRL_ZSize(8),
      PG_CTRL_ZSize(7) => PG_CTRL_ZSize(7),
      PG_CTRL_ZSize(6) => PG_CTRL_ZSize(6),
      PG_CTRL_ZSize(5) => PG_CTRL_ZSize(5),
      PG_CTRL_ZSize(4) => PG_CTRL_ZSize(4),
      PG_CTRL_ZSize(3) => PG_CTRL_ZSize(3),
      PG_CTRL_ZSize(2) => PG_CTRL_ZSize(2),
      PG_CTRL_ZSize(1) => PG_CTRL_ZSize(1),
      PG_CTRL_ZSize(0) => PG_CTRL_ZSize(0),
      PG_CTRL_IMGSIZE(19) => PG_CTRL_IMGSIZE(19),
      PG_CTRL_IMGSIZE(18) => PG_CTRL_IMGSIZE(18),
      PG_CTRL_IMGSIZE(17) => PG_CTRL_IMGSIZE(17),
      PG_CTRL_IMGSIZE(16) => PG_CTRL_IMGSIZE(16),
      PG_CTRL_IMGSIZE(15) => PG_CTRL_IMGSIZE(15),
      PG_CTRL_IMGSIZE(14) => PG_CTRL_IMGSIZE(14),
      PG_CTRL_IMGSIZE(13) => PG_CTRL_IMGSIZE(13),
      PG_CTRL_IMGSIZE(12) => PG_CTRL_IMGSIZE(12),
      PG_CTRL_IMGSIZE(11) => PG_CTRL_IMGSIZE(11),
      PG_CTRL_IMGSIZE(10) => PG_CTRL_IMGSIZE(10),
      PG_CTRL_IMGSIZE(9) => PG_CTRL_IMGSIZE(9),
      PG_CTRL_IMGSIZE(8) => PG_CTRL_IMGSIZE(8),
      PG_CTRL_IMGSIZE(7) => PG_CTRL_IMGSIZE(7),
      PG_CTRL_IMGSIZE(6) => PG_CTRL_IMGSIZE(6),
      PG_CTRL_IMGSIZE(5) => PG_CTRL_IMGSIZE(5),
      PG_CTRL_IMGSIZE(4) => PG_CTRL_IMGSIZE(4),
      PG_CTRL_IMGSIZE(3) => PG_CTRL_IMGSIZE(3),
      PG_CTRL_IMGSIZE(2) => PG_CTRL_IMGSIZE(2),
      PG_CTRL_IMGSIZE(1) => PG_CTRL_IMGSIZE(1),
      PG_CTRL_IMGSIZE(0) => PG_CTRL_IMGSIZE(0),
      PG_CTRL_ROM_Z_START(15) => PG_CTRL_ROM_Z_START(15),
      PG_CTRL_ROM_Z_START(14) => PG_CTRL_ROM_Z_START(14),
      PG_CTRL_ROM_Z_START(13) => PG_CTRL_ROM_Z_START(13),
      PG_CTRL_ROM_Z_START(12) => PG_CTRL_ROM_Z_START(12),
      PG_CTRL_ROM_Z_START(11) => PG_CTRL_ROM_Z_START(11),
      PG_CTRL_ROM_Z_START(10) => PG_CTRL_ROM_Z_START(10),
      PG_CTRL_ROM_Z_START(9) => PG_CTRL_ROM_Z_START(9),
      PG_CTRL_ROM_Z_START(8) => PG_CTRL_ROM_Z_START(8),
      PG_CTRL_ROM_Z_START(7) => PG_CTRL_ROM_Z_START(7),
      PG_CTRL_ROM_Z_START(6) => PG_CTRL_ROM_Z_START(6),
      PG_CTRL_ROM_Z_START(5) => PG_CTRL_ROM_Z_START(5),
      PG_CTRL_ROM_Z_START(4) => PG_CTRL_ROM_Z_START(4),
      PG_CTRL_ROM_Z_START(3) => PG_CTRL_ROM_Z_START(3),
      PG_CTRL_ROM_Z_START(2) => PG_CTRL_ROM_Z_START(2),
      PG_CTRL_ROM_Z_START(1) => PG_CTRL_ROM_Z_START(1),
      PG_CTRL_ROM_Z_START(0) => PG_CTRL_ROM_Z_START(0),
      PG_CTRL_DiagSize(15) => PG_CTRL_DiagSize(15),
      PG_CTRL_DiagSize(14) => PG_CTRL_DiagSize(14),
      PG_CTRL_DiagSize(13) => PG_CTRL_DiagSize(13),
      PG_CTRL_DiagSize(12) => PG_CTRL_DiagSize(12),
      PG_CTRL_DiagSize(11) => PG_CTRL_DiagSize(11),
      PG_CTRL_DiagSize(10) => PG_CTRL_DiagSize(10),
      PG_CTRL_DiagSize(9) => PG_CTRL_DiagSize(9),
      PG_CTRL_DiagSize(8) => PG_CTRL_DiagSize(8),
      PG_CTRL_DiagSize(7) => PG_CTRL_DiagSize(7),
      PG_CTRL_DiagSize(6) => PG_CTRL_DiagSize(6),
      PG_CTRL_DiagSize(5) => PG_CTRL_DiagSize(5),
      PG_CTRL_DiagSize(4) => PG_CTRL_DiagSize(4),
      PG_CTRL_DiagSize(3) => PG_CTRL_DiagSize(3),
      PG_CTRL_DiagSize(2) => PG_CTRL_DiagSize(2),
      PG_CTRL_DiagSize(1) => PG_CTRL_DiagSize(1),
      PG_CTRL_DiagSize(0) => PG_CTRL_DiagSize(0),
      CLINK_CONF_HeaderVersion(3) => NLW_CORE_CLINK_CONF_HeaderVersion_3_UNCONNECTED,
      CLINK_CONF_HeaderVersion(2) => NLW_CORE_CLINK_CONF_HeaderVersion_2_UNCONNECTED,
      CLINK_CONF_HeaderVersion(1) => NLW_CORE_CLINK_CONF_HeaderVersion_1_UNCONNECTED,
      CLINK_CONF_HeaderVersion(0) => NLW_CORE_CLINK_CONF_HeaderVersion_0_UNCONNECTED,
      PG_CTRL_TagSize(7) => PG_CTRL_TagSize(7),
      PG_CTRL_TagSize(6) => PG_CTRL_TagSize(6),
      PG_CTRL_TagSize(5) => PG_CTRL_TagSize(5),
      PG_CTRL_TagSize(4) => PG_CTRL_TagSize(4),
      PG_CTRL_TagSize(3) => PG_CTRL_TagSize(3),
      PG_CTRL_TagSize(2) => PG_CTRL_TagSize(2),
      PG_CTRL_TagSize(1) => PG_CTRL_TagSize(1),
      PG_CTRL_TagSize(0) => PG_CTRL_TagSize(0),
      CLINK_CONF_LValSize(15) => NLW_CORE_CLINK_CONF_LValSize_15_UNCONNECTED,
      CLINK_CONF_LValSize(14) => NLW_CORE_CLINK_CONF_LValSize_14_UNCONNECTED,
      CLINK_CONF_LValSize(13) => NLW_CORE_CLINK_CONF_LValSize_13_UNCONNECTED,
      CLINK_CONF_LValSize(12) => NLW_CORE_CLINK_CONF_LValSize_12_UNCONNECTED,
      CLINK_CONF_LValSize(11) => NLW_CORE_CLINK_CONF_LValSize_11_UNCONNECTED,
      CLINK_CONF_LValSize(10) => NLW_CORE_CLINK_CONF_LValSize_10_UNCONNECTED,
      CLINK_CONF_LValSize(9) => NLW_CORE_CLINK_CONF_LValSize_9_UNCONNECTED,
      CLINK_CONF_LValSize(8) => NLW_CORE_CLINK_CONF_LValSize_8_UNCONNECTED,
      CLINK_CONF_LValSize(7) => NLW_CORE_CLINK_CONF_LValSize_7_UNCONNECTED,
      CLINK_CONF_LValSize(6) => NLW_CORE_CLINK_CONF_LValSize_6_UNCONNECTED,
      CLINK_CONF_LValSize(5) => NLW_CORE_CLINK_CONF_LValSize_5_UNCONNECTED,
      CLINK_CONF_LValSize(4) => NLW_CORE_CLINK_CONF_LValSize_4_UNCONNECTED,
      CLINK_CONF_LValSize(3) => NLW_CORE_CLINK_CONF_LValSize_3_UNCONNECTED,
      CLINK_CONF_LValSize(2) => NLW_CORE_CLINK_CONF_LValSize_2_UNCONNECTED,
      CLINK_CONF_LValSize(1) => NLW_CORE_CLINK_CONF_LValSize_1_UNCONNECTED,
      CLINK_CONF_LValSize(0) => NLW_CORE_CLINK_CONF_LValSize_0_UNCONNECTED,
      PG_CTRL_ROM_INIT_INDEX(15) => PG_CTRL_ROM_INIT_INDEX(15),
      PG_CTRL_ROM_INIT_INDEX(14) => PG_CTRL_ROM_INIT_INDEX(14),
      PG_CTRL_ROM_INIT_INDEX(13) => PG_CTRL_ROM_INIT_INDEX(13),
      PG_CTRL_ROM_INIT_INDEX(12) => PG_CTRL_ROM_INIT_INDEX(12),
      PG_CTRL_ROM_INIT_INDEX(11) => PG_CTRL_ROM_INIT_INDEX(11),
      PG_CTRL_ROM_INIT_INDEX(10) => PG_CTRL_ROM_INIT_INDEX(10),
      PG_CTRL_ROM_INIT_INDEX(9) => PG_CTRL_ROM_INIT_INDEX(9),
      PG_CTRL_ROM_INIT_INDEX(8) => PG_CTRL_ROM_INIT_INDEX(8),
      PG_CTRL_ROM_INIT_INDEX(7) => PG_CTRL_ROM_INIT_INDEX(7),
      PG_CTRL_ROM_INIT_INDEX(6) => PG_CTRL_ROM_INIT_INDEX(6),
      PG_CTRL_ROM_INIT_INDEX(5) => PG_CTRL_ROM_INIT_INDEX(5),
      PG_CTRL_ROM_INIT_INDEX(4) => PG_CTRL_ROM_INIT_INDEX(4),
      PG_CTRL_ROM_INIT_INDEX(3) => PG_CTRL_ROM_INIT_INDEX(3),
      PG_CTRL_ROM_INIT_INDEX(2) => PG_CTRL_ROM_INIT_INDEX(2),
      PG_CTRL_ROM_INIT_INDEX(1) => PG_CTRL_ROM_INIT_INDEX(1),
      PG_CTRL_ROM_INIT_INDEX(0) => PG_CTRL_ROM_INIT_INDEX(0),
      RX_LL_MOSI_DREM(1) => NET9167_DREM(1),
      RX_LL_MOSI_DREM(0) => NET9167_DREM(0),
      DP_CONF_ARRAY32(18, 31) => NET9261(18, 31),
      DP_CONF_ARRAY32(18, 30) => NET9261(18, 30),
      DP_CONF_ARRAY32(18, 29) => NET9261(18, 29),
      DP_CONF_ARRAY32(18, 28) => NET9261(18, 28),
      DP_CONF_ARRAY32(18, 27) => NET9261(18, 27),
      DP_CONF_ARRAY32(18, 26) => NET9261(18, 26),
      DP_CONF_ARRAY32(18, 25) => NET9261(18, 25),
      DP_CONF_ARRAY32(18, 24) => NET9261(18, 24),
      DP_CONF_ARRAY32(18, 23) => NET9261(18, 23),
      DP_CONF_ARRAY32(18, 22) => NET9261(18, 22),
      DP_CONF_ARRAY32(18, 21) => NET9261(18, 21),
      DP_CONF_ARRAY32(18, 20) => NET9261(18, 20),
      DP_CONF_ARRAY32(18, 19) => NET9261(18, 19),
      DP_CONF_ARRAY32(18, 18) => NET9261(18, 18),
      DP_CONF_ARRAY32(18, 17) => NET9261(18, 17),
      DP_CONF_ARRAY32(18, 16) => NET9261(18, 16),
      DP_CONF_ARRAY32(18, 15) => NET9261(18, 15),
      DP_CONF_ARRAY32(18, 14) => NET9261(18, 14),
      DP_CONF_ARRAY32(18, 13) => NET9261(18, 13),
      DP_CONF_ARRAY32(18, 12) => NET9261(18, 12),
      DP_CONF_ARRAY32(18, 11) => NET9261(18, 11),
      DP_CONF_ARRAY32(18, 10) => NET9261(18, 10),
      DP_CONF_ARRAY32(18, 9) => NET9261(18, 9),
      DP_CONF_ARRAY32(18, 8) => NET9261(18, 8),
      DP_CONF_ARRAY32(18, 7) => NET9261(18, 7),
      DP_CONF_ARRAY32(18, 6) => NET9261(18, 6),
      DP_CONF_ARRAY32(18, 5) => NET9261(18, 5),
      DP_CONF_ARRAY32(18, 4) => NET9261(18, 4),
      DP_CONF_ARRAY32(18, 3) => NET9261(18, 3),
      DP_CONF_ARRAY32(18, 2) => NET9261(18, 2),
      DP_CONF_ARRAY32(18, 1) => NET9261(18, 1),
      DP_CONF_ARRAY32(18, 0) => NET9261(18, 0),
      DP_CONF_ARRAY32(17, 31) => NET9261(17, 31),
      DP_CONF_ARRAY32(17, 30) => NET9261(17, 30),
      DP_CONF_ARRAY32(17, 29) => NET9261(17, 29),
      DP_CONF_ARRAY32(17, 28) => NET9261(17, 28),
      DP_CONF_ARRAY32(17, 27) => NET9261(17, 27),
      DP_CONF_ARRAY32(17, 26) => NET9261(17, 26),
      DP_CONF_ARRAY32(17, 25) => NET9261(17, 25),
      DP_CONF_ARRAY32(17, 24) => NET9261(17, 24),
      DP_CONF_ARRAY32(17, 23) => NET9261(17, 23),
      DP_CONF_ARRAY32(17, 22) => NET9261(17, 22),
      DP_CONF_ARRAY32(17, 21) => NET9261(17, 21),
      DP_CONF_ARRAY32(17, 20) => NET9261(17, 20),
      DP_CONF_ARRAY32(17, 19) => NET9261(17, 19),
      DP_CONF_ARRAY32(17, 18) => NET9261(17, 18),
      DP_CONF_ARRAY32(17, 17) => NET9261(17, 17),
      DP_CONF_ARRAY32(17, 16) => NET9261(17, 16),
      DP_CONF_ARRAY32(17, 15) => NET9261(17, 15),
      DP_CONF_ARRAY32(17, 14) => NET9261(17, 14),
      DP_CONF_ARRAY32(17, 13) => NET9261(17, 13),
      DP_CONF_ARRAY32(17, 12) => NET9261(17, 12),
      DP_CONF_ARRAY32(17, 11) => NET9261(17, 11),
      DP_CONF_ARRAY32(17, 10) => NET9261(17, 10),
      DP_CONF_ARRAY32(17, 9) => NET9261(17, 9),
      DP_CONF_ARRAY32(17, 8) => NET9261(17, 8),
      DP_CONF_ARRAY32(17, 7) => NET9261(17, 7),
      DP_CONF_ARRAY32(17, 6) => NET9261(17, 6),
      DP_CONF_ARRAY32(17, 5) => NET9261(17, 5),
      DP_CONF_ARRAY32(17, 4) => NET9261(17, 4),
      DP_CONF_ARRAY32(17, 3) => NET9261(17, 3),
      DP_CONF_ARRAY32(17, 2) => NET9261(17, 2),
      DP_CONF_ARRAY32(17, 1) => NET9261(17, 1),
      DP_CONF_ARRAY32(17, 0) => NET9261(17, 0),
      DP_CONF_ARRAY32(16, 31) => NET9261(16, 31),
      DP_CONF_ARRAY32(16, 30) => NET9261(16, 30),
      DP_CONF_ARRAY32(16, 29) => NET9261(16, 29),
      DP_CONF_ARRAY32(16, 28) => NET9261(16, 28),
      DP_CONF_ARRAY32(16, 27) => NET9261(16, 27),
      DP_CONF_ARRAY32(16, 26) => NET9261(16, 26),
      DP_CONF_ARRAY32(16, 25) => NET9261(16, 25),
      DP_CONF_ARRAY32(16, 24) => NET9261(16, 24),
      DP_CONF_ARRAY32(16, 23) => NET9261(16, 23),
      DP_CONF_ARRAY32(16, 22) => NET9261(16, 22),
      DP_CONF_ARRAY32(16, 21) => NET9261(16, 21),
      DP_CONF_ARRAY32(16, 20) => NET9261(16, 20),
      DP_CONF_ARRAY32(16, 19) => NET9261(16, 19),
      DP_CONF_ARRAY32(16, 18) => NET9261(16, 18),
      DP_CONF_ARRAY32(16, 17) => NET9261(16, 17),
      DP_CONF_ARRAY32(16, 16) => NET9261(16, 16),
      DP_CONF_ARRAY32(16, 15) => NET9261(16, 15),
      DP_CONF_ARRAY32(16, 14) => NET9261(16, 14),
      DP_CONF_ARRAY32(16, 13) => NET9261(16, 13),
      DP_CONF_ARRAY32(16, 12) => NET9261(16, 12),
      DP_CONF_ARRAY32(16, 11) => NET9261(16, 11),
      DP_CONF_ARRAY32(16, 10) => NET9261(16, 10),
      DP_CONF_ARRAY32(16, 9) => NET9261(16, 9),
      DP_CONF_ARRAY32(16, 8) => NET9261(16, 8),
      DP_CONF_ARRAY32(16, 7) => NET9261(16, 7),
      DP_CONF_ARRAY32(16, 6) => NET9261(16, 6),
      DP_CONF_ARRAY32(16, 5) => NET9261(16, 5),
      DP_CONF_ARRAY32(16, 4) => NET9261(16, 4),
      DP_CONF_ARRAY32(16, 3) => NET9261(16, 3),
      DP_CONF_ARRAY32(16, 2) => NET9261(16, 2),
      DP_CONF_ARRAY32(16, 1) => NET9261(16, 1),
      DP_CONF_ARRAY32(16, 0) => NET9261(16, 0),
      DP_CONF_ARRAY32(15, 31) => NET9261(15, 31),
      DP_CONF_ARRAY32(15, 30) => NET9261(15, 30),
      DP_CONF_ARRAY32(15, 29) => NET9261(15, 29),
      DP_CONF_ARRAY32(15, 28) => NET9261(15, 28),
      DP_CONF_ARRAY32(15, 27) => NET9261(15, 27),
      DP_CONF_ARRAY32(15, 26) => NET9261(15, 26),
      DP_CONF_ARRAY32(15, 25) => NET9261(15, 25),
      DP_CONF_ARRAY32(15, 24) => NET9261(15, 24),
      DP_CONF_ARRAY32(15, 23) => NET9261(15, 23),
      DP_CONF_ARRAY32(15, 22) => NET9261(15, 22),
      DP_CONF_ARRAY32(15, 21) => NET9261(15, 21),
      DP_CONF_ARRAY32(15, 20) => NET9261(15, 20),
      DP_CONF_ARRAY32(15, 19) => NET9261(15, 19),
      DP_CONF_ARRAY32(15, 18) => NET9261(15, 18),
      DP_CONF_ARRAY32(15, 17) => NET9261(15, 17),
      DP_CONF_ARRAY32(15, 16) => NET9261(15, 16),
      DP_CONF_ARRAY32(15, 15) => NET9261(15, 15),
      DP_CONF_ARRAY32(15, 14) => NET9261(15, 14),
      DP_CONF_ARRAY32(15, 13) => NET9261(15, 13),
      DP_CONF_ARRAY32(15, 12) => NET9261(15, 12),
      DP_CONF_ARRAY32(15, 11) => NET9261(15, 11),
      DP_CONF_ARRAY32(15, 10) => NET9261(15, 10),
      DP_CONF_ARRAY32(15, 9) => NET9261(15, 9),
      DP_CONF_ARRAY32(15, 8) => NET9261(15, 8),
      DP_CONF_ARRAY32(15, 7) => NET9261(15, 7),
      DP_CONF_ARRAY32(15, 6) => NET9261(15, 6),
      DP_CONF_ARRAY32(15, 5) => NET9261(15, 5),
      DP_CONF_ARRAY32(15, 4) => NET9261(15, 4),
      DP_CONF_ARRAY32(15, 3) => NET9261(15, 3),
      DP_CONF_ARRAY32(15, 2) => NET9261(15, 2),
      DP_CONF_ARRAY32(15, 1) => NET9261(15, 1),
      DP_CONF_ARRAY32(15, 0) => NET9261(15, 0),
      DP_CONF_ARRAY32(14, 31) => NET9261(14, 31),
      DP_CONF_ARRAY32(14, 30) => NET9261(14, 30),
      DP_CONF_ARRAY32(14, 29) => NET9261(14, 29),
      DP_CONF_ARRAY32(14, 28) => NET9261(14, 28),
      DP_CONF_ARRAY32(14, 27) => NET9261(14, 27),
      DP_CONF_ARRAY32(14, 26) => NET9261(14, 26),
      DP_CONF_ARRAY32(14, 25) => NET9261(14, 25),
      DP_CONF_ARRAY32(14, 24) => NET9261(14, 24),
      DP_CONF_ARRAY32(14, 23) => NET9261(14, 23),
      DP_CONF_ARRAY32(14, 22) => NET9261(14, 22),
      DP_CONF_ARRAY32(14, 21) => NET9261(14, 21),
      DP_CONF_ARRAY32(14, 20) => NET9261(14, 20),
      DP_CONF_ARRAY32(14, 19) => NET9261(14, 19),
      DP_CONF_ARRAY32(14, 18) => NET9261(14, 18),
      DP_CONF_ARRAY32(14, 17) => NET9261(14, 17),
      DP_CONF_ARRAY32(14, 16) => NET9261(14, 16),
      DP_CONF_ARRAY32(14, 15) => NET9261(14, 15),
      DP_CONF_ARRAY32(14, 14) => NET9261(14, 14),
      DP_CONF_ARRAY32(14, 13) => NET9261(14, 13),
      DP_CONF_ARRAY32(14, 12) => NET9261(14, 12),
      DP_CONF_ARRAY32(14, 11) => NET9261(14, 11),
      DP_CONF_ARRAY32(14, 10) => NET9261(14, 10),
      DP_CONF_ARRAY32(14, 9) => NET9261(14, 9),
      DP_CONF_ARRAY32(14, 8) => NET9261(14, 8),
      DP_CONF_ARRAY32(14, 7) => NET9261(14, 7),
      DP_CONF_ARRAY32(14, 6) => NET9261(14, 6),
      DP_CONF_ARRAY32(14, 5) => NET9261(14, 5),
      DP_CONF_ARRAY32(14, 4) => NET9261(14, 4),
      DP_CONF_ARRAY32(14, 3) => NET9261(14, 3),
      DP_CONF_ARRAY32(14, 2) => NET9261(14, 2),
      DP_CONF_ARRAY32(14, 1) => NET9261(14, 1),
      DP_CONF_ARRAY32(14, 0) => NET9261(14, 0),
      DP_CONF_ARRAY32(13, 31) => NET9261(13, 31),
      DP_CONF_ARRAY32(13, 30) => NET9261(13, 30),
      DP_CONF_ARRAY32(13, 29) => NET9261(13, 29),
      DP_CONF_ARRAY32(13, 28) => NET9261(13, 28),
      DP_CONF_ARRAY32(13, 27) => NET9261(13, 27),
      DP_CONF_ARRAY32(13, 26) => NET9261(13, 26),
      DP_CONF_ARRAY32(13, 25) => NET9261(13, 25),
      DP_CONF_ARRAY32(13, 24) => NET9261(13, 24),
      DP_CONF_ARRAY32(13, 23) => NET9261(13, 23),
      DP_CONF_ARRAY32(13, 22) => NET9261(13, 22),
      DP_CONF_ARRAY32(13, 21) => NET9261(13, 21),
      DP_CONF_ARRAY32(13, 20) => NET9261(13, 20),
      DP_CONF_ARRAY32(13, 19) => NET9261(13, 19),
      DP_CONF_ARRAY32(13, 18) => NET9261(13, 18),
      DP_CONF_ARRAY32(13, 17) => NET9261(13, 17),
      DP_CONF_ARRAY32(13, 16) => NET9261(13, 16),
      DP_CONF_ARRAY32(13, 15) => NET9261(13, 15),
      DP_CONF_ARRAY32(13, 14) => NET9261(13, 14),
      DP_CONF_ARRAY32(13, 13) => NET9261(13, 13),
      DP_CONF_ARRAY32(13, 12) => NET9261(13, 12),
      DP_CONF_ARRAY32(13, 11) => NET9261(13, 11),
      DP_CONF_ARRAY32(13, 10) => NET9261(13, 10),
      DP_CONF_ARRAY32(13, 9) => NET9261(13, 9),
      DP_CONF_ARRAY32(13, 8) => NET9261(13, 8),
      DP_CONF_ARRAY32(13, 7) => NET9261(13, 7),
      DP_CONF_ARRAY32(13, 6) => NET9261(13, 6),
      DP_CONF_ARRAY32(13, 5) => NET9261(13, 5),
      DP_CONF_ARRAY32(13, 4) => NET9261(13, 4),
      DP_CONF_ARRAY32(13, 3) => NET9261(13, 3),
      DP_CONF_ARRAY32(13, 2) => NET9261(13, 2),
      DP_CONF_ARRAY32(13, 1) => NET9261(13, 1),
      DP_CONF_ARRAY32(13, 0) => NET9261(13, 0),
      DP_CONF_ARRAY32(12, 31) => NET9261(12, 31),
      DP_CONF_ARRAY32(12, 30) => NET9261(12, 30),
      DP_CONF_ARRAY32(12, 29) => NET9261(12, 29),
      DP_CONF_ARRAY32(12, 28) => NET9261(12, 28),
      DP_CONF_ARRAY32(12, 27) => NET9261(12, 27),
      DP_CONF_ARRAY32(12, 26) => NET9261(12, 26),
      DP_CONF_ARRAY32(12, 25) => NET9261(12, 25),
      DP_CONF_ARRAY32(12, 24) => NET9261(12, 24),
      DP_CONF_ARRAY32(12, 23) => NET9261(12, 23),
      DP_CONF_ARRAY32(12, 22) => NET9261(12, 22),
      DP_CONF_ARRAY32(12, 21) => NET9261(12, 21),
      DP_CONF_ARRAY32(12, 20) => NET9261(12, 20),
      DP_CONF_ARRAY32(12, 19) => NET9261(12, 19),
      DP_CONF_ARRAY32(12, 18) => NET9261(12, 18),
      DP_CONF_ARRAY32(12, 17) => NET9261(12, 17),
      DP_CONF_ARRAY32(12, 16) => NET9261(12, 16),
      DP_CONF_ARRAY32(12, 15) => NET9261(12, 15),
      DP_CONF_ARRAY32(12, 14) => NET9261(12, 14),
      DP_CONF_ARRAY32(12, 13) => NET9261(12, 13),
      DP_CONF_ARRAY32(12, 12) => NET9261(12, 12),
      DP_CONF_ARRAY32(12, 11) => NET9261(12, 11),
      DP_CONF_ARRAY32(12, 10) => NET9261(12, 10),
      DP_CONF_ARRAY32(12, 9) => NET9261(12, 9),
      DP_CONF_ARRAY32(12, 8) => NET9261(12, 8),
      DP_CONF_ARRAY32(12, 7) => NET9261(12, 7),
      DP_CONF_ARRAY32(12, 6) => NET9261(12, 6),
      DP_CONF_ARRAY32(12, 5) => NET9261(12, 5),
      DP_CONF_ARRAY32(12, 4) => NET9261(12, 4),
      DP_CONF_ARRAY32(12, 3) => NET9261(12, 3),
      DP_CONF_ARRAY32(12, 2) => NET9261(12, 2),
      DP_CONF_ARRAY32(12, 1) => NET9261(12, 1),
      DP_CONF_ARRAY32(12, 0) => NET9261(12, 0),
      DP_CONF_ARRAY32(11, 31) => NET9261(11, 31),
      DP_CONF_ARRAY32(11, 30) => NET9261(11, 30),
      DP_CONF_ARRAY32(11, 29) => NET9261(11, 29),
      DP_CONF_ARRAY32(11, 28) => NET9261(11, 28),
      DP_CONF_ARRAY32(11, 27) => NET9261(11, 27),
      DP_CONF_ARRAY32(11, 26) => NET9261(11, 26),
      DP_CONF_ARRAY32(11, 25) => NET9261(11, 25),
      DP_CONF_ARRAY32(11, 24) => NET9261(11, 24),
      DP_CONF_ARRAY32(11, 23) => NET9261(11, 23),
      DP_CONF_ARRAY32(11, 22) => NET9261(11, 22),
      DP_CONF_ARRAY32(11, 21) => NET9261(11, 21),
      DP_CONF_ARRAY32(11, 20) => NET9261(11, 20),
      DP_CONF_ARRAY32(11, 19) => NET9261(11, 19),
      DP_CONF_ARRAY32(11, 18) => NET9261(11, 18),
      DP_CONF_ARRAY32(11, 17) => NET9261(11, 17),
      DP_CONF_ARRAY32(11, 16) => NET9261(11, 16),
      DP_CONF_ARRAY32(11, 15) => NET9261(11, 15),
      DP_CONF_ARRAY32(11, 14) => NET9261(11, 14),
      DP_CONF_ARRAY32(11, 13) => NET9261(11, 13),
      DP_CONF_ARRAY32(11, 12) => NET9261(11, 12),
      DP_CONF_ARRAY32(11, 11) => NET9261(11, 11),
      DP_CONF_ARRAY32(11, 10) => NET9261(11, 10),
      DP_CONF_ARRAY32(11, 9) => NET9261(11, 9),
      DP_CONF_ARRAY32(11, 8) => NET9261(11, 8),
      DP_CONF_ARRAY32(11, 7) => NET9261(11, 7),
      DP_CONF_ARRAY32(11, 6) => NET9261(11, 6),
      DP_CONF_ARRAY32(11, 5) => NET9261(11, 5),
      DP_CONF_ARRAY32(11, 4) => NET9261(11, 4),
      DP_CONF_ARRAY32(11, 3) => NET9261(11, 3),
      DP_CONF_ARRAY32(11, 2) => NET9261(11, 2),
      DP_CONF_ARRAY32(11, 1) => NET9261(11, 1),
      DP_CONF_ARRAY32(11, 0) => NET9261(11, 0),
      DP_CONF_ARRAY32(10, 31) => NET9261(10, 31),
      DP_CONF_ARRAY32(10, 30) => NET9261(10, 30),
      DP_CONF_ARRAY32(10, 29) => NET9261(10, 29),
      DP_CONF_ARRAY32(10, 28) => NET9261(10, 28),
      DP_CONF_ARRAY32(10, 27) => NET9261(10, 27),
      DP_CONF_ARRAY32(10, 26) => NET9261(10, 26),
      DP_CONF_ARRAY32(10, 25) => NET9261(10, 25),
      DP_CONF_ARRAY32(10, 24) => NET9261(10, 24),
      DP_CONF_ARRAY32(10, 23) => NET9261(10, 23),
      DP_CONF_ARRAY32(10, 22) => NET9261(10, 22),
      DP_CONF_ARRAY32(10, 21) => NET9261(10, 21),
      DP_CONF_ARRAY32(10, 20) => NET9261(10, 20),
      DP_CONF_ARRAY32(10, 19) => NET9261(10, 19),
      DP_CONF_ARRAY32(10, 18) => NET9261(10, 18),
      DP_CONF_ARRAY32(10, 17) => NET9261(10, 17),
      DP_CONF_ARRAY32(10, 16) => NET9261(10, 16),
      DP_CONF_ARRAY32(10, 15) => NET9261(10, 15),
      DP_CONF_ARRAY32(10, 14) => NET9261(10, 14),
      DP_CONF_ARRAY32(10, 13) => NET9261(10, 13),
      DP_CONF_ARRAY32(10, 12) => NET9261(10, 12),
      DP_CONF_ARRAY32(10, 11) => NET9261(10, 11),
      DP_CONF_ARRAY32(10, 10) => NET9261(10, 10),
      DP_CONF_ARRAY32(10, 9) => NET9261(10, 9),
      DP_CONF_ARRAY32(10, 8) => NET9261(10, 8),
      DP_CONF_ARRAY32(10, 7) => NET9261(10, 7),
      DP_CONF_ARRAY32(10, 6) => NET9261(10, 6),
      DP_CONF_ARRAY32(10, 5) => NET9261(10, 5),
      DP_CONF_ARRAY32(10, 4) => NET9261(10, 4),
      DP_CONF_ARRAY32(10, 3) => NET9261(10, 3),
      DP_CONF_ARRAY32(10, 2) => NET9261(10, 2),
      DP_CONF_ARRAY32(10, 1) => NET9261(10, 1),
      DP_CONF_ARRAY32(10, 0) => NET9261(10, 0),
      DP_CONF_ARRAY32(9, 31) => NET9261(9, 31),
      DP_CONF_ARRAY32(9, 30) => NET9261(9, 30),
      DP_CONF_ARRAY32(9, 29) => NET9261(9, 29),
      DP_CONF_ARRAY32(9, 28) => NET9261(9, 28),
      DP_CONF_ARRAY32(9, 27) => NET9261(9, 27),
      DP_CONF_ARRAY32(9, 26) => NET9261(9, 26),
      DP_CONF_ARRAY32(9, 25) => NET9261(9, 25),
      DP_CONF_ARRAY32(9, 24) => NET9261(9, 24),
      DP_CONF_ARRAY32(9, 23) => NET9261(9, 23),
      DP_CONF_ARRAY32(9, 22) => NET9261(9, 22),
      DP_CONF_ARRAY32(9, 21) => NET9261(9, 21),
      DP_CONF_ARRAY32(9, 20) => NET9261(9, 20),
      DP_CONF_ARRAY32(9, 19) => NET9261(9, 19),
      DP_CONF_ARRAY32(9, 18) => NET9261(9, 18),
      DP_CONF_ARRAY32(9, 17) => NET9261(9, 17),
      DP_CONF_ARRAY32(9, 16) => NET9261(9, 16),
      DP_CONF_ARRAY32(9, 15) => NET9261(9, 15),
      DP_CONF_ARRAY32(9, 14) => NET9261(9, 14),
      DP_CONF_ARRAY32(9, 13) => NET9261(9, 13),
      DP_CONF_ARRAY32(9, 12) => NET9261(9, 12),
      DP_CONF_ARRAY32(9, 11) => NET9261(9, 11),
      DP_CONF_ARRAY32(9, 10) => NET9261(9, 10),
      DP_CONF_ARRAY32(9, 9) => NET9261(9, 9),
      DP_CONF_ARRAY32(9, 8) => NET9261(9, 8),
      DP_CONF_ARRAY32(9, 7) => NET9261(9, 7),
      DP_CONF_ARRAY32(9, 6) => NET9261(9, 6),
      DP_CONF_ARRAY32(9, 5) => NET9261(9, 5),
      DP_CONF_ARRAY32(9, 4) => NET9261(9, 4),
      DP_CONF_ARRAY32(9, 3) => NET9261(9, 3),
      DP_CONF_ARRAY32(9, 2) => NET9261(9, 2),
      DP_CONF_ARRAY32(9, 1) => NET9261(9, 1),
      DP_CONF_ARRAY32(9, 0) => NET9261(9, 0),
      DP_CONF_ARRAY32(8, 31) => NET9261(8, 31),
      DP_CONF_ARRAY32(8, 30) => NET9261(8, 30),
      DP_CONF_ARRAY32(8, 29) => NET9261(8, 29),
      DP_CONF_ARRAY32(8, 28) => NET9261(8, 28),
      DP_CONF_ARRAY32(8, 27) => NET9261(8, 27),
      DP_CONF_ARRAY32(8, 26) => NET9261(8, 26),
      DP_CONF_ARRAY32(8, 25) => NET9261(8, 25),
      DP_CONF_ARRAY32(8, 24) => NET9261(8, 24),
      DP_CONF_ARRAY32(8, 23) => NET9261(8, 23),
      DP_CONF_ARRAY32(8, 22) => NET9261(8, 22),
      DP_CONF_ARRAY32(8, 21) => NET9261(8, 21),
      DP_CONF_ARRAY32(8, 20) => NET9261(8, 20),
      DP_CONF_ARRAY32(8, 19) => NET9261(8, 19),
      DP_CONF_ARRAY32(8, 18) => NET9261(8, 18),
      DP_CONF_ARRAY32(8, 17) => NET9261(8, 17),
      DP_CONF_ARRAY32(8, 16) => NET9261(8, 16),
      DP_CONF_ARRAY32(8, 15) => NET9261(8, 15),
      DP_CONF_ARRAY32(8, 14) => NET9261(8, 14),
      DP_CONF_ARRAY32(8, 13) => NET9261(8, 13),
      DP_CONF_ARRAY32(8, 12) => NET9261(8, 12),
      DP_CONF_ARRAY32(8, 11) => NET9261(8, 11),
      DP_CONF_ARRAY32(8, 10) => NET9261(8, 10),
      DP_CONF_ARRAY32(8, 9) => NET9261(8, 9),
      DP_CONF_ARRAY32(8, 8) => NET9261(8, 8),
      DP_CONF_ARRAY32(8, 7) => NET9261(8, 7),
      DP_CONF_ARRAY32(8, 6) => NET9261(8, 6),
      DP_CONF_ARRAY32(8, 5) => NET9261(8, 5),
      DP_CONF_ARRAY32(8, 4) => NET9261(8, 4),
      DP_CONF_ARRAY32(8, 3) => NET9261(8, 3),
      DP_CONF_ARRAY32(8, 2) => NET9261(8, 2),
      DP_CONF_ARRAY32(8, 1) => NET9261(8, 1),
      DP_CONF_ARRAY32(8, 0) => NET9261(8, 0),
      DP_CONF_ARRAY32(7, 31) => NET9261(7, 31),
      DP_CONF_ARRAY32(7, 30) => NET9261(7, 30),
      DP_CONF_ARRAY32(7, 29) => NET9261(7, 29),
      DP_CONF_ARRAY32(7, 28) => NET9261(7, 28),
      DP_CONF_ARRAY32(7, 27) => NET9261(7, 27),
      DP_CONF_ARRAY32(7, 26) => NET9261(7, 26),
      DP_CONF_ARRAY32(7, 25) => NET9261(7, 25),
      DP_CONF_ARRAY32(7, 24) => NET9261(7, 24),
      DP_CONF_ARRAY32(7, 23) => NET9261(7, 23),
      DP_CONF_ARRAY32(7, 22) => NET9261(7, 22),
      DP_CONF_ARRAY32(7, 21) => NET9261(7, 21),
      DP_CONF_ARRAY32(7, 20) => NET9261(7, 20),
      DP_CONF_ARRAY32(7, 19) => NET9261(7, 19),
      DP_CONF_ARRAY32(7, 18) => NET9261(7, 18),
      DP_CONF_ARRAY32(7, 17) => NET9261(7, 17),
      DP_CONF_ARRAY32(7, 16) => NET9261(7, 16),
      DP_CONF_ARRAY32(7, 15) => NET9261(7, 15),
      DP_CONF_ARRAY32(7, 14) => NET9261(7, 14),
      DP_CONF_ARRAY32(7, 13) => NET9261(7, 13),
      DP_CONF_ARRAY32(7, 12) => NET9261(7, 12),
      DP_CONF_ARRAY32(7, 11) => NET9261(7, 11),
      DP_CONF_ARRAY32(7, 10) => NET9261(7, 10),
      DP_CONF_ARRAY32(7, 9) => NET9261(7, 9),
      DP_CONF_ARRAY32(7, 8) => NET9261(7, 8),
      DP_CONF_ARRAY32(7, 7) => NET9261(7, 7),
      DP_CONF_ARRAY32(7, 6) => NET9261(7, 6),
      DP_CONF_ARRAY32(7, 5) => NET9261(7, 5),
      DP_CONF_ARRAY32(7, 4) => NET9261(7, 4),
      DP_CONF_ARRAY32(7, 3) => NET9261(7, 3),
      DP_CONF_ARRAY32(7, 2) => NET9261(7, 2),
      DP_CONF_ARRAY32(7, 1) => NET9261(7, 1),
      DP_CONF_ARRAY32(7, 0) => NET9261(7, 0),
      DP_CONF_ARRAY32(6, 31) => NET9261(6, 31),
      DP_CONF_ARRAY32(6, 30) => NET9261(6, 30),
      DP_CONF_ARRAY32(6, 29) => NET9261(6, 29),
      DP_CONF_ARRAY32(6, 28) => NET9261(6, 28),
      DP_CONF_ARRAY32(6, 27) => NET9261(6, 27),
      DP_CONF_ARRAY32(6, 26) => NET9261(6, 26),
      DP_CONF_ARRAY32(6, 25) => NET9261(6, 25),
      DP_CONF_ARRAY32(6, 24) => NET9261(6, 24),
      DP_CONF_ARRAY32(6, 23) => NET9261(6, 23),
      DP_CONF_ARRAY32(6, 22) => NET9261(6, 22),
      DP_CONF_ARRAY32(6, 21) => NET9261(6, 21),
      DP_CONF_ARRAY32(6, 20) => NET9261(6, 20),
      DP_CONF_ARRAY32(6, 19) => NET9261(6, 19),
      DP_CONF_ARRAY32(6, 18) => NET9261(6, 18),
      DP_CONF_ARRAY32(6, 17) => NET9261(6, 17),
      DP_CONF_ARRAY32(6, 16) => NET9261(6, 16),
      DP_CONF_ARRAY32(6, 15) => NET9261(6, 15),
      DP_CONF_ARRAY32(6, 14) => NET9261(6, 14),
      DP_CONF_ARRAY32(6, 13) => NET9261(6, 13),
      DP_CONF_ARRAY32(6, 12) => NET9261(6, 12),
      DP_CONF_ARRAY32(6, 11) => NET9261(6, 11),
      DP_CONF_ARRAY32(6, 10) => NET9261(6, 10),
      DP_CONF_ARRAY32(6, 9) => NET9261(6, 9),
      DP_CONF_ARRAY32(6, 8) => NET9261(6, 8),
      DP_CONF_ARRAY32(6, 7) => NET9261(6, 7),
      DP_CONF_ARRAY32(6, 6) => NET9261(6, 6),
      DP_CONF_ARRAY32(6, 5) => NET9261(6, 5),
      DP_CONF_ARRAY32(6, 4) => NET9261(6, 4),
      DP_CONF_ARRAY32(6, 3) => NET9261(6, 3),
      DP_CONF_ARRAY32(6, 2) => NET9261(6, 2),
      DP_CONF_ARRAY32(6, 1) => NET9261(6, 1),
      DP_CONF_ARRAY32(6, 0) => NET9261(6, 0),
      DP_CONF_ARRAY32(5, 31) => NET9261(5, 31),
      DP_CONF_ARRAY32(5, 30) => NET9261(5, 30),
      DP_CONF_ARRAY32(5, 29) => NET9261(5, 29),
      DP_CONF_ARRAY32(5, 28) => NET9261(5, 28),
      DP_CONF_ARRAY32(5, 27) => NET9261(5, 27),
      DP_CONF_ARRAY32(5, 26) => NET9261(5, 26),
      DP_CONF_ARRAY32(5, 25) => NET9261(5, 25),
      DP_CONF_ARRAY32(5, 24) => NET9261(5, 24),
      DP_CONF_ARRAY32(5, 23) => NET9261(5, 23),
      DP_CONF_ARRAY32(5, 22) => NET9261(5, 22),
      DP_CONF_ARRAY32(5, 21) => NET9261(5, 21),
      DP_CONF_ARRAY32(5, 20) => NET9261(5, 20),
      DP_CONF_ARRAY32(5, 19) => NET9261(5, 19),
      DP_CONF_ARRAY32(5, 18) => NET9261(5, 18),
      DP_CONF_ARRAY32(5, 17) => NET9261(5, 17),
      DP_CONF_ARRAY32(5, 16) => NET9261(5, 16),
      DP_CONF_ARRAY32(5, 15) => NET9261(5, 15),
      DP_CONF_ARRAY32(5, 14) => NET9261(5, 14),
      DP_CONF_ARRAY32(5, 13) => NET9261(5, 13),
      DP_CONF_ARRAY32(5, 12) => NET9261(5, 12),
      DP_CONF_ARRAY32(5, 11) => NET9261(5, 11),
      DP_CONF_ARRAY32(5, 10) => NET9261(5, 10),
      DP_CONF_ARRAY32(5, 9) => NET9261(5, 9),
      DP_CONF_ARRAY32(5, 8) => NET9261(5, 8),
      DP_CONF_ARRAY32(5, 7) => NET9261(5, 7),
      DP_CONF_ARRAY32(5, 6) => NET9261(5, 6),
      DP_CONF_ARRAY32(5, 5) => NET9261(5, 5),
      DP_CONF_ARRAY32(5, 4) => NET9261(5, 4),
      DP_CONF_ARRAY32(5, 3) => NET9261(5, 3),
      DP_CONF_ARRAY32(5, 2) => NET9261(5, 2),
      DP_CONF_ARRAY32(5, 1) => NET9261(5, 1),
      DP_CONF_ARRAY32(5, 0) => NET9261(5, 0),
      DP_CONF_ARRAY32(4, 31) => NET9261(4, 31),
      DP_CONF_ARRAY32(4, 30) => NET9261(4, 30),
      DP_CONF_ARRAY32(4, 29) => NET9261(4, 29),
      DP_CONF_ARRAY32(4, 28) => NET9261(4, 28),
      DP_CONF_ARRAY32(4, 27) => NET9261(4, 27),
      DP_CONF_ARRAY32(4, 26) => NET9261(4, 26),
      DP_CONF_ARRAY32(4, 25) => NET9261(4, 25),
      DP_CONF_ARRAY32(4, 24) => NET9261(4, 24),
      DP_CONF_ARRAY32(4, 23) => NET9261(4, 23),
      DP_CONF_ARRAY32(4, 22) => NET9261(4, 22),
      DP_CONF_ARRAY32(4, 21) => NET9261(4, 21),
      DP_CONF_ARRAY32(4, 20) => NET9261(4, 20),
      DP_CONF_ARRAY32(4, 19) => NET9261(4, 19),
      DP_CONF_ARRAY32(4, 18) => NET9261(4, 18),
      DP_CONF_ARRAY32(4, 17) => NET9261(4, 17),
      DP_CONF_ARRAY32(4, 16) => NET9261(4, 16),
      DP_CONF_ARRAY32(4, 15) => NET9261(4, 15),
      DP_CONF_ARRAY32(4, 14) => NET9261(4, 14),
      DP_CONF_ARRAY32(4, 13) => NET9261(4, 13),
      DP_CONF_ARRAY32(4, 12) => NET9261(4, 12),
      DP_CONF_ARRAY32(4, 11) => NET9261(4, 11),
      DP_CONF_ARRAY32(4, 10) => NET9261(4, 10),
      DP_CONF_ARRAY32(4, 9) => NET9261(4, 9),
      DP_CONF_ARRAY32(4, 8) => NET9261(4, 8),
      DP_CONF_ARRAY32(4, 7) => NET9261(4, 7),
      DP_CONF_ARRAY32(4, 6) => NET9261(4, 6),
      DP_CONF_ARRAY32(4, 5) => NET9261(4, 5),
      DP_CONF_ARRAY32(4, 4) => NET9261(4, 4),
      DP_CONF_ARRAY32(4, 3) => NET9261(4, 3),
      DP_CONF_ARRAY32(4, 2) => NET9261(4, 2),
      DP_CONF_ARRAY32(4, 1) => NET9261(4, 1),
      DP_CONF_ARRAY32(4, 0) => NET9261(4, 0),
      DP_CONF_ARRAY32(3, 31) => NET9261(3, 31),
      DP_CONF_ARRAY32(3, 30) => NET9261(3, 30),
      DP_CONF_ARRAY32(3, 29) => NET9261(3, 29),
      DP_CONF_ARRAY32(3, 28) => NET9261(3, 28),
      DP_CONF_ARRAY32(3, 27) => NET9261(3, 27),
      DP_CONF_ARRAY32(3, 26) => NET9261(3, 26),
      DP_CONF_ARRAY32(3, 25) => NET9261(3, 25),
      DP_CONF_ARRAY32(3, 24) => NET9261(3, 24),
      DP_CONF_ARRAY32(3, 23) => NET9261(3, 23),
      DP_CONF_ARRAY32(3, 22) => NET9261(3, 22),
      DP_CONF_ARRAY32(3, 21) => NET9261(3, 21),
      DP_CONF_ARRAY32(3, 20) => NET9261(3, 20),
      DP_CONF_ARRAY32(3, 19) => NET9261(3, 19),
      DP_CONF_ARRAY32(3, 18) => NET9261(3, 18),
      DP_CONF_ARRAY32(3, 17) => NET9261(3, 17),
      DP_CONF_ARRAY32(3, 16) => NET9261(3, 16),
      DP_CONF_ARRAY32(3, 15) => NET9261(3, 15),
      DP_CONF_ARRAY32(3, 14) => NET9261(3, 14),
      DP_CONF_ARRAY32(3, 13) => NET9261(3, 13),
      DP_CONF_ARRAY32(3, 12) => NET9261(3, 12),
      DP_CONF_ARRAY32(3, 11) => NET9261(3, 11),
      DP_CONF_ARRAY32(3, 10) => NET9261(3, 10),
      DP_CONF_ARRAY32(3, 9) => NET9261(3, 9),
      DP_CONF_ARRAY32(3, 8) => NET9261(3, 8),
      DP_CONF_ARRAY32(3, 7) => NET9261(3, 7),
      DP_CONF_ARRAY32(3, 6) => NET9261(3, 6),
      DP_CONF_ARRAY32(3, 5) => NET9261(3, 5),
      DP_CONF_ARRAY32(3, 4) => NET9261(3, 4),
      DP_CONF_ARRAY32(3, 3) => NET9261(3, 3),
      DP_CONF_ARRAY32(3, 2) => NET9261(3, 2),
      DP_CONF_ARRAY32(3, 1) => NET9261(3, 1),
      DP_CONF_ARRAY32(3, 0) => NET9261(3, 0),
      DP_CONF_ARRAY32(2, 31) => NET9261(2, 31),
      DP_CONF_ARRAY32(2, 30) => NET9261(2, 30),
      DP_CONF_ARRAY32(2, 29) => NET9261(2, 29),
      DP_CONF_ARRAY32(2, 28) => NET9261(2, 28),
      DP_CONF_ARRAY32(2, 27) => NET9261(2, 27),
      DP_CONF_ARRAY32(2, 26) => NET9261(2, 26),
      DP_CONF_ARRAY32(2, 25) => NET9261(2, 25),
      DP_CONF_ARRAY32(2, 24) => NET9261(2, 24),
      DP_CONF_ARRAY32(2, 23) => NET9261(2, 23),
      DP_CONF_ARRAY32(2, 22) => NET9261(2, 22),
      DP_CONF_ARRAY32(2, 21) => NET9261(2, 21),
      DP_CONF_ARRAY32(2, 20) => NET9261(2, 20),
      DP_CONF_ARRAY32(2, 19) => NET9261(2, 19),
      DP_CONF_ARRAY32(2, 18) => NET9261(2, 18),
      DP_CONF_ARRAY32(2, 17) => NET9261(2, 17),
      DP_CONF_ARRAY32(2, 16) => NET9261(2, 16),
      DP_CONF_ARRAY32(2, 15) => NET9261(2, 15),
      DP_CONF_ARRAY32(2, 14) => NET9261(2, 14),
      DP_CONF_ARRAY32(2, 13) => NET9261(2, 13),
      DP_CONF_ARRAY32(2, 12) => NET9261(2, 12),
      DP_CONF_ARRAY32(2, 11) => NET9261(2, 11),
      DP_CONF_ARRAY32(2, 10) => NET9261(2, 10),
      DP_CONF_ARRAY32(2, 9) => NET9261(2, 9),
      DP_CONF_ARRAY32(2, 8) => NET9261(2, 8),
      DP_CONF_ARRAY32(2, 7) => NET9261(2, 7),
      DP_CONF_ARRAY32(2, 6) => NET9261(2, 6),
      DP_CONF_ARRAY32(2, 5) => NET9261(2, 5),
      DP_CONF_ARRAY32(2, 4) => NET9261(2, 4),
      DP_CONF_ARRAY32(2, 3) => NET9261(2, 3),
      DP_CONF_ARRAY32(2, 2) => NET9261(2, 2),
      DP_CONF_ARRAY32(2, 1) => NET9261(2, 1),
      DP_CONF_ARRAY32(2, 0) => NET9261(2, 0),
      DP_CONF_ARRAY32(1, 31) => NET9261(1, 31),
      DP_CONF_ARRAY32(1, 30) => NET9261(1, 30),
      DP_CONF_ARRAY32(1, 29) => NET9261(1, 29),
      DP_CONF_ARRAY32(1, 28) => NET9261(1, 28),
      DP_CONF_ARRAY32(1, 27) => NET9261(1, 27),
      DP_CONF_ARRAY32(1, 26) => NET9261(1, 26),
      DP_CONF_ARRAY32(1, 25) => NET9261(1, 25),
      DP_CONF_ARRAY32(1, 24) => NET9261(1, 24),
      DP_CONF_ARRAY32(1, 23) => NET9261(1, 23),
      DP_CONF_ARRAY32(1, 22) => NET9261(1, 22),
      DP_CONF_ARRAY32(1, 21) => NET9261(1, 21),
      DP_CONF_ARRAY32(1, 20) => NET9261(1, 20),
      DP_CONF_ARRAY32(1, 19) => NET9261(1, 19),
      DP_CONF_ARRAY32(1, 18) => NET9261(1, 18),
      DP_CONF_ARRAY32(1, 17) => NET9261(1, 17),
      DP_CONF_ARRAY32(1, 16) => NET9261(1, 16),
      DP_CONF_ARRAY32(1, 15) => NET9261(1, 15),
      DP_CONF_ARRAY32(1, 14) => NET9261(1, 14),
      DP_CONF_ARRAY32(1, 13) => NET9261(1, 13),
      DP_CONF_ARRAY32(1, 12) => NET9261(1, 12),
      DP_CONF_ARRAY32(1, 11) => NET9261(1, 11),
      DP_CONF_ARRAY32(1, 10) => NET9261(1, 10),
      DP_CONF_ARRAY32(1, 9) => NET9261(1, 9),
      DP_CONF_ARRAY32(1, 8) => NET9261(1, 8),
      DP_CONF_ARRAY32(1, 7) => NET9261(1, 7),
      DP_CONF_ARRAY32(1, 6) => NET9261(1, 6),
      DP_CONF_ARRAY32(1, 5) => NET9261(1, 5),
      DP_CONF_ARRAY32(1, 4) => NET9261(1, 4),
      DP_CONF_ARRAY32(1, 3) => NET9261(1, 3),
      DP_CONF_ARRAY32(1, 2) => NET9261(1, 2),
      DP_CONF_ARRAY32(1, 1) => NET9261(1, 1),
      DP_CONF_ARRAY32(1, 0) => NET9261(1, 0),
      PG_CTRL_DiagMode(3) => PG_CTRL_DiagMode(3),
      PG_CTRL_DiagMode(2) => PG_CTRL_DiagMode(2),
      PG_CTRL_DiagMode(1) => PG_CTRL_DiagMode(1),
      PG_CTRL_DiagMode(0) => PG_CTRL_DiagMode(0)
    );
  ROM : igm_generator
    port map (
      CLK => CLK,
      TX_MOSI_DVAL => NET9167_DVAL,
      PG_CONFIG_Trig => PG_CTRL_Trig,
      TX_MISO_AFULL => NET9163_AFULL,
      TX_MOSI_SUPPORT_BUSY => NET9167_SUPPORT_BUSY,
      TX_MOSI_SOF => NET9167_SOF,
      TX_MOSI_EOF => NET9167_EOF,
      ARESET => ARESET,
      TX_MISO_BUSY => NET9163_BUSY,
      TX_MOSI_DREM(1) => NET9167_DREM(1),
      TX_MOSI_DREM(0) => NET9167_DREM(0),
      TX_MOSI_DATA(31) => NET9167_DATA(31),
      TX_MOSI_DATA(30) => NET9167_DATA(30),
      TX_MOSI_DATA(29) => NET9167_DATA(29),
      TX_MOSI_DATA(28) => NET9167_DATA(28),
      TX_MOSI_DATA(27) => NET9167_DATA(27),
      TX_MOSI_DATA(26) => NET9167_DATA(26),
      TX_MOSI_DATA(25) => NET9167_DATA(25),
      TX_MOSI_DATA(24) => NET9167_DATA(24),
      TX_MOSI_DATA(23) => NET9167_DATA(23),
      TX_MOSI_DATA(22) => NET9167_DATA(22),
      TX_MOSI_DATA(21) => NET9167_DATA(21),
      TX_MOSI_DATA(20) => NET9167_DATA(20),
      TX_MOSI_DATA(19) => NET9167_DATA(19),
      TX_MOSI_DATA(18) => NET9167_DATA(18),
      TX_MOSI_DATA(17) => NET9167_DATA(17),
      TX_MOSI_DATA(16) => NET9167_DATA(16),
      TX_MOSI_DATA(15) => NET9167_DATA(15),
      TX_MOSI_DATA(14) => NET9167_DATA(14),
      TX_MOSI_DATA(13) => NET9167_DATA(13),
      TX_MOSI_DATA(12) => NET9167_DATA(12),
      TX_MOSI_DATA(11) => NET9167_DATA(11),
      TX_MOSI_DATA(10) => NET9167_DATA(10),
      TX_MOSI_DATA(9) => NET9167_DATA(9),
      TX_MOSI_DATA(8) => NET9167_DATA(8),
      TX_MOSI_DATA(7) => NET9167_DATA(7),
      TX_MOSI_DATA(6) => NET9167_DATA(6),
      TX_MOSI_DATA(5) => NET9167_DATA(5),
      TX_MOSI_DATA(4) => NET9167_DATA(4),
      TX_MOSI_DATA(3) => NET9167_DATA(3),
      TX_MOSI_DATA(2) => NET9167_DATA(2),
      TX_MOSI_DATA(1) => NET9167_DATA(1),
      TX_MOSI_DATA(0) => NET9167_DATA(0),
      PG_CONFIG_PayloadSize(23) => PG_CTRL_PayloadSize(23),
      PG_CONFIG_PayloadSize(22) => PG_CTRL_PayloadSize(22),
      PG_CONFIG_PayloadSize(21) => PG_CTRL_PayloadSize(21),
      PG_CONFIG_PayloadSize(20) => PG_CTRL_PayloadSize(20),
      PG_CONFIG_PayloadSize(19) => PG_CTRL_PayloadSize(19),
      PG_CONFIG_PayloadSize(18) => PG_CTRL_PayloadSize(18),
      PG_CONFIG_PayloadSize(17) => PG_CTRL_PayloadSize(17),
      PG_CONFIG_PayloadSize(16) => PG_CTRL_PayloadSize(16),
      PG_CONFIG_PayloadSize(15) => PG_CTRL_PayloadSize(15),
      PG_CONFIG_PayloadSize(14) => PG_CTRL_PayloadSize(14),
      PG_CONFIG_PayloadSize(13) => PG_CTRL_PayloadSize(13),
      PG_CONFIG_PayloadSize(12) => PG_CTRL_PayloadSize(12),
      PG_CONFIG_PayloadSize(11) => PG_CTRL_PayloadSize(11),
      PG_CONFIG_PayloadSize(10) => PG_CTRL_PayloadSize(10),
      PG_CONFIG_PayloadSize(9) => PG_CTRL_PayloadSize(9),
      PG_CONFIG_PayloadSize(8) => PG_CTRL_PayloadSize(8),
      PG_CONFIG_PayloadSize(7) => PG_CTRL_PayloadSize(7),
      PG_CONFIG_PayloadSize(6) => PG_CTRL_PayloadSize(6),
      PG_CONFIG_PayloadSize(5) => PG_CTRL_PayloadSize(5),
      PG_CONFIG_PayloadSize(4) => PG_CTRL_PayloadSize(4),
      PG_CONFIG_PayloadSize(3) => PG_CTRL_PayloadSize(3),
      PG_CONFIG_PayloadSize(2) => PG_CTRL_PayloadSize(2),
      PG_CONFIG_PayloadSize(1) => PG_CTRL_PayloadSize(1),
      PG_CONFIG_PayloadSize(0) => PG_CTRL_PayloadSize(0),
      PG_CONFIG_ZSize(23) => PG_CTRL_ZSize(23),
      PG_CONFIG_ZSize(22) => PG_CTRL_ZSize(22),
      PG_CONFIG_ZSize(21) => PG_CTRL_ZSize(21),
      PG_CONFIG_ZSize(20) => PG_CTRL_ZSize(20),
      PG_CONFIG_ZSize(19) => PG_CTRL_ZSize(19),
      PG_CONFIG_ZSize(18) => PG_CTRL_ZSize(18),
      PG_CONFIG_ZSize(17) => PG_CTRL_ZSize(17),
      PG_CONFIG_ZSize(16) => PG_CTRL_ZSize(16),
      PG_CONFIG_ZSize(15) => PG_CTRL_ZSize(15),
      PG_CONFIG_ZSize(14) => PG_CTRL_ZSize(14),
      PG_CONFIG_ZSize(13) => PG_CTRL_ZSize(13),
      PG_CONFIG_ZSize(12) => PG_CTRL_ZSize(12),
      PG_CONFIG_ZSize(11) => PG_CTRL_ZSize(11),
      PG_CONFIG_ZSize(10) => PG_CTRL_ZSize(10),
      PG_CONFIG_ZSize(9) => PG_CTRL_ZSize(9),
      PG_CONFIG_ZSize(8) => PG_CTRL_ZSize(8),
      PG_CONFIG_ZSize(7) => PG_CTRL_ZSize(7),
      PG_CONFIG_ZSize(6) => PG_CTRL_ZSize(6),
      PG_CONFIG_ZSize(5) => PG_CTRL_ZSize(5),
      PG_CONFIG_ZSize(4) => PG_CTRL_ZSize(4),
      PG_CONFIG_ZSize(3) => PG_CTRL_ZSize(3),
      PG_CONFIG_ZSize(2) => PG_CTRL_ZSize(2),
      PG_CONFIG_ZSize(1) => PG_CTRL_ZSize(1),
      PG_CONFIG_ZSize(0) => PG_CTRL_ZSize(0),
      PG_CONFIG_ImagePause(15) => PG_CTRL_ImagePause(15),
      PG_CONFIG_ImagePause(14) => PG_CTRL_ImagePause(14),
      PG_CONFIG_ImagePause(13) => PG_CTRL_ImagePause(13),
      PG_CONFIG_ImagePause(12) => PG_CTRL_ImagePause(12),
      PG_CONFIG_ImagePause(11) => PG_CTRL_ImagePause(11),
      PG_CONFIG_ImagePause(10) => PG_CTRL_ImagePause(10),
      PG_CONFIG_ImagePause(9) => PG_CTRL_ImagePause(9),
      PG_CONFIG_ImagePause(8) => PG_CTRL_ImagePause(8),
      PG_CONFIG_ImagePause(7) => PG_CTRL_ImagePause(7),
      PG_CONFIG_ImagePause(6) => PG_CTRL_ImagePause(6),
      PG_CONFIG_ImagePause(5) => PG_CTRL_ImagePause(5),
      PG_CONFIG_ImagePause(4) => PG_CTRL_ImagePause(4),
      PG_CONFIG_ImagePause(3) => PG_CTRL_ImagePause(3),
      PG_CONFIG_ImagePause(2) => PG_CTRL_ImagePause(2),
      PG_CONFIG_ImagePause(1) => PG_CTRL_ImagePause(1),
      PG_CONFIG_ImagePause(0) => PG_CTRL_ImagePause(0),
      PG_CONFIG_FrameType(7) => PG_CTRL_FrameType(7),
      PG_CONFIG_FrameType(6) => PG_CTRL_FrameType(6),
      PG_CONFIG_FrameType(5) => PG_CTRL_FrameType(5),
      PG_CONFIG_FrameType(4) => PG_CTRL_FrameType(4),
      PG_CONFIG_FrameType(3) => PG_CTRL_FrameType(3),
      PG_CONFIG_FrameType(2) => PG_CTRL_FrameType(2),
      PG_CONFIG_FrameType(1) => PG_CTRL_FrameType(1),
      PG_CONFIG_FrameType(0) => PG_CTRL_FrameType(0),
      PG_CONFIG_IMGSIZE(19) => PG_CTRL_IMGSIZE(19),
      PG_CONFIG_IMGSIZE(18) => PG_CTRL_IMGSIZE(18),
      PG_CONFIG_IMGSIZE(17) => PG_CTRL_IMGSIZE(17),
      PG_CONFIG_IMGSIZE(16) => PG_CTRL_IMGSIZE(16),
      PG_CONFIG_IMGSIZE(15) => PG_CTRL_IMGSIZE(15),
      PG_CONFIG_IMGSIZE(14) => PG_CTRL_IMGSIZE(14),
      PG_CONFIG_IMGSIZE(13) => PG_CTRL_IMGSIZE(13),
      PG_CONFIG_IMGSIZE(12) => PG_CTRL_IMGSIZE(12),
      PG_CONFIG_IMGSIZE(11) => PG_CTRL_IMGSIZE(11),
      PG_CONFIG_IMGSIZE(10) => PG_CTRL_IMGSIZE(10),
      PG_CONFIG_IMGSIZE(9) => PG_CTRL_IMGSIZE(9),
      PG_CONFIG_IMGSIZE(8) => PG_CTRL_IMGSIZE(8),
      PG_CONFIG_IMGSIZE(7) => PG_CTRL_IMGSIZE(7),
      PG_CONFIG_IMGSIZE(6) => PG_CTRL_IMGSIZE(6),
      PG_CONFIG_IMGSIZE(5) => PG_CTRL_IMGSIZE(5),
      PG_CONFIG_IMGSIZE(4) => PG_CTRL_IMGSIZE(4),
      PG_CONFIG_IMGSIZE(3) => PG_CTRL_IMGSIZE(3),
      PG_CONFIG_IMGSIZE(2) => PG_CTRL_IMGSIZE(2),
      PG_CONFIG_IMGSIZE(1) => PG_CTRL_IMGSIZE(1),
      PG_CONFIG_IMGSIZE(0) => PG_CTRL_IMGSIZE(0),
      PG_CONFIG_ROM_Z_START(15) => PG_CTRL_ROM_Z_START(15),
      PG_CONFIG_ROM_Z_START(14) => PG_CTRL_ROM_Z_START(14),
      PG_CONFIG_ROM_Z_START(13) => PG_CTRL_ROM_Z_START(13),
      PG_CONFIG_ROM_Z_START(12) => PG_CTRL_ROM_Z_START(12),
      PG_CONFIG_ROM_Z_START(11) => PG_CTRL_ROM_Z_START(11),
      PG_CONFIG_ROM_Z_START(10) => PG_CTRL_ROM_Z_START(10),
      PG_CONFIG_ROM_Z_START(9) => PG_CTRL_ROM_Z_START(9),
      PG_CONFIG_ROM_Z_START(8) => PG_CTRL_ROM_Z_START(8),
      PG_CONFIG_ROM_Z_START(7) => PG_CTRL_ROM_Z_START(7),
      PG_CONFIG_ROM_Z_START(6) => PG_CTRL_ROM_Z_START(6),
      PG_CONFIG_ROM_Z_START(5) => PG_CTRL_ROM_Z_START(5),
      PG_CONFIG_ROM_Z_START(4) => PG_CTRL_ROM_Z_START(4),
      PG_CONFIG_ROM_Z_START(3) => PG_CTRL_ROM_Z_START(3),
      PG_CONFIG_ROM_Z_START(2) => PG_CTRL_ROM_Z_START(2),
      PG_CONFIG_ROM_Z_START(1) => PG_CTRL_ROM_Z_START(1),
      PG_CONFIG_ROM_Z_START(0) => PG_CTRL_ROM_Z_START(0),
      PG_CONFIG_TagSize(7) => PG_CTRL_TagSize(7),
      PG_CONFIG_TagSize(6) => PG_CTRL_TagSize(6),
      PG_CONFIG_TagSize(5) => PG_CTRL_TagSize(5),
      PG_CONFIG_TagSize(4) => PG_CTRL_TagSize(4),
      PG_CONFIG_TagSize(3) => PG_CTRL_TagSize(3),
      PG_CONFIG_TagSize(2) => PG_CTRL_TagSize(2),
      PG_CONFIG_TagSize(1) => PG_CTRL_TagSize(1),
      PG_CONFIG_TagSize(0) => PG_CTRL_TagSize(0),
      PG_CONFIG_XSize(9) => PG_CTRL_XSize(9),
      PG_CONFIG_XSize(8) => PG_CTRL_XSize(8),
      PG_CONFIG_XSize(7) => PG_CTRL_XSize(7),
      PG_CONFIG_XSize(6) => PG_CTRL_XSize(6),
      PG_CONFIG_XSize(5) => PG_CTRL_XSize(5),
      PG_CONFIG_XSize(4) => PG_CTRL_XSize(4),
      PG_CONFIG_XSize(3) => PG_CTRL_XSize(3),
      PG_CONFIG_XSize(2) => PG_CTRL_XSize(2),
      PG_CONFIG_XSize(1) => PG_CTRL_XSize(1),
      PG_CONFIG_XSize(0) => PG_CTRL_XSize(0),
      PG_CONFIG_DiagSize(15) => PG_CTRL_DiagSize(15),
      PG_CONFIG_DiagSize(14) => PG_CTRL_DiagSize(14),
      PG_CONFIG_DiagSize(13) => PG_CTRL_DiagSize(13),
      PG_CONFIG_DiagSize(12) => PG_CTRL_DiagSize(12),
      PG_CONFIG_DiagSize(11) => PG_CTRL_DiagSize(11),
      PG_CONFIG_DiagSize(10) => PG_CTRL_DiagSize(10),
      PG_CONFIG_DiagSize(9) => PG_CTRL_DiagSize(9),
      PG_CONFIG_DiagSize(8) => PG_CTRL_DiagSize(8),
      PG_CONFIG_DiagSize(7) => PG_CTRL_DiagSize(7),
      PG_CONFIG_DiagSize(6) => PG_CTRL_DiagSize(6),
      PG_CONFIG_DiagSize(5) => PG_CTRL_DiagSize(5),
      PG_CONFIG_DiagSize(4) => PG_CTRL_DiagSize(4),
      PG_CONFIG_DiagSize(3) => PG_CTRL_DiagSize(3),
      PG_CONFIG_DiagSize(2) => PG_CTRL_DiagSize(2),
      PG_CONFIG_DiagSize(1) => PG_CTRL_DiagSize(1),
      PG_CONFIG_DiagSize(0) => PG_CTRL_DiagSize(0),
      PG_CONFIG_YSize(9) => PG_CTRL_YSize(9),
      PG_CONFIG_YSize(8) => PG_CTRL_YSize(8),
      PG_CONFIG_YSize(7) => PG_CTRL_YSize(7),
      PG_CONFIG_YSize(6) => PG_CTRL_YSize(6),
      PG_CONFIG_YSize(5) => PG_CTRL_YSize(5),
      PG_CONFIG_YSize(4) => PG_CTRL_YSize(4),
      PG_CONFIG_YSize(3) => PG_CTRL_YSize(3),
      PG_CONFIG_YSize(2) => PG_CTRL_YSize(2),
      PG_CONFIG_YSize(1) => PG_CTRL_YSize(1),
      PG_CONFIG_YSize(0) => PG_CTRL_YSize(0),
      PG_CONFIG_ROM_INIT_INDEX(15) => PG_CTRL_ROM_INIT_INDEX(15),
      PG_CONFIG_ROM_INIT_INDEX(14) => PG_CTRL_ROM_INIT_INDEX(14),
      PG_CONFIG_ROM_INIT_INDEX(13) => PG_CTRL_ROM_INIT_INDEX(13),
      PG_CONFIG_ROM_INIT_INDEX(12) => PG_CTRL_ROM_INIT_INDEX(12),
      PG_CONFIG_ROM_INIT_INDEX(11) => PG_CTRL_ROM_INIT_INDEX(11),
      PG_CONFIG_ROM_INIT_INDEX(10) => PG_CTRL_ROM_INIT_INDEX(10),
      PG_CONFIG_ROM_INIT_INDEX(9) => PG_CTRL_ROM_INIT_INDEX(9),
      PG_CONFIG_ROM_INIT_INDEX(8) => PG_CTRL_ROM_INIT_INDEX(8),
      PG_CONFIG_ROM_INIT_INDEX(7) => PG_CTRL_ROM_INIT_INDEX(7),
      PG_CONFIG_ROM_INIT_INDEX(6) => PG_CTRL_ROM_INIT_INDEX(6),
      PG_CONFIG_ROM_INIT_INDEX(5) => PG_CTRL_ROM_INIT_INDEX(5),
      PG_CONFIG_ROM_INIT_INDEX(4) => PG_CTRL_ROM_INIT_INDEX(4),
      PG_CONFIG_ROM_INIT_INDEX(3) => PG_CTRL_ROM_INIT_INDEX(3),
      PG_CONFIG_ROM_INIT_INDEX(2) => PG_CTRL_ROM_INIT_INDEX(2),
      PG_CONFIG_ROM_INIT_INDEX(1) => PG_CTRL_ROM_INIT_INDEX(1),
      PG_CONFIG_ROM_INIT_INDEX(0) => PG_CTRL_ROM_INIT_INDEX(0),
      PG_CONFIG_DiagMode(3) => PG_CTRL_DiagMode(3),
      PG_CONFIG_DiagMode(2) => PG_CTRL_DiagMode(2),
      PG_CONFIG_DiagMode(1) => PG_CTRL_DiagMode(1),
      PG_CONFIG_DiagMode(0) => PG_CTRL_DiagMode(0)
    );
  WB : PatGen_WB_interface
    port map (
      FPGA_ID => FPGA_ID,
      CLK => CLK,
      KERNEL_DONE => NET219,
      DONE => NLW_WB_DONE_UNCONNECTED,
      ARESET => ARESET,
      PG_CTRL_Trig => PG_CTRL_Trig,
      WB_MOSI_WE => WB_MOSI_WE,
      WB_MISO_ACK => WB_MISO_ACK,
      WB_MOSI_STB => WB_MOSI_STB,
      WB_MOSI_CYC => WB_MOSI_CYC,
      ODD_EVENn => NET378,
      PG_CTRL_XSize(9) => PG_CTRL_XSize(9),
      PG_CTRL_XSize(8) => PG_CTRL_XSize(8),
      PG_CTRL_XSize(7) => PG_CTRL_XSize(7),
      PG_CTRL_XSize(6) => PG_CTRL_XSize(6),
      PG_CTRL_XSize(5) => PG_CTRL_XSize(5),
      PG_CTRL_XSize(4) => PG_CTRL_XSize(4),
      PG_CTRL_XSize(3) => PG_CTRL_XSize(3),
      PG_CTRL_XSize(2) => PG_CTRL_XSize(2),
      PG_CTRL_XSize(1) => PG_CTRL_XSize(1),
      PG_CTRL_XSize(0) => PG_CTRL_XSize(0),
      PG_CTRL_PayloadSize(23) => PG_CTRL_PayloadSize(23),
      PG_CTRL_PayloadSize(22) => PG_CTRL_PayloadSize(22),
      PG_CTRL_PayloadSize(21) => PG_CTRL_PayloadSize(21),
      PG_CTRL_PayloadSize(20) => PG_CTRL_PayloadSize(20),
      PG_CTRL_PayloadSize(19) => PG_CTRL_PayloadSize(19),
      PG_CTRL_PayloadSize(18) => PG_CTRL_PayloadSize(18),
      PG_CTRL_PayloadSize(17) => PG_CTRL_PayloadSize(17),
      PG_CTRL_PayloadSize(16) => PG_CTRL_PayloadSize(16),
      PG_CTRL_PayloadSize(15) => PG_CTRL_PayloadSize(15),
      PG_CTRL_PayloadSize(14) => PG_CTRL_PayloadSize(14),
      PG_CTRL_PayloadSize(13) => PG_CTRL_PayloadSize(13),
      PG_CTRL_PayloadSize(12) => PG_CTRL_PayloadSize(12),
      PG_CTRL_PayloadSize(11) => PG_CTRL_PayloadSize(11),
      PG_CTRL_PayloadSize(10) => PG_CTRL_PayloadSize(10),
      PG_CTRL_PayloadSize(9) => PG_CTRL_PayloadSize(9),
      PG_CTRL_PayloadSize(8) => PG_CTRL_PayloadSize(8),
      PG_CTRL_PayloadSize(7) => PG_CTRL_PayloadSize(7),
      PG_CTRL_PayloadSize(6) => PG_CTRL_PayloadSize(6),
      PG_CTRL_PayloadSize(5) => PG_CTRL_PayloadSize(5),
      PG_CTRL_PayloadSize(4) => PG_CTRL_PayloadSize(4),
      PG_CTRL_PayloadSize(3) => PG_CTRL_PayloadSize(3),
      PG_CTRL_PayloadSize(2) => PG_CTRL_PayloadSize(2),
      PG_CTRL_PayloadSize(1) => PG_CTRL_PayloadSize(1),
      PG_CTRL_PayloadSize(0) => PG_CTRL_PayloadSize(0),
      WB_MISO_DAT(15) => WB_MISO_DAT(15),
      WB_MISO_DAT(14) => WB_MISO_DAT(14),
      WB_MISO_DAT(13) => WB_MISO_DAT(13),
      WB_MISO_DAT(12) => WB_MISO_DAT(12),
      WB_MISO_DAT(11) => WB_MISO_DAT(11),
      WB_MISO_DAT(10) => WB_MISO_DAT(10),
      WB_MISO_DAT(9) => WB_MISO_DAT(9),
      WB_MISO_DAT(8) => WB_MISO_DAT(8),
      WB_MISO_DAT(7) => WB_MISO_DAT(7),
      WB_MISO_DAT(6) => WB_MISO_DAT(6),
      WB_MISO_DAT(5) => WB_MISO_DAT(5),
      WB_MISO_DAT(4) => WB_MISO_DAT(4),
      WB_MISO_DAT(3) => WB_MISO_DAT(3),
      WB_MISO_DAT(2) => WB_MISO_DAT(2),
      WB_MISO_DAT(1) => WB_MISO_DAT(1),
      WB_MISO_DAT(0) => WB_MISO_DAT(0),
      PG_CTRL_FrameType(7) => PG_CTRL_FrameType(7),
      PG_CTRL_FrameType(6) => PG_CTRL_FrameType(6),
      PG_CTRL_FrameType(5) => PG_CTRL_FrameType(5),
      PG_CTRL_FrameType(4) => PG_CTRL_FrameType(4),
      PG_CTRL_FrameType(3) => PG_CTRL_FrameType(3),
      PG_CTRL_FrameType(2) => PG_CTRL_FrameType(2),
      PG_CTRL_FrameType(1) => PG_CTRL_FrameType(1),
      PG_CTRL_FrameType(0) => PG_CTRL_FrameType(0),
      PG_CTRL_YSize(9) => PG_CTRL_YSize(9),
      PG_CTRL_YSize(8) => PG_CTRL_YSize(8),
      PG_CTRL_YSize(7) => PG_CTRL_YSize(7),
      PG_CTRL_YSize(6) => PG_CTRL_YSize(6),
      PG_CTRL_YSize(5) => PG_CTRL_YSize(5),
      PG_CTRL_YSize(4) => PG_CTRL_YSize(4),
      PG_CTRL_YSize(3) => PG_CTRL_YSize(3),
      PG_CTRL_YSize(2) => PG_CTRL_YSize(2),
      PG_CTRL_YSize(1) => PG_CTRL_YSize(1),
      PG_CTRL_YSize(0) => PG_CTRL_YSize(0),
      PG_CTRL_ImagePause(15) => PG_CTRL_ImagePause(15),
      PG_CTRL_ImagePause(14) => PG_CTRL_ImagePause(14),
      PG_CTRL_ImagePause(13) => PG_CTRL_ImagePause(13),
      PG_CTRL_ImagePause(12) => PG_CTRL_ImagePause(12),
      PG_CTRL_ImagePause(11) => PG_CTRL_ImagePause(11),
      PG_CTRL_ImagePause(10) => PG_CTRL_ImagePause(10),
      PG_CTRL_ImagePause(9) => PG_CTRL_ImagePause(9),
      PG_CTRL_ImagePause(8) => PG_CTRL_ImagePause(8),
      PG_CTRL_ImagePause(7) => PG_CTRL_ImagePause(7),
      PG_CTRL_ImagePause(6) => PG_CTRL_ImagePause(6),
      PG_CTRL_ImagePause(5) => PG_CTRL_ImagePause(5),
      PG_CTRL_ImagePause(4) => PG_CTRL_ImagePause(4),
      PG_CTRL_ImagePause(3) => PG_CTRL_ImagePause(3),
      PG_CTRL_ImagePause(2) => PG_CTRL_ImagePause(2),
      PG_CTRL_ImagePause(1) => PG_CTRL_ImagePause(1),
      PG_CTRL_ImagePause(0) => PG_CTRL_ImagePause(0),
      PG_CTRL_ZSize(23) => PG_CTRL_ZSize(23),
      PG_CTRL_ZSize(22) => PG_CTRL_ZSize(22),
      PG_CTRL_ZSize(21) => PG_CTRL_ZSize(21),
      PG_CTRL_ZSize(20) => PG_CTRL_ZSize(20),
      PG_CTRL_ZSize(19) => PG_CTRL_ZSize(19),
      PG_CTRL_ZSize(18) => PG_CTRL_ZSize(18),
      PG_CTRL_ZSize(17) => PG_CTRL_ZSize(17),
      PG_CTRL_ZSize(16) => PG_CTRL_ZSize(16),
      PG_CTRL_ZSize(15) => PG_CTRL_ZSize(15),
      PG_CTRL_ZSize(14) => PG_CTRL_ZSize(14),
      PG_CTRL_ZSize(13) => PG_CTRL_ZSize(13),
      PG_CTRL_ZSize(12) => PG_CTRL_ZSize(12),
      PG_CTRL_ZSize(11) => PG_CTRL_ZSize(11),
      PG_CTRL_ZSize(10) => PG_CTRL_ZSize(10),
      PG_CTRL_ZSize(9) => PG_CTRL_ZSize(9),
      PG_CTRL_ZSize(8) => PG_CTRL_ZSize(8),
      PG_CTRL_ZSize(7) => PG_CTRL_ZSize(7),
      PG_CTRL_ZSize(6) => PG_CTRL_ZSize(6),
      PG_CTRL_ZSize(5) => PG_CTRL_ZSize(5),
      PG_CTRL_ZSize(4) => PG_CTRL_ZSize(4),
      PG_CTRL_ZSize(3) => PG_CTRL_ZSize(3),
      PG_CTRL_ZSize(2) => PG_CTRL_ZSize(2),
      PG_CTRL_ZSize(1) => PG_CTRL_ZSize(1),
      PG_CTRL_ZSize(0) => PG_CTRL_ZSize(0),
      PG_CTRL_IMGSIZE(19) => PG_CTRL_IMGSIZE(19),
      PG_CTRL_IMGSIZE(18) => PG_CTRL_IMGSIZE(18),
      PG_CTRL_IMGSIZE(17) => PG_CTRL_IMGSIZE(17),
      PG_CTRL_IMGSIZE(16) => PG_CTRL_IMGSIZE(16),
      PG_CTRL_IMGSIZE(15) => PG_CTRL_IMGSIZE(15),
      PG_CTRL_IMGSIZE(14) => PG_CTRL_IMGSIZE(14),
      PG_CTRL_IMGSIZE(13) => PG_CTRL_IMGSIZE(13),
      PG_CTRL_IMGSIZE(12) => PG_CTRL_IMGSIZE(12),
      PG_CTRL_IMGSIZE(11) => PG_CTRL_IMGSIZE(11),
      PG_CTRL_IMGSIZE(10) => PG_CTRL_IMGSIZE(10),
      PG_CTRL_IMGSIZE(9) => PG_CTRL_IMGSIZE(9),
      PG_CTRL_IMGSIZE(8) => PG_CTRL_IMGSIZE(8),
      PG_CTRL_IMGSIZE(7) => PG_CTRL_IMGSIZE(7),
      PG_CTRL_IMGSIZE(6) => PG_CTRL_IMGSIZE(6),
      PG_CTRL_IMGSIZE(5) => PG_CTRL_IMGSIZE(5),
      PG_CTRL_IMGSIZE(4) => PG_CTRL_IMGSIZE(4),
      PG_CTRL_IMGSIZE(3) => PG_CTRL_IMGSIZE(3),
      PG_CTRL_IMGSIZE(2) => PG_CTRL_IMGSIZE(2),
      PG_CTRL_IMGSIZE(1) => PG_CTRL_IMGSIZE(1),
      PG_CTRL_IMGSIZE(0) => PG_CTRL_IMGSIZE(0),
      PG_CTRL_ROM_Z_START(15) => PG_CTRL_ROM_Z_START(15),
      PG_CTRL_ROM_Z_START(14) => PG_CTRL_ROM_Z_START(14),
      PG_CTRL_ROM_Z_START(13) => PG_CTRL_ROM_Z_START(13),
      PG_CTRL_ROM_Z_START(12) => PG_CTRL_ROM_Z_START(12),
      PG_CTRL_ROM_Z_START(11) => PG_CTRL_ROM_Z_START(11),
      PG_CTRL_ROM_Z_START(10) => PG_CTRL_ROM_Z_START(10),
      PG_CTRL_ROM_Z_START(9) => PG_CTRL_ROM_Z_START(9),
      PG_CTRL_ROM_Z_START(8) => PG_CTRL_ROM_Z_START(8),
      PG_CTRL_ROM_Z_START(7) => PG_CTRL_ROM_Z_START(7),
      PG_CTRL_ROM_Z_START(6) => PG_CTRL_ROM_Z_START(6),
      PG_CTRL_ROM_Z_START(5) => PG_CTRL_ROM_Z_START(5),
      PG_CTRL_ROM_Z_START(4) => PG_CTRL_ROM_Z_START(4),
      PG_CTRL_ROM_Z_START(3) => PG_CTRL_ROM_Z_START(3),
      PG_CTRL_ROM_Z_START(2) => PG_CTRL_ROM_Z_START(2),
      PG_CTRL_ROM_Z_START(1) => PG_CTRL_ROM_Z_START(1),
      PG_CTRL_ROM_Z_START(0) => PG_CTRL_ROM_Z_START(0),
      PG_CTRL_DiagSize(15) => PG_CTRL_DiagSize(15),
      PG_CTRL_DiagSize(14) => PG_CTRL_DiagSize(14),
      PG_CTRL_DiagSize(13) => PG_CTRL_DiagSize(13),
      PG_CTRL_DiagSize(12) => PG_CTRL_DiagSize(12),
      PG_CTRL_DiagSize(11) => PG_CTRL_DiagSize(11),
      PG_CTRL_DiagSize(10) => PG_CTRL_DiagSize(10),
      PG_CTRL_DiagSize(9) => PG_CTRL_DiagSize(9),
      PG_CTRL_DiagSize(8) => PG_CTRL_DiagSize(8),
      PG_CTRL_DiagSize(7) => PG_CTRL_DiagSize(7),
      PG_CTRL_DiagSize(6) => PG_CTRL_DiagSize(6),
      PG_CTRL_DiagSize(5) => PG_CTRL_DiagSize(5),
      PG_CTRL_DiagSize(4) => PG_CTRL_DiagSize(4),
      PG_CTRL_DiagSize(3) => PG_CTRL_DiagSize(3),
      PG_CTRL_DiagSize(2) => PG_CTRL_DiagSize(2),
      PG_CTRL_DiagSize(1) => PG_CTRL_DiagSize(1),
      PG_CTRL_DiagSize(0) => PG_CTRL_DiagSize(0),
      PG_CTRL_TagSize(7) => PG_CTRL_TagSize(7),
      PG_CTRL_TagSize(6) => PG_CTRL_TagSize(6),
      PG_CTRL_TagSize(5) => PG_CTRL_TagSize(5),
      PG_CTRL_TagSize(4) => PG_CTRL_TagSize(4),
      PG_CTRL_TagSize(3) => PG_CTRL_TagSize(3),
      PG_CTRL_TagSize(2) => PG_CTRL_TagSize(2),
      PG_CTRL_TagSize(1) => PG_CTRL_TagSize(1),
      PG_CTRL_TagSize(0) => PG_CTRL_TagSize(0),
      PG_CTRL_ROM_INIT_INDEX(15) => PG_CTRL_ROM_INIT_INDEX(15),
      PG_CTRL_ROM_INIT_INDEX(14) => PG_CTRL_ROM_INIT_INDEX(14),
      PG_CTRL_ROM_INIT_INDEX(13) => PG_CTRL_ROM_INIT_INDEX(13),
      PG_CTRL_ROM_INIT_INDEX(12) => PG_CTRL_ROM_INIT_INDEX(12),
      PG_CTRL_ROM_INIT_INDEX(11) => PG_CTRL_ROM_INIT_INDEX(11),
      PG_CTRL_ROM_INIT_INDEX(10) => PG_CTRL_ROM_INIT_INDEX(10),
      PG_CTRL_ROM_INIT_INDEX(9) => PG_CTRL_ROM_INIT_INDEX(9),
      PG_CTRL_ROM_INIT_INDEX(8) => PG_CTRL_ROM_INIT_INDEX(8),
      PG_CTRL_ROM_INIT_INDEX(7) => PG_CTRL_ROM_INIT_INDEX(7),
      PG_CTRL_ROM_INIT_INDEX(6) => PG_CTRL_ROM_INIT_INDEX(6),
      PG_CTRL_ROM_INIT_INDEX(5) => PG_CTRL_ROM_INIT_INDEX(5),
      PG_CTRL_ROM_INIT_INDEX(4) => PG_CTRL_ROM_INIT_INDEX(4),
      PG_CTRL_ROM_INIT_INDEX(3) => PG_CTRL_ROM_INIT_INDEX(3),
      PG_CTRL_ROM_INIT_INDEX(2) => PG_CTRL_ROM_INIT_INDEX(2),
      PG_CTRL_ROM_INIT_INDEX(1) => PG_CTRL_ROM_INIT_INDEX(1),
      PG_CTRL_ROM_INIT_INDEX(0) => PG_CTRL_ROM_INIT_INDEX(0),
      DP_CONF_ARRAY32(18, 31) => NET9261(18, 31),
      DP_CONF_ARRAY32(18, 30) => NET9261(18, 30),
      DP_CONF_ARRAY32(18, 29) => NET9261(18, 29),
      DP_CONF_ARRAY32(18, 28) => NET9261(18, 28),
      DP_CONF_ARRAY32(18, 27) => NET9261(18, 27),
      DP_CONF_ARRAY32(18, 26) => NET9261(18, 26),
      DP_CONF_ARRAY32(18, 25) => NET9261(18, 25),
      DP_CONF_ARRAY32(18, 24) => NET9261(18, 24),
      DP_CONF_ARRAY32(18, 23) => NET9261(18, 23),
      DP_CONF_ARRAY32(18, 22) => NET9261(18, 22),
      DP_CONF_ARRAY32(18, 21) => NET9261(18, 21),
      DP_CONF_ARRAY32(18, 20) => NET9261(18, 20),
      DP_CONF_ARRAY32(18, 19) => NET9261(18, 19),
      DP_CONF_ARRAY32(18, 18) => NET9261(18, 18),
      DP_CONF_ARRAY32(18, 17) => NET9261(18, 17),
      DP_CONF_ARRAY32(18, 16) => NET9261(18, 16),
      DP_CONF_ARRAY32(18, 15) => NET9261(18, 15),
      DP_CONF_ARRAY32(18, 14) => NET9261(18, 14),
      DP_CONF_ARRAY32(18, 13) => NET9261(18, 13),
      DP_CONF_ARRAY32(18, 12) => NET9261(18, 12),
      DP_CONF_ARRAY32(18, 11) => NET9261(18, 11),
      DP_CONF_ARRAY32(18, 10) => NET9261(18, 10),
      DP_CONF_ARRAY32(18, 9) => NET9261(18, 9),
      DP_CONF_ARRAY32(18, 8) => NET9261(18, 8),
      DP_CONF_ARRAY32(18, 7) => NET9261(18, 7),
      DP_CONF_ARRAY32(18, 6) => NET9261(18, 6),
      DP_CONF_ARRAY32(18, 5) => NET9261(18, 5),
      DP_CONF_ARRAY32(18, 4) => NET9261(18, 4),
      DP_CONF_ARRAY32(18, 3) => NET9261(18, 3),
      DP_CONF_ARRAY32(18, 2) => NET9261(18, 2),
      DP_CONF_ARRAY32(18, 1) => NET9261(18, 1),
      DP_CONF_ARRAY32(18, 0) => NET9261(18, 0),
      DP_CONF_ARRAY32(17, 31) => NET9261(17, 31),
      DP_CONF_ARRAY32(17, 30) => NET9261(17, 30),
      DP_CONF_ARRAY32(17, 29) => NET9261(17, 29),
      DP_CONF_ARRAY32(17, 28) => NET9261(17, 28),
      DP_CONF_ARRAY32(17, 27) => NET9261(17, 27),
      DP_CONF_ARRAY32(17, 26) => NET9261(17, 26),
      DP_CONF_ARRAY32(17, 25) => NET9261(17, 25),
      DP_CONF_ARRAY32(17, 24) => NET9261(17, 24),
      DP_CONF_ARRAY32(17, 23) => NET9261(17, 23),
      DP_CONF_ARRAY32(17, 22) => NET9261(17, 22),
      DP_CONF_ARRAY32(17, 21) => NET9261(17, 21),
      DP_CONF_ARRAY32(17, 20) => NET9261(17, 20),
      DP_CONF_ARRAY32(17, 19) => NET9261(17, 19),
      DP_CONF_ARRAY32(17, 18) => NET9261(17, 18),
      DP_CONF_ARRAY32(17, 17) => NET9261(17, 17),
      DP_CONF_ARRAY32(17, 16) => NET9261(17, 16),
      DP_CONF_ARRAY32(17, 15) => NET9261(17, 15),
      DP_CONF_ARRAY32(17, 14) => NET9261(17, 14),
      DP_CONF_ARRAY32(17, 13) => NET9261(17, 13),
      DP_CONF_ARRAY32(17, 12) => NET9261(17, 12),
      DP_CONF_ARRAY32(17, 11) => NET9261(17, 11),
      DP_CONF_ARRAY32(17, 10) => NET9261(17, 10),
      DP_CONF_ARRAY32(17, 9) => NET9261(17, 9),
      DP_CONF_ARRAY32(17, 8) => NET9261(17, 8),
      DP_CONF_ARRAY32(17, 7) => NET9261(17, 7),
      DP_CONF_ARRAY32(17, 6) => NET9261(17, 6),
      DP_CONF_ARRAY32(17, 5) => NET9261(17, 5),
      DP_CONF_ARRAY32(17, 4) => NET9261(17, 4),
      DP_CONF_ARRAY32(17, 3) => NET9261(17, 3),
      DP_CONF_ARRAY32(17, 2) => NET9261(17, 2),
      DP_CONF_ARRAY32(17, 1) => NET9261(17, 1),
      DP_CONF_ARRAY32(17, 0) => NET9261(17, 0),
      DP_CONF_ARRAY32(16, 31) => NET9261(16, 31),
      DP_CONF_ARRAY32(16, 30) => NET9261(16, 30),
      DP_CONF_ARRAY32(16, 29) => NET9261(16, 29),
      DP_CONF_ARRAY32(16, 28) => NET9261(16, 28),
      DP_CONF_ARRAY32(16, 27) => NET9261(16, 27),
      DP_CONF_ARRAY32(16, 26) => NET9261(16, 26),
      DP_CONF_ARRAY32(16, 25) => NET9261(16, 25),
      DP_CONF_ARRAY32(16, 24) => NET9261(16, 24),
      DP_CONF_ARRAY32(16, 23) => NET9261(16, 23),
      DP_CONF_ARRAY32(16, 22) => NET9261(16, 22),
      DP_CONF_ARRAY32(16, 21) => NET9261(16, 21),
      DP_CONF_ARRAY32(16, 20) => NET9261(16, 20),
      DP_CONF_ARRAY32(16, 19) => NET9261(16, 19),
      DP_CONF_ARRAY32(16, 18) => NET9261(16, 18),
      DP_CONF_ARRAY32(16, 17) => NET9261(16, 17),
      DP_CONF_ARRAY32(16, 16) => NET9261(16, 16),
      DP_CONF_ARRAY32(16, 15) => NET9261(16, 15),
      DP_CONF_ARRAY32(16, 14) => NET9261(16, 14),
      DP_CONF_ARRAY32(16, 13) => NET9261(16, 13),
      DP_CONF_ARRAY32(16, 12) => NET9261(16, 12),
      DP_CONF_ARRAY32(16, 11) => NET9261(16, 11),
      DP_CONF_ARRAY32(16, 10) => NET9261(16, 10),
      DP_CONF_ARRAY32(16, 9) => NET9261(16, 9),
      DP_CONF_ARRAY32(16, 8) => NET9261(16, 8),
      DP_CONF_ARRAY32(16, 7) => NET9261(16, 7),
      DP_CONF_ARRAY32(16, 6) => NET9261(16, 6),
      DP_CONF_ARRAY32(16, 5) => NET9261(16, 5),
      DP_CONF_ARRAY32(16, 4) => NET9261(16, 4),
      DP_CONF_ARRAY32(16, 3) => NET9261(16, 3),
      DP_CONF_ARRAY32(16, 2) => NET9261(16, 2),
      DP_CONF_ARRAY32(16, 1) => NET9261(16, 1),
      DP_CONF_ARRAY32(16, 0) => NET9261(16, 0),
      DP_CONF_ARRAY32(15, 31) => NET9261(15, 31),
      DP_CONF_ARRAY32(15, 30) => NET9261(15, 30),
      DP_CONF_ARRAY32(15, 29) => NET9261(15, 29),
      DP_CONF_ARRAY32(15, 28) => NET9261(15, 28),
      DP_CONF_ARRAY32(15, 27) => NET9261(15, 27),
      DP_CONF_ARRAY32(15, 26) => NET9261(15, 26),
      DP_CONF_ARRAY32(15, 25) => NET9261(15, 25),
      DP_CONF_ARRAY32(15, 24) => NET9261(15, 24),
      DP_CONF_ARRAY32(15, 23) => NET9261(15, 23),
      DP_CONF_ARRAY32(15, 22) => NET9261(15, 22),
      DP_CONF_ARRAY32(15, 21) => NET9261(15, 21),
      DP_CONF_ARRAY32(15, 20) => NET9261(15, 20),
      DP_CONF_ARRAY32(15, 19) => NET9261(15, 19),
      DP_CONF_ARRAY32(15, 18) => NET9261(15, 18),
      DP_CONF_ARRAY32(15, 17) => NET9261(15, 17),
      DP_CONF_ARRAY32(15, 16) => NET9261(15, 16),
      DP_CONF_ARRAY32(15, 15) => NET9261(15, 15),
      DP_CONF_ARRAY32(15, 14) => NET9261(15, 14),
      DP_CONF_ARRAY32(15, 13) => NET9261(15, 13),
      DP_CONF_ARRAY32(15, 12) => NET9261(15, 12),
      DP_CONF_ARRAY32(15, 11) => NET9261(15, 11),
      DP_CONF_ARRAY32(15, 10) => NET9261(15, 10),
      DP_CONF_ARRAY32(15, 9) => NET9261(15, 9),
      DP_CONF_ARRAY32(15, 8) => NET9261(15, 8),
      DP_CONF_ARRAY32(15, 7) => NET9261(15, 7),
      DP_CONF_ARRAY32(15, 6) => NET9261(15, 6),
      DP_CONF_ARRAY32(15, 5) => NET9261(15, 5),
      DP_CONF_ARRAY32(15, 4) => NET9261(15, 4),
      DP_CONF_ARRAY32(15, 3) => NET9261(15, 3),
      DP_CONF_ARRAY32(15, 2) => NET9261(15, 2),
      DP_CONF_ARRAY32(15, 1) => NET9261(15, 1),
      DP_CONF_ARRAY32(15, 0) => NET9261(15, 0),
      DP_CONF_ARRAY32(14, 31) => NET9261(14, 31),
      DP_CONF_ARRAY32(14, 30) => NET9261(14, 30),
      DP_CONF_ARRAY32(14, 29) => NET9261(14, 29),
      DP_CONF_ARRAY32(14, 28) => NET9261(14, 28),
      DP_CONF_ARRAY32(14, 27) => NET9261(14, 27),
      DP_CONF_ARRAY32(14, 26) => NET9261(14, 26),
      DP_CONF_ARRAY32(14, 25) => NET9261(14, 25),
      DP_CONF_ARRAY32(14, 24) => NET9261(14, 24),
      DP_CONF_ARRAY32(14, 23) => NET9261(14, 23),
      DP_CONF_ARRAY32(14, 22) => NET9261(14, 22),
      DP_CONF_ARRAY32(14, 21) => NET9261(14, 21),
      DP_CONF_ARRAY32(14, 20) => NET9261(14, 20),
      DP_CONF_ARRAY32(14, 19) => NET9261(14, 19),
      DP_CONF_ARRAY32(14, 18) => NET9261(14, 18),
      DP_CONF_ARRAY32(14, 17) => NET9261(14, 17),
      DP_CONF_ARRAY32(14, 16) => NET9261(14, 16),
      DP_CONF_ARRAY32(14, 15) => NET9261(14, 15),
      DP_CONF_ARRAY32(14, 14) => NET9261(14, 14),
      DP_CONF_ARRAY32(14, 13) => NET9261(14, 13),
      DP_CONF_ARRAY32(14, 12) => NET9261(14, 12),
      DP_CONF_ARRAY32(14, 11) => NET9261(14, 11),
      DP_CONF_ARRAY32(14, 10) => NET9261(14, 10),
      DP_CONF_ARRAY32(14, 9) => NET9261(14, 9),
      DP_CONF_ARRAY32(14, 8) => NET9261(14, 8),
      DP_CONF_ARRAY32(14, 7) => NET9261(14, 7),
      DP_CONF_ARRAY32(14, 6) => NET9261(14, 6),
      DP_CONF_ARRAY32(14, 5) => NET9261(14, 5),
      DP_CONF_ARRAY32(14, 4) => NET9261(14, 4),
      DP_CONF_ARRAY32(14, 3) => NET9261(14, 3),
      DP_CONF_ARRAY32(14, 2) => NET9261(14, 2),
      DP_CONF_ARRAY32(14, 1) => NET9261(14, 1),
      DP_CONF_ARRAY32(14, 0) => NET9261(14, 0),
      DP_CONF_ARRAY32(13, 31) => NET9261(13, 31),
      DP_CONF_ARRAY32(13, 30) => NET9261(13, 30),
      DP_CONF_ARRAY32(13, 29) => NET9261(13, 29),
      DP_CONF_ARRAY32(13, 28) => NET9261(13, 28),
      DP_CONF_ARRAY32(13, 27) => NET9261(13, 27),
      DP_CONF_ARRAY32(13, 26) => NET9261(13, 26),
      DP_CONF_ARRAY32(13, 25) => NET9261(13, 25),
      DP_CONF_ARRAY32(13, 24) => NET9261(13, 24),
      DP_CONF_ARRAY32(13, 23) => NET9261(13, 23),
      DP_CONF_ARRAY32(13, 22) => NET9261(13, 22),
      DP_CONF_ARRAY32(13, 21) => NET9261(13, 21),
      DP_CONF_ARRAY32(13, 20) => NET9261(13, 20),
      DP_CONF_ARRAY32(13, 19) => NET9261(13, 19),
      DP_CONF_ARRAY32(13, 18) => NET9261(13, 18),
      DP_CONF_ARRAY32(13, 17) => NET9261(13, 17),
      DP_CONF_ARRAY32(13, 16) => NET9261(13, 16),
      DP_CONF_ARRAY32(13, 15) => NET9261(13, 15),
      DP_CONF_ARRAY32(13, 14) => NET9261(13, 14),
      DP_CONF_ARRAY32(13, 13) => NET9261(13, 13),
      DP_CONF_ARRAY32(13, 12) => NET9261(13, 12),
      DP_CONF_ARRAY32(13, 11) => NET9261(13, 11),
      DP_CONF_ARRAY32(13, 10) => NET9261(13, 10),
      DP_CONF_ARRAY32(13, 9) => NET9261(13, 9),
      DP_CONF_ARRAY32(13, 8) => NET9261(13, 8),
      DP_CONF_ARRAY32(13, 7) => NET9261(13, 7),
      DP_CONF_ARRAY32(13, 6) => NET9261(13, 6),
      DP_CONF_ARRAY32(13, 5) => NET9261(13, 5),
      DP_CONF_ARRAY32(13, 4) => NET9261(13, 4),
      DP_CONF_ARRAY32(13, 3) => NET9261(13, 3),
      DP_CONF_ARRAY32(13, 2) => NET9261(13, 2),
      DP_CONF_ARRAY32(13, 1) => NET9261(13, 1),
      DP_CONF_ARRAY32(13, 0) => NET9261(13, 0),
      DP_CONF_ARRAY32(12, 31) => NET9261(12, 31),
      DP_CONF_ARRAY32(12, 30) => NET9261(12, 30),
      DP_CONF_ARRAY32(12, 29) => NET9261(12, 29),
      DP_CONF_ARRAY32(12, 28) => NET9261(12, 28),
      DP_CONF_ARRAY32(12, 27) => NET9261(12, 27),
      DP_CONF_ARRAY32(12, 26) => NET9261(12, 26),
      DP_CONF_ARRAY32(12, 25) => NET9261(12, 25),
      DP_CONF_ARRAY32(12, 24) => NET9261(12, 24),
      DP_CONF_ARRAY32(12, 23) => NET9261(12, 23),
      DP_CONF_ARRAY32(12, 22) => NET9261(12, 22),
      DP_CONF_ARRAY32(12, 21) => NET9261(12, 21),
      DP_CONF_ARRAY32(12, 20) => NET9261(12, 20),
      DP_CONF_ARRAY32(12, 19) => NET9261(12, 19),
      DP_CONF_ARRAY32(12, 18) => NET9261(12, 18),
      DP_CONF_ARRAY32(12, 17) => NET9261(12, 17),
      DP_CONF_ARRAY32(12, 16) => NET9261(12, 16),
      DP_CONF_ARRAY32(12, 15) => NET9261(12, 15),
      DP_CONF_ARRAY32(12, 14) => NET9261(12, 14),
      DP_CONF_ARRAY32(12, 13) => NET9261(12, 13),
      DP_CONF_ARRAY32(12, 12) => NET9261(12, 12),
      DP_CONF_ARRAY32(12, 11) => NET9261(12, 11),
      DP_CONF_ARRAY32(12, 10) => NET9261(12, 10),
      DP_CONF_ARRAY32(12, 9) => NET9261(12, 9),
      DP_CONF_ARRAY32(12, 8) => NET9261(12, 8),
      DP_CONF_ARRAY32(12, 7) => NET9261(12, 7),
      DP_CONF_ARRAY32(12, 6) => NET9261(12, 6),
      DP_CONF_ARRAY32(12, 5) => NET9261(12, 5),
      DP_CONF_ARRAY32(12, 4) => NET9261(12, 4),
      DP_CONF_ARRAY32(12, 3) => NET9261(12, 3),
      DP_CONF_ARRAY32(12, 2) => NET9261(12, 2),
      DP_CONF_ARRAY32(12, 1) => NET9261(12, 1),
      DP_CONF_ARRAY32(12, 0) => NET9261(12, 0),
      DP_CONF_ARRAY32(11, 31) => NET9261(11, 31),
      DP_CONF_ARRAY32(11, 30) => NET9261(11, 30),
      DP_CONF_ARRAY32(11, 29) => NET9261(11, 29),
      DP_CONF_ARRAY32(11, 28) => NET9261(11, 28),
      DP_CONF_ARRAY32(11, 27) => NET9261(11, 27),
      DP_CONF_ARRAY32(11, 26) => NET9261(11, 26),
      DP_CONF_ARRAY32(11, 25) => NET9261(11, 25),
      DP_CONF_ARRAY32(11, 24) => NET9261(11, 24),
      DP_CONF_ARRAY32(11, 23) => NET9261(11, 23),
      DP_CONF_ARRAY32(11, 22) => NET9261(11, 22),
      DP_CONF_ARRAY32(11, 21) => NET9261(11, 21),
      DP_CONF_ARRAY32(11, 20) => NET9261(11, 20),
      DP_CONF_ARRAY32(11, 19) => NET9261(11, 19),
      DP_CONF_ARRAY32(11, 18) => NET9261(11, 18),
      DP_CONF_ARRAY32(11, 17) => NET9261(11, 17),
      DP_CONF_ARRAY32(11, 16) => NET9261(11, 16),
      DP_CONF_ARRAY32(11, 15) => NET9261(11, 15),
      DP_CONF_ARRAY32(11, 14) => NET9261(11, 14),
      DP_CONF_ARRAY32(11, 13) => NET9261(11, 13),
      DP_CONF_ARRAY32(11, 12) => NET9261(11, 12),
      DP_CONF_ARRAY32(11, 11) => NET9261(11, 11),
      DP_CONF_ARRAY32(11, 10) => NET9261(11, 10),
      DP_CONF_ARRAY32(11, 9) => NET9261(11, 9),
      DP_CONF_ARRAY32(11, 8) => NET9261(11, 8),
      DP_CONF_ARRAY32(11, 7) => NET9261(11, 7),
      DP_CONF_ARRAY32(11, 6) => NET9261(11, 6),
      DP_CONF_ARRAY32(11, 5) => NET9261(11, 5),
      DP_CONF_ARRAY32(11, 4) => NET9261(11, 4),
      DP_CONF_ARRAY32(11, 3) => NET9261(11, 3),
      DP_CONF_ARRAY32(11, 2) => NET9261(11, 2),
      DP_CONF_ARRAY32(11, 1) => NET9261(11, 1),
      DP_CONF_ARRAY32(11, 0) => NET9261(11, 0),
      DP_CONF_ARRAY32(10, 31) => NET9261(10, 31),
      DP_CONF_ARRAY32(10, 30) => NET9261(10, 30),
      DP_CONF_ARRAY32(10, 29) => NET9261(10, 29),
      DP_CONF_ARRAY32(10, 28) => NET9261(10, 28),
      DP_CONF_ARRAY32(10, 27) => NET9261(10, 27),
      DP_CONF_ARRAY32(10, 26) => NET9261(10, 26),
      DP_CONF_ARRAY32(10, 25) => NET9261(10, 25),
      DP_CONF_ARRAY32(10, 24) => NET9261(10, 24),
      DP_CONF_ARRAY32(10, 23) => NET9261(10, 23),
      DP_CONF_ARRAY32(10, 22) => NET9261(10, 22),
      DP_CONF_ARRAY32(10, 21) => NET9261(10, 21),
      DP_CONF_ARRAY32(10, 20) => NET9261(10, 20),
      DP_CONF_ARRAY32(10, 19) => NET9261(10, 19),
      DP_CONF_ARRAY32(10, 18) => NET9261(10, 18),
      DP_CONF_ARRAY32(10, 17) => NET9261(10, 17),
      DP_CONF_ARRAY32(10, 16) => NET9261(10, 16),
      DP_CONF_ARRAY32(10, 15) => NET9261(10, 15),
      DP_CONF_ARRAY32(10, 14) => NET9261(10, 14),
      DP_CONF_ARRAY32(10, 13) => NET9261(10, 13),
      DP_CONF_ARRAY32(10, 12) => NET9261(10, 12),
      DP_CONF_ARRAY32(10, 11) => NET9261(10, 11),
      DP_CONF_ARRAY32(10, 10) => NET9261(10, 10),
      DP_CONF_ARRAY32(10, 9) => NET9261(10, 9),
      DP_CONF_ARRAY32(10, 8) => NET9261(10, 8),
      DP_CONF_ARRAY32(10, 7) => NET9261(10, 7),
      DP_CONF_ARRAY32(10, 6) => NET9261(10, 6),
      DP_CONF_ARRAY32(10, 5) => NET9261(10, 5),
      DP_CONF_ARRAY32(10, 4) => NET9261(10, 4),
      DP_CONF_ARRAY32(10, 3) => NET9261(10, 3),
      DP_CONF_ARRAY32(10, 2) => NET9261(10, 2),
      DP_CONF_ARRAY32(10, 1) => NET9261(10, 1),
      DP_CONF_ARRAY32(10, 0) => NET9261(10, 0),
      DP_CONF_ARRAY32(9, 31) => NET9261(9, 31),
      DP_CONF_ARRAY32(9, 30) => NET9261(9, 30),
      DP_CONF_ARRAY32(9, 29) => NET9261(9, 29),
      DP_CONF_ARRAY32(9, 28) => NET9261(9, 28),
      DP_CONF_ARRAY32(9, 27) => NET9261(9, 27),
      DP_CONF_ARRAY32(9, 26) => NET9261(9, 26),
      DP_CONF_ARRAY32(9, 25) => NET9261(9, 25),
      DP_CONF_ARRAY32(9, 24) => NET9261(9, 24),
      DP_CONF_ARRAY32(9, 23) => NET9261(9, 23),
      DP_CONF_ARRAY32(9, 22) => NET9261(9, 22),
      DP_CONF_ARRAY32(9, 21) => NET9261(9, 21),
      DP_CONF_ARRAY32(9, 20) => NET9261(9, 20),
      DP_CONF_ARRAY32(9, 19) => NET9261(9, 19),
      DP_CONF_ARRAY32(9, 18) => NET9261(9, 18),
      DP_CONF_ARRAY32(9, 17) => NET9261(9, 17),
      DP_CONF_ARRAY32(9, 16) => NET9261(9, 16),
      DP_CONF_ARRAY32(9, 15) => NET9261(9, 15),
      DP_CONF_ARRAY32(9, 14) => NET9261(9, 14),
      DP_CONF_ARRAY32(9, 13) => NET9261(9, 13),
      DP_CONF_ARRAY32(9, 12) => NET9261(9, 12),
      DP_CONF_ARRAY32(9, 11) => NET9261(9, 11),
      DP_CONF_ARRAY32(9, 10) => NET9261(9, 10),
      DP_CONF_ARRAY32(9, 9) => NET9261(9, 9),
      DP_CONF_ARRAY32(9, 8) => NET9261(9, 8),
      DP_CONF_ARRAY32(9, 7) => NET9261(9, 7),
      DP_CONF_ARRAY32(9, 6) => NET9261(9, 6),
      DP_CONF_ARRAY32(9, 5) => NET9261(9, 5),
      DP_CONF_ARRAY32(9, 4) => NET9261(9, 4),
      DP_CONF_ARRAY32(9, 3) => NET9261(9, 3),
      DP_CONF_ARRAY32(9, 2) => NET9261(9, 2),
      DP_CONF_ARRAY32(9, 1) => NET9261(9, 1),
      DP_CONF_ARRAY32(9, 0) => NET9261(9, 0),
      DP_CONF_ARRAY32(8, 31) => NET9261(8, 31),
      DP_CONF_ARRAY32(8, 30) => NET9261(8, 30),
      DP_CONF_ARRAY32(8, 29) => NET9261(8, 29),
      DP_CONF_ARRAY32(8, 28) => NET9261(8, 28),
      DP_CONF_ARRAY32(8, 27) => NET9261(8, 27),
      DP_CONF_ARRAY32(8, 26) => NET9261(8, 26),
      DP_CONF_ARRAY32(8, 25) => NET9261(8, 25),
      DP_CONF_ARRAY32(8, 24) => NET9261(8, 24),
      DP_CONF_ARRAY32(8, 23) => NET9261(8, 23),
      DP_CONF_ARRAY32(8, 22) => NET9261(8, 22),
      DP_CONF_ARRAY32(8, 21) => NET9261(8, 21),
      DP_CONF_ARRAY32(8, 20) => NET9261(8, 20),
      DP_CONF_ARRAY32(8, 19) => NET9261(8, 19),
      DP_CONF_ARRAY32(8, 18) => NET9261(8, 18),
      DP_CONF_ARRAY32(8, 17) => NET9261(8, 17),
      DP_CONF_ARRAY32(8, 16) => NET9261(8, 16),
      DP_CONF_ARRAY32(8, 15) => NET9261(8, 15),
      DP_CONF_ARRAY32(8, 14) => NET9261(8, 14),
      DP_CONF_ARRAY32(8, 13) => NET9261(8, 13),
      DP_CONF_ARRAY32(8, 12) => NET9261(8, 12),
      DP_CONF_ARRAY32(8, 11) => NET9261(8, 11),
      DP_CONF_ARRAY32(8, 10) => NET9261(8, 10),
      DP_CONF_ARRAY32(8, 9) => NET9261(8, 9),
      DP_CONF_ARRAY32(8, 8) => NET9261(8, 8),
      DP_CONF_ARRAY32(8, 7) => NET9261(8, 7),
      DP_CONF_ARRAY32(8, 6) => NET9261(8, 6),
      DP_CONF_ARRAY32(8, 5) => NET9261(8, 5),
      DP_CONF_ARRAY32(8, 4) => NET9261(8, 4),
      DP_CONF_ARRAY32(8, 3) => NET9261(8, 3),
      DP_CONF_ARRAY32(8, 2) => NET9261(8, 2),
      DP_CONF_ARRAY32(8, 1) => NET9261(8, 1),
      DP_CONF_ARRAY32(8, 0) => NET9261(8, 0),
      DP_CONF_ARRAY32(7, 31) => NET9261(7, 31),
      DP_CONF_ARRAY32(7, 30) => NET9261(7, 30),
      DP_CONF_ARRAY32(7, 29) => NET9261(7, 29),
      DP_CONF_ARRAY32(7, 28) => NET9261(7, 28),
      DP_CONF_ARRAY32(7, 27) => NET9261(7, 27),
      DP_CONF_ARRAY32(7, 26) => NET9261(7, 26),
      DP_CONF_ARRAY32(7, 25) => NET9261(7, 25),
      DP_CONF_ARRAY32(7, 24) => NET9261(7, 24),
      DP_CONF_ARRAY32(7, 23) => NET9261(7, 23),
      DP_CONF_ARRAY32(7, 22) => NET9261(7, 22),
      DP_CONF_ARRAY32(7, 21) => NET9261(7, 21),
      DP_CONF_ARRAY32(7, 20) => NET9261(7, 20),
      DP_CONF_ARRAY32(7, 19) => NET9261(7, 19),
      DP_CONF_ARRAY32(7, 18) => NET9261(7, 18),
      DP_CONF_ARRAY32(7, 17) => NET9261(7, 17),
      DP_CONF_ARRAY32(7, 16) => NET9261(7, 16),
      DP_CONF_ARRAY32(7, 15) => NET9261(7, 15),
      DP_CONF_ARRAY32(7, 14) => NET9261(7, 14),
      DP_CONF_ARRAY32(7, 13) => NET9261(7, 13),
      DP_CONF_ARRAY32(7, 12) => NET9261(7, 12),
      DP_CONF_ARRAY32(7, 11) => NET9261(7, 11),
      DP_CONF_ARRAY32(7, 10) => NET9261(7, 10),
      DP_CONF_ARRAY32(7, 9) => NET9261(7, 9),
      DP_CONF_ARRAY32(7, 8) => NET9261(7, 8),
      DP_CONF_ARRAY32(7, 7) => NET9261(7, 7),
      DP_CONF_ARRAY32(7, 6) => NET9261(7, 6),
      DP_CONF_ARRAY32(7, 5) => NET9261(7, 5),
      DP_CONF_ARRAY32(7, 4) => NET9261(7, 4),
      DP_CONF_ARRAY32(7, 3) => NET9261(7, 3),
      DP_CONF_ARRAY32(7, 2) => NET9261(7, 2),
      DP_CONF_ARRAY32(7, 1) => NET9261(7, 1),
      DP_CONF_ARRAY32(7, 0) => NET9261(7, 0),
      DP_CONF_ARRAY32(6, 31) => NET9261(6, 31),
      DP_CONF_ARRAY32(6, 30) => NET9261(6, 30),
      DP_CONF_ARRAY32(6, 29) => NET9261(6, 29),
      DP_CONF_ARRAY32(6, 28) => NET9261(6, 28),
      DP_CONF_ARRAY32(6, 27) => NET9261(6, 27),
      DP_CONF_ARRAY32(6, 26) => NET9261(6, 26),
      DP_CONF_ARRAY32(6, 25) => NET9261(6, 25),
      DP_CONF_ARRAY32(6, 24) => NET9261(6, 24),
      DP_CONF_ARRAY32(6, 23) => NET9261(6, 23),
      DP_CONF_ARRAY32(6, 22) => NET9261(6, 22),
      DP_CONF_ARRAY32(6, 21) => NET9261(6, 21),
      DP_CONF_ARRAY32(6, 20) => NET9261(6, 20),
      DP_CONF_ARRAY32(6, 19) => NET9261(6, 19),
      DP_CONF_ARRAY32(6, 18) => NET9261(6, 18),
      DP_CONF_ARRAY32(6, 17) => NET9261(6, 17),
      DP_CONF_ARRAY32(6, 16) => NET9261(6, 16),
      DP_CONF_ARRAY32(6, 15) => NET9261(6, 15),
      DP_CONF_ARRAY32(6, 14) => NET9261(6, 14),
      DP_CONF_ARRAY32(6, 13) => NET9261(6, 13),
      DP_CONF_ARRAY32(6, 12) => NET9261(6, 12),
      DP_CONF_ARRAY32(6, 11) => NET9261(6, 11),
      DP_CONF_ARRAY32(6, 10) => NET9261(6, 10),
      DP_CONF_ARRAY32(6, 9) => NET9261(6, 9),
      DP_CONF_ARRAY32(6, 8) => NET9261(6, 8),
      DP_CONF_ARRAY32(6, 7) => NET9261(6, 7),
      DP_CONF_ARRAY32(6, 6) => NET9261(6, 6),
      DP_CONF_ARRAY32(6, 5) => NET9261(6, 5),
      DP_CONF_ARRAY32(6, 4) => NET9261(6, 4),
      DP_CONF_ARRAY32(6, 3) => NET9261(6, 3),
      DP_CONF_ARRAY32(6, 2) => NET9261(6, 2),
      DP_CONF_ARRAY32(6, 1) => NET9261(6, 1),
      DP_CONF_ARRAY32(6, 0) => NET9261(6, 0),
      DP_CONF_ARRAY32(5, 31) => NET9261(5, 31),
      DP_CONF_ARRAY32(5, 30) => NET9261(5, 30),
      DP_CONF_ARRAY32(5, 29) => NET9261(5, 29),
      DP_CONF_ARRAY32(5, 28) => NET9261(5, 28),
      DP_CONF_ARRAY32(5, 27) => NET9261(5, 27),
      DP_CONF_ARRAY32(5, 26) => NET9261(5, 26),
      DP_CONF_ARRAY32(5, 25) => NET9261(5, 25),
      DP_CONF_ARRAY32(5, 24) => NET9261(5, 24),
      DP_CONF_ARRAY32(5, 23) => NET9261(5, 23),
      DP_CONF_ARRAY32(5, 22) => NET9261(5, 22),
      DP_CONF_ARRAY32(5, 21) => NET9261(5, 21),
      DP_CONF_ARRAY32(5, 20) => NET9261(5, 20),
      DP_CONF_ARRAY32(5, 19) => NET9261(5, 19),
      DP_CONF_ARRAY32(5, 18) => NET9261(5, 18),
      DP_CONF_ARRAY32(5, 17) => NET9261(5, 17),
      DP_CONF_ARRAY32(5, 16) => NET9261(5, 16),
      DP_CONF_ARRAY32(5, 15) => NET9261(5, 15),
      DP_CONF_ARRAY32(5, 14) => NET9261(5, 14),
      DP_CONF_ARRAY32(5, 13) => NET9261(5, 13),
      DP_CONF_ARRAY32(5, 12) => NET9261(5, 12),
      DP_CONF_ARRAY32(5, 11) => NET9261(5, 11),
      DP_CONF_ARRAY32(5, 10) => NET9261(5, 10),
      DP_CONF_ARRAY32(5, 9) => NET9261(5, 9),
      DP_CONF_ARRAY32(5, 8) => NET9261(5, 8),
      DP_CONF_ARRAY32(5, 7) => NET9261(5, 7),
      DP_CONF_ARRAY32(5, 6) => NET9261(5, 6),
      DP_CONF_ARRAY32(5, 5) => NET9261(5, 5),
      DP_CONF_ARRAY32(5, 4) => NET9261(5, 4),
      DP_CONF_ARRAY32(5, 3) => NET9261(5, 3),
      DP_CONF_ARRAY32(5, 2) => NET9261(5, 2),
      DP_CONF_ARRAY32(5, 1) => NET9261(5, 1),
      DP_CONF_ARRAY32(5, 0) => NET9261(5, 0),
      DP_CONF_ARRAY32(4, 31) => NET9261(4, 31),
      DP_CONF_ARRAY32(4, 30) => NET9261(4, 30),
      DP_CONF_ARRAY32(4, 29) => NET9261(4, 29),
      DP_CONF_ARRAY32(4, 28) => NET9261(4, 28),
      DP_CONF_ARRAY32(4, 27) => NET9261(4, 27),
      DP_CONF_ARRAY32(4, 26) => NET9261(4, 26),
      DP_CONF_ARRAY32(4, 25) => NET9261(4, 25),
      DP_CONF_ARRAY32(4, 24) => NET9261(4, 24),
      DP_CONF_ARRAY32(4, 23) => NET9261(4, 23),
      DP_CONF_ARRAY32(4, 22) => NET9261(4, 22),
      DP_CONF_ARRAY32(4, 21) => NET9261(4, 21),
      DP_CONF_ARRAY32(4, 20) => NET9261(4, 20),
      DP_CONF_ARRAY32(4, 19) => NET9261(4, 19),
      DP_CONF_ARRAY32(4, 18) => NET9261(4, 18),
      DP_CONF_ARRAY32(4, 17) => NET9261(4, 17),
      DP_CONF_ARRAY32(4, 16) => NET9261(4, 16),
      DP_CONF_ARRAY32(4, 15) => NET9261(4, 15),
      DP_CONF_ARRAY32(4, 14) => NET9261(4, 14),
      DP_CONF_ARRAY32(4, 13) => NET9261(4, 13),
      DP_CONF_ARRAY32(4, 12) => NET9261(4, 12),
      DP_CONF_ARRAY32(4, 11) => NET9261(4, 11),
      DP_CONF_ARRAY32(4, 10) => NET9261(4, 10),
      DP_CONF_ARRAY32(4, 9) => NET9261(4, 9),
      DP_CONF_ARRAY32(4, 8) => NET9261(4, 8),
      DP_CONF_ARRAY32(4, 7) => NET9261(4, 7),
      DP_CONF_ARRAY32(4, 6) => NET9261(4, 6),
      DP_CONF_ARRAY32(4, 5) => NET9261(4, 5),
      DP_CONF_ARRAY32(4, 4) => NET9261(4, 4),
      DP_CONF_ARRAY32(4, 3) => NET9261(4, 3),
      DP_CONF_ARRAY32(4, 2) => NET9261(4, 2),
      DP_CONF_ARRAY32(4, 1) => NET9261(4, 1),
      DP_CONF_ARRAY32(4, 0) => NET9261(4, 0),
      DP_CONF_ARRAY32(3, 31) => NET9261(3, 31),
      DP_CONF_ARRAY32(3, 30) => NET9261(3, 30),
      DP_CONF_ARRAY32(3, 29) => NET9261(3, 29),
      DP_CONF_ARRAY32(3, 28) => NET9261(3, 28),
      DP_CONF_ARRAY32(3, 27) => NET9261(3, 27),
      DP_CONF_ARRAY32(3, 26) => NET9261(3, 26),
      DP_CONF_ARRAY32(3, 25) => NET9261(3, 25),
      DP_CONF_ARRAY32(3, 24) => NET9261(3, 24),
      DP_CONF_ARRAY32(3, 23) => NET9261(3, 23),
      DP_CONF_ARRAY32(3, 22) => NET9261(3, 22),
      DP_CONF_ARRAY32(3, 21) => NET9261(3, 21),
      DP_CONF_ARRAY32(3, 20) => NET9261(3, 20),
      DP_CONF_ARRAY32(3, 19) => NET9261(3, 19),
      DP_CONF_ARRAY32(3, 18) => NET9261(3, 18),
      DP_CONF_ARRAY32(3, 17) => NET9261(3, 17),
      DP_CONF_ARRAY32(3, 16) => NET9261(3, 16),
      DP_CONF_ARRAY32(3, 15) => NET9261(3, 15),
      DP_CONF_ARRAY32(3, 14) => NET9261(3, 14),
      DP_CONF_ARRAY32(3, 13) => NET9261(3, 13),
      DP_CONF_ARRAY32(3, 12) => NET9261(3, 12),
      DP_CONF_ARRAY32(3, 11) => NET9261(3, 11),
      DP_CONF_ARRAY32(3, 10) => NET9261(3, 10),
      DP_CONF_ARRAY32(3, 9) => NET9261(3, 9),
      DP_CONF_ARRAY32(3, 8) => NET9261(3, 8),
      DP_CONF_ARRAY32(3, 7) => NET9261(3, 7),
      DP_CONF_ARRAY32(3, 6) => NET9261(3, 6),
      DP_CONF_ARRAY32(3, 5) => NET9261(3, 5),
      DP_CONF_ARRAY32(3, 4) => NET9261(3, 4),
      DP_CONF_ARRAY32(3, 3) => NET9261(3, 3),
      DP_CONF_ARRAY32(3, 2) => NET9261(3, 2),
      DP_CONF_ARRAY32(3, 1) => NET9261(3, 1),
      DP_CONF_ARRAY32(3, 0) => NET9261(3, 0),
      DP_CONF_ARRAY32(2, 31) => NET9261(2, 31),
      DP_CONF_ARRAY32(2, 30) => NET9261(2, 30),
      DP_CONF_ARRAY32(2, 29) => NET9261(2, 29),
      DP_CONF_ARRAY32(2, 28) => NET9261(2, 28),
      DP_CONF_ARRAY32(2, 27) => NET9261(2, 27),
      DP_CONF_ARRAY32(2, 26) => NET9261(2, 26),
      DP_CONF_ARRAY32(2, 25) => NET9261(2, 25),
      DP_CONF_ARRAY32(2, 24) => NET9261(2, 24),
      DP_CONF_ARRAY32(2, 23) => NET9261(2, 23),
      DP_CONF_ARRAY32(2, 22) => NET9261(2, 22),
      DP_CONF_ARRAY32(2, 21) => NET9261(2, 21),
      DP_CONF_ARRAY32(2, 20) => NET9261(2, 20),
      DP_CONF_ARRAY32(2, 19) => NET9261(2, 19),
      DP_CONF_ARRAY32(2, 18) => NET9261(2, 18),
      DP_CONF_ARRAY32(2, 17) => NET9261(2, 17),
      DP_CONF_ARRAY32(2, 16) => NET9261(2, 16),
      DP_CONF_ARRAY32(2, 15) => NET9261(2, 15),
      DP_CONF_ARRAY32(2, 14) => NET9261(2, 14),
      DP_CONF_ARRAY32(2, 13) => NET9261(2, 13),
      DP_CONF_ARRAY32(2, 12) => NET9261(2, 12),
      DP_CONF_ARRAY32(2, 11) => NET9261(2, 11),
      DP_CONF_ARRAY32(2, 10) => NET9261(2, 10),
      DP_CONF_ARRAY32(2, 9) => NET9261(2, 9),
      DP_CONF_ARRAY32(2, 8) => NET9261(2, 8),
      DP_CONF_ARRAY32(2, 7) => NET9261(2, 7),
      DP_CONF_ARRAY32(2, 6) => NET9261(2, 6),
      DP_CONF_ARRAY32(2, 5) => NET9261(2, 5),
      DP_CONF_ARRAY32(2, 4) => NET9261(2, 4),
      DP_CONF_ARRAY32(2, 3) => NET9261(2, 3),
      DP_CONF_ARRAY32(2, 2) => NET9261(2, 2),
      DP_CONF_ARRAY32(2, 1) => NET9261(2, 1),
      DP_CONF_ARRAY32(2, 0) => NET9261(2, 0),
      DP_CONF_ARRAY32(1, 31) => NET9261(1, 31),
      DP_CONF_ARRAY32(1, 30) => NET9261(1, 30),
      DP_CONF_ARRAY32(1, 29) => NET9261(1, 29),
      DP_CONF_ARRAY32(1, 28) => NET9261(1, 28),
      DP_CONF_ARRAY32(1, 27) => NET9261(1, 27),
      DP_CONF_ARRAY32(1, 26) => NET9261(1, 26),
      DP_CONF_ARRAY32(1, 25) => NET9261(1, 25),
      DP_CONF_ARRAY32(1, 24) => NET9261(1, 24),
      DP_CONF_ARRAY32(1, 23) => NET9261(1, 23),
      DP_CONF_ARRAY32(1, 22) => NET9261(1, 22),
      DP_CONF_ARRAY32(1, 21) => NET9261(1, 21),
      DP_CONF_ARRAY32(1, 20) => NET9261(1, 20),
      DP_CONF_ARRAY32(1, 19) => NET9261(1, 19),
      DP_CONF_ARRAY32(1, 18) => NET9261(1, 18),
      DP_CONF_ARRAY32(1, 17) => NET9261(1, 17),
      DP_CONF_ARRAY32(1, 16) => NET9261(1, 16),
      DP_CONF_ARRAY32(1, 15) => NET9261(1, 15),
      DP_CONF_ARRAY32(1, 14) => NET9261(1, 14),
      DP_CONF_ARRAY32(1, 13) => NET9261(1, 13),
      DP_CONF_ARRAY32(1, 12) => NET9261(1, 12),
      DP_CONF_ARRAY32(1, 11) => NET9261(1, 11),
      DP_CONF_ARRAY32(1, 10) => NET9261(1, 10),
      DP_CONF_ARRAY32(1, 9) => NET9261(1, 9),
      DP_CONF_ARRAY32(1, 8) => NET9261(1, 8),
      DP_CONF_ARRAY32(1, 7) => NET9261(1, 7),
      DP_CONF_ARRAY32(1, 6) => NET9261(1, 6),
      DP_CONF_ARRAY32(1, 5) => NET9261(1, 5),
      DP_CONF_ARRAY32(1, 4) => NET9261(1, 4),
      DP_CONF_ARRAY32(1, 3) => NET9261(1, 3),
      DP_CONF_ARRAY32(1, 2) => NET9261(1, 2),
      DP_CONF_ARRAY32(1, 1) => NET9261(1, 1),
      DP_CONF_ARRAY32(1, 0) => NET9261(1, 0),
      PG_CTRL_DiagMode(3) => PG_CTRL_DiagMode(3),
      PG_CTRL_DiagMode(2) => PG_CTRL_DiagMode(2),
      PG_CTRL_DiagMode(1) => PG_CTRL_DiagMode(1),
      PG_CTRL_DiagMode(0) => PG_CTRL_DiagMode(0),
      WB_MOSI_ADR(11) => WB_MOSI_ADR(11),
      WB_MOSI_ADR(10) => WB_MOSI_ADR(10),
      WB_MOSI_ADR(9) => WB_MOSI_ADR(9),
      WB_MOSI_ADR(8) => WB_MOSI_ADR(8),
      WB_MOSI_ADR(7) => WB_MOSI_ADR(7),
      WB_MOSI_ADR(6) => WB_MOSI_ADR(6),
      WB_MOSI_ADR(5) => WB_MOSI_ADR(5),
      WB_MOSI_ADR(4) => WB_MOSI_ADR(4),
      WB_MOSI_ADR(3) => WB_MOSI_ADR(3),
      WB_MOSI_ADR(2) => WB_MOSI_ADR(2),
      WB_MOSI_ADR(1) => WB_MOSI_ADR(1),
      WB_MOSI_ADR(0) => WB_MOSI_ADR(0),
      WB_MOSI_DAT(15) => WB_MOSI_DAT(15),
      WB_MOSI_DAT(14) => WB_MOSI_DAT(14),
      WB_MOSI_DAT(13) => WB_MOSI_DAT(13),
      WB_MOSI_DAT(12) => WB_MOSI_DAT(12),
      WB_MOSI_DAT(11) => WB_MOSI_DAT(11),
      WB_MOSI_DAT(10) => WB_MOSI_DAT(10),
      WB_MOSI_DAT(9) => WB_MOSI_DAT(9),
      WB_MOSI_DAT(8) => WB_MOSI_DAT(8),
      WB_MOSI_DAT(7) => WB_MOSI_DAT(7),
      WB_MOSI_DAT(6) => WB_MOSI_DAT(6),
      WB_MOSI_DAT(5) => WB_MOSI_DAT(5),
      WB_MOSI_DAT(4) => WB_MOSI_DAT(4),
      WB_MOSI_DAT(3) => WB_MOSI_DAT(3),
      WB_MOSI_DAT(2) => WB_MOSI_DAT(2),
      WB_MOSI_DAT(1) => WB_MOSI_DAT(1),
      WB_MOSI_DAT(0) => WB_MOSI_DAT(0)
    );
  XST_GND : GND
    port map (
      G => N2
    );
  XST_VCC : VCC
    port map (
      P => N3
    );

end STRUCTURE;

