// Seed: 3296705347
module module_0 (
    output tri id_0,
    output wire id_1,
    input tri1 id_2,
    input wor id_3,
    input supply0 id_4,
    output tri0 id_5,
    input tri0 id_6,
    output uwire id_7,
    output wand id_8,
    input tri0 id_9
);
  wire [-1 : (  1  )] id_11;
  wire id_12;
  pmos (1, (-1), id_8);
  wire id_13;
  ;
  wire id_14;
  tri0 id_15;
  assign module_1.id_5 = 0;
  logic [-1 : 1] id_16 = id_16 - id_6;
  assign id_15 = 1'h0 == 1 && id_12 == id_12 - id_11;
endmodule
module module_1 #(
    parameter id_11 = 32'd25,
    parameter id_9  = 32'd85
) (
    input supply1 id_0,
    input supply1 id_1,
    input supply0 id_2,
    output supply0 id_3,
    output tri0 id_4,
    output tri1 id_5,
    output wor id_6,
    output supply0 id_7
);
  logic _id_9;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_0,
      id_0,
      id_0,
      id_4,
      id_1,
      id_6,
      id_3,
      id_0
  );
  assign id_6 = -1;
  logic id_10;
  ;
  parameter id_11 = -1 - 1;
  always @(*) $unsigned(id_11);
  ;
  wire [-1  ==  id_11 : 1] id_12, id_13;
  assign id_4 = -1;
  wire [id_9 : id_11] id_14;
endmodule
