git clone --depth 1 --no-tags https://github.com/BrodyLiudzius/CECS-361-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/709634391
git clone --depth 1 --no-tags https://github.com/JonathanI19/Advanced-Processors-Final.git f:/verilog_sva_gh_scraper/data/full_repos/709463068
git clone --depth 1 --no-tags https://github.com/LDFranck/SHA-256.git f:/verilog_sva_gh_scraper/data/full_repos/714810282
git clone --depth 1 --no-tags https://github.com/JerryFishY/HDLcourse.git f:/verilog_sva_gh_scraper/data/full_repos/711925079
git clone --depth 1 --no-tags https://github.com/MohamedEbrahem1/No_RISC_No_FUN.git f:/verilog_sva_gh_scraper/data/full_repos/714100262
git clone --depth 1 --no-tags https://github.com/wasinsangdam/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/709638106
git clone --depth 1 --no-tags https://github.com/JMneverlose/Cplpl_bakjoon.git f:/verilog_sva_gh_scraper/data/full_repos/712316436
git clone --depth 1 --no-tags https://github.com/ElectronicsTinkerer/tt05-dds-collab.git f:/verilog_sva_gh_scraper/data/full_repos/708522325
git clone --depth 1 --no-tags https://github.com/efabless/sky130_ef_ip__xtal_osc_32k_DI.git f:/verilog_sva_gh_scraper/data/full_repos/714695497
git clone --depth 1 --no-tags https://github.com/DDuMandoo/Hardware-Programming.git f:/verilog_sva_gh_scraper/data/full_repos/714629539
git clone --depth 1 --no-tags https://github.com/arkNaveen/Snakes-and-Ladders.git f:/verilog_sva_gh_scraper/data/full_repos/714446988
git clone --depth 1 --no-tags https://github.com/Ivan890129/Soc_lab04.git f:/verilog_sva_gh_scraper/data/full_repos/715615721
git clone --depth 1 --no-tags https://github.com/satabios/ttf-perceptron.git f:/verilog_sva_gh_scraper/data/full_repos/713622685
git clone --depth 1 --no-tags https://github.com/kaw324/ece128_lab6a.git f:/verilog_sva_gh_scraper/data/full_repos/709128388
git clone --depth 1 --no-tags https://github.com/Violetzx/MIPS_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/708546855
git clone --depth 1 --no-tags https://github.com/embelon/caravel-sky130-opamp-cascode.git f:/verilog_sva_gh_scraper/data/full_repos/708535718
git clone --depth 1 --no-tags https://github.com/tsangr212/ICD_final.git f:/verilog_sva_gh_scraper/data/full_repos/707979937
git clone --depth 1 --no-tags https://github.com/devashish-11/RISCV32I_Processor-Design.git f:/verilog_sva_gh_scraper/data/full_repos/709525221
git clone --depth 1 --no-tags https://github.com/2427jim2427/soc_lab3.git f:/verilog_sva_gh_scraper/data/full_repos/708228964
git clone --depth 1 --no-tags https://github.com/thhongee/Soc_lab3.git f:/verilog_sva_gh_scraper/data/full_repos/708859872
git clone --depth 1 --no-tags https://github.com/kaveri307/PISO.git f:/verilog_sva_gh_scraper/data/full_repos/708193712
git clone --depth 1 --no-tags https://github.com/srikanth12111/Day-06-Multiplexer-2to1-Gate-Level-Modelling-.git f:/verilog_sva_gh_scraper/data/full_repos/708279495
git clone --depth 1 --no-tags https://github.com/Ivan890129/soc_lab3.git f:/verilog_sva_gh_scraper/data/full_repos/708451898
git clone --depth 1 --no-tags https://github.com/kaveri307/Square-Generator.git f:/verilog_sva_gh_scraper/data/full_repos/708515072
git clone --depth 1 --no-tags https://github.com/YutongChenVictor/MobileNet_Zynq.git f:/verilog_sva_gh_scraper/data/full_repos/710671389
git clone --depth 1 --no-tags https://github.com/RohanS-14/-Implementation-of-Pipelined-Multi-Precision-1-2-and-4-Floating-point-Arithmetic-Operations.git f:/verilog_sva_gh_scraper/data/full_repos/710640777
git clone --depth 1 --no-tags https://github.com/Ritvik123487/lab5.git f:/verilog_sva_gh_scraper/data/full_repos/711015110
git clone --depth 1 --no-tags https://github.com/Dakshpatel806/unicass_files.git f:/verilog_sva_gh_scraper/data/full_repos/712192058
git clone --depth 1 --no-tags https://github.com/Baungarten-CINVESTAV/HW_TI_Encryption.git f:/verilog_sva_gh_scraper/data/full_repos/712171036
git clone --depth 1 --no-tags https://github.com/aakashc97/GaborFilter.git f:/verilog_sva_gh_scraper/data/full_repos/712080719
git clone --depth 1 --no-tags https://github.com/snevindsouza/FPGA_Matrix_Timer_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/707937827
git clone --depth 1 --no-tags https://github.com/souhardyadey2001/8x16_asynchronous_single_port_ram.git f:/verilog_sva_gh_scraper/data/full_repos/711564012
git clone --depth 1 --no-tags https://github.com/souhardyadey2001/16x8_synchronous_dual_port_ram.git f:/verilog_sva_gh_scraper/data/full_repos/711565530
git clone --depth 1 --no-tags https://github.com/souhardyadey2001/vending-machine.git f:/verilog_sva_gh_scraper/data/full_repos/711567366
git clone --depth 1 --no-tags https://github.com/gr8linux/docker-linuxonlitex.git f:/verilog_sva_gh_scraper/data/full_repos/711247595
git clone --depth 1 --no-tags https://github.com/void-hoge/xilinx-verilog-emulators.git f:/verilog_sva_gh_scraper/data/full_repos/710722743
git clone --depth 1 --no-tags https://github.com/2023-FALL-SoC-Team1/SoC_Lab4-1.git f:/verilog_sva_gh_scraper/data/full_repos/712513592
git clone --depth 1 --no-tags https://github.com/yusufsur/caravel.git f:/verilog_sva_gh_scraper/data/full_repos/712569731
git clone --depth 1 --no-tags https://github.com/pscheiben/CW-for-DDCA-and-practice.git f:/verilog_sva_gh_scraper/data/full_repos/711602182
git clone --depth 1 --no-tags https://github.com/ravania/Projeto-Arquitetura.git f:/verilog_sva_gh_scraper/data/full_repos/711346305
git clone --depth 1 --no-tags https://github.com/ZheChen-Bill/SoC_Design_Lab4_2.git f:/verilog_sva_gh_scraper/data/full_repos/711424729
git clone --depth 1 --no-tags https://github.com/nehranarendra/8_BIT-VEDIC-MULTIPLIER.git f:/verilog_sva_gh_scraper/data/full_repos/715277056
git clone --depth 1 --no-tags https://github.com/msp5382/hw-syn-lab-project.git f:/verilog_sva_gh_scraper/data/full_repos/715399993
git clone --depth 1 --no-tags https://github.com/ahmedashrafalaaser/single-cycle-RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/713637514
git clone --depth 1 --no-tags https://github.com/nishikinocurtis/coinctr.git f:/verilog_sva_gh_scraper/data/full_repos/713296901
git clone --depth 1 --no-tags https://github.com/merledu/ArcheV.git f:/verilog_sva_gh_scraper/data/full_repos/713362151
git clone --depth 1 --no-tags https://github.com/Marcotronics/project_complete.git f:/verilog_sva_gh_scraper/data/full_repos/712663128
git clone --depth 1 --no-tags https://github.com/swapnilanand123/Combinational-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/713727567
git clone --depth 1 --no-tags https://github.com/Denus934/Sys-tech.git f:/verilog_sva_gh_scraper/data/full_repos/714593225
git clone --depth 1 --no-tags https://github.com/AlexLicuriceanu/arhitectura-procesoarelor-moderne.git f:/verilog_sva_gh_scraper/data/full_repos/708869613
git clone --depth 1 --no-tags https://github.com/pratham-exe/Shift-Add-Multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/714183372
git clone --depth 1 --no-tags https://github.com/sudo-dqr/2023-Autumn-CO.git f:/verilog_sva_gh_scraper/data/full_repos/710919561
git clone --depth 1 --no-tags https://github.com/Mr-Kaushal-22/Microcontroller_Verilog_Code.git f:/verilog_sva_gh_scraper/data/full_repos/709652073
git clone --depth 1 --no-tags https://github.com/jackeryli/verilog-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/713134244
git clone --depth 1 --no-tags https://github.com/gme-cefet/micro_2024-1.git f:/verilog_sva_gh_scraper/data/full_repos/709902300
git clone --depth 1 --no-tags https://github.com/Ramsensei/ARM_Uniciclo.git f:/verilog_sva_gh_scraper/data/full_repos/709383333
git clone --depth 1 --no-tags https://github.com/zyx7k/Verilog-4-Bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/713254255
git clone --depth 1 --no-tags https://github.com/mbeepo/veribeepo.git f:/verilog_sva_gh_scraper/data/full_repos/713709013
git clone --depth 1 --no-tags https://github.com/pkn167/Risc-v_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/711775048
git clone --depth 1 --no-tags https://github.com/trivikramchand/Intern.git f:/verilog_sva_gh_scraper/data/full_repos/708666214
git clone --depth 1 --no-tags https://github.com/Eiza18/Ejemplo_Quartus_CPLD.git f:/verilog_sva_gh_scraper/data/full_repos/714903325
git clone --depth 1 --no-tags https://github.com/ismet-erdem/test123.git f:/verilog_sva_gh_scraper/data/full_repos/714247754
git clone --depth 1 --no-tags https://github.com/ApoorvaUec/testrepo.git f:/verilog_sva_gh_scraper/data/full_repos/714517533
git clone --depth 1 --no-tags https://github.com/alecjprobst/supercon2023.git f:/verilog_sva_gh_scraper/data/full_repos/714071349
git clone --depth 1 --no-tags https://github.com/lkl110137918218/SoC-design_Lab4-1.git f:/verilog_sva_gh_scraper/data/full_repos/713432467
git clone --depth 1 --no-tags https://github.com/OneStepFurtherPlz/learn_git.git f:/verilog_sva_gh_scraper/data/full_repos/713456683
git clone --depth 1 --no-tags https://github.com/tsheaves/tt05-tdc-hsc.git f:/verilog_sva_gh_scraper/data/full_repos/713454691
git clone --depth 1 --no-tags https://github.com/nehranarendra/12-HOUR-CLOCK.git f:/verilog_sva_gh_scraper/data/full_repos/715285216
git clone --depth 1 --no-tags https://github.com/SidharthTR249/DDS-Mini-Project-T8.git f:/verilog_sva_gh_scraper/data/full_repos/709912921
git clone --depth 1 --no-tags https://github.com/adityavbhagwat/DDS-MINI-PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/710322858
git clone --depth 1 --no-tags https://github.com/Yangel300/Sumador_4_bits_7_seg.git f:/verilog_sva_gh_scraper/data/full_repos/708487280
git clone --depth 1 --no-tags https://github.com/faisalill/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/715710017
git clone --depth 1 --no-tags https://github.com/BirddWang/DS_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/709113638
git clone --depth 1 --no-tags https://github.com/kaupupu/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/715484871
git clone --depth 1 --no-tags https://github.com/nandish-jha/full_microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/708552573
git clone --depth 1 --no-tags https://github.com/liyuan-chang/SoC-Lab-Caravel-FIR.git f:/verilog_sva_gh_scraper/data/full_repos/715117114
git clone --depth 1 --no-tags https://github.com/HenryChang6/NCKU_digital_system_lab.git f:/verilog_sva_gh_scraper/data/full_repos/712351979
git clone --depth 1 --no-tags https://github.com/alanqwl/MIPS_alu.git f:/verilog_sva_gh_scraper/data/full_repos/714638395
git clone --depth 1 --no-tags https://github.com/techsharada604/Team-10-DDS.git f:/verilog_sva_gh_scraper/data/full_repos/710136054
git clone --depth 1 --no-tags https://github.com/Sebastian-GA/RISCV_uC.git f:/verilog_sva_gh_scraper/data/full_repos/711359457
git clone --depth 1 --no-tags https://github.com/PrabalMahajan11/iiitb_pwm_gen.git f:/verilog_sva_gh_scraper/data/full_repos/710258526
git clone --depth 1 --no-tags https://github.com/BFarkascode/DE0Nano_Digicam.git f:/verilog_sva_gh_scraper/data/full_repos/708103506
git clone --depth 1 --no-tags https://github.com/lowry0502/SOC_LAB3.git f:/verilog_sva_gh_scraper/data/full_repos/709302500
git clone --depth 1 --no-tags https://github.com/Mrunalini-iitbbs/32-BIT-RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/707992186
git clone --depth 1 --no-tags https://github.com/AShLiX/EC413_CourseWorks.git f:/verilog_sva_gh_scraper/data/full_repos/708221786
git clone --depth 1 --no-tags https://github.com/jimmy20000314/soc-lab3-fir.git f:/verilog_sva_gh_scraper/data/full_repos/708457136
git clone --depth 1 --no-tags https://github.com/mjc284/mjc284_CS4334.git f:/verilog_sva_gh_scraper/data/full_repos/708539026
git clone --depth 1 --no-tags https://github.com/816-allen/SOC-Lab-FIR.git f:/verilog_sva_gh_scraper/data/full_repos/708733965
git clone --depth 1 --no-tags https://github.com/ZhangMingFengZZ/uart.git f:/verilog_sva_gh_scraper/data/full_repos/708705252
git clone --depth 1 --no-tags https://github.com/pjb325/ECE-128-Lab7.git f:/verilog_sva_gh_scraper/data/full_repos/709510999
git clone --depth 1 --no-tags https://github.com/Prthm-G/Audio-Signal-Transmission-Through-Noisy-Channel.git f:/verilog_sva_gh_scraper/data/full_repos/709026395
git clone --depth 1 --no-tags https://github.com/MinotiKarkhanis/Design-and-Simulation-of-Split-L1-Cache.git f:/verilog_sva_gh_scraper/data/full_repos/709585180
git clone --depth 1 --no-tags https://github.com/brinus/veriAdder.git f:/verilog_sva_gh_scraper/data/full_repos/710198543
git clone --depth 1 --no-tags https://github.com/MustafaAH10/EE2026.git f:/verilog_sva_gh_scraper/data/full_repos/711239669
git clone --depth 1 --no-tags https://github.com/Royalmaddy007/ALU_Nbits.git f:/verilog_sva_gh_scraper/data/full_repos/711262677
git clone --depth 1 --no-tags https://github.com/HALFPASTEIGHT/-.git f:/verilog_sva_gh_scraper/data/full_repos/710823611
git clone --depth 1 --no-tags https://github.com/jklovelove/sar_adc_for_public.git f:/verilog_sva_gh_scraper/data/full_repos/711958360
git clone --depth 1 --no-tags https://github.com/Abhiiishekyadav/RISC_V.git f:/verilog_sva_gh_scraper/data/full_repos/712345359
git clone --depth 1 --no-tags https://github.com/TINGxTING/Soc-design-Lab4-1.git f:/verilog_sva_gh_scraper/data/full_repos/712407095
git clone --depth 1 --no-tags https://github.com/Sakunde10/NocNeuralNetwork.git f:/verilog_sva_gh_scraper/data/full_repos/711866362
