{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 1400 -defaultsOSRD
preplace port LCD_rs -pg 1 -y 970 -defaultsOSRD
preplace port VGA -pg 1 -y 480 -defaultsOSRD
preplace port UART -pg 1 -y 660 -defaultsOSRD
preplace port CFG -pg 1 -y 260 -defaultsOSRD
preplace port LCD_nrst -pg 1 -y 930 -defaultsOSRD
preplace port LCD_data -pg 1 -y 910 -defaultsOSRD
preplace port LCD_csel -pg 1 -y 950 -defaultsOSRD
preplace port clk -pg 1 -y 1100 -defaultsOSRD
preplace port SPI -pg 1 -y 80 -defaultsOSRD
preplace port LCD_wr -pg 1 -y 990 -defaultsOSRD
preplace port LCD_rd -pg 1 -y 1010 -defaultsOSRD
preplace port rst_n -pg 1 -y 1080 -defaultsOSRD
preplace portBus num_a_g -pg 1 -y 1240 -defaultsOSRD
preplace portBus num_csn -pg 1 -y 1220 -defaultsOSRD
preplace portBus LCD_lighton -pg 1 -y 1070 -defaultsOSRD
preplace portBus led_rg0 -pg 1 -y 1180 -defaultsOSRD
preplace portBus btn_key_col -pg 1 -y 1260 -defaultsOSRD
preplace portBus led_rg1 -pg 1 -y 1200 -defaultsOSRD
preplace portBus led -pg 1 -y 1160 -defaultsOSRD
preplace portBus switch -pg 1 -y 890 -defaultsOSRD
preplace portBus btn_key_row -pg 1 -y 850 -defaultsOSRD
preplace portBus btn_step -pg 1 -y 870 -defaultsOSRD
preplace inst apb_bridge -pg 1 -lvl 6 -y 890 -defaultsOSRD
preplace inst spi_flash_controller -pg 1 -lvl 7 -y 90 -defaultsOSRD
preplace inst cfg_flash_controller -pg 1 -lvl 7 -y 280 -defaultsOSRD
preplace inst gpio_controller -pg 1 -lvl 7 -y 1220 -defaultsOSRD
preplace inst reset_invert -pg 1 -lvl 4 -y 1310 -defaultsOSRD
preplace inst reset_controller -pg 1 -lvl 3 -y 1130 -defaultsOSRD
preplace inst peripheral_bus -pg 1 -lvl 6 -y 610 -defaultsOSRD
preplace inst const_low -pg 1 -lvl 7 -y 800 -defaultsOSRD -orient R180
preplace inst system_bus -pg 1 -lvl 5 -y 1220 -defaultsOSRD
preplace inst rom_controller -pg 1 -lvl 6 -y 1620 -defaultsOSRD
preplace inst vio_reset -pg 1 -lvl 2 -y 1210 -defaultsOSRD
preplace inst rom -pg 1 -lvl 7 -y 1620 -defaultsOSRD
preplace inst const_high -pg 1 -lvl 2 -y 1080 -defaultsOSRD
preplace inst vga_controller -pg 1 -lvl 7 -y 490 -defaultsOSRD
preplace inst memory_bus -pg 1 -lvl 6 -y 1240 -defaultsOSRD
preplace inst tinymips_cpu -pg 1 -lvl 4 -y 1140 -defaultsOSRD
preplace inst ddr_controller -pg 1 -lvl 7 -y 1440 -defaultsOSRD
preplace inst uart_controller -pg 1 -lvl 7 -y 670 -defaultsOSRD
preplace inst main_mmcm -pg 1 -lvl 1 -y 1090 -defaultsOSRD
preplace inst lcd_controller -pg 1 -lvl 7 -y 960 -defaultsOSRD
preplace inst ddr_reset_sync -pg 1 -lvl 6 -y 1460 -defaultsOSRD
preplace netloc reset_controller_peripheral_aresetn 1 3 4 810J 990 1150 990 1590 390 2290
preplace netloc memory_bus_M00_AXI 1 6 1 2180
preplace netloc debug_reg_write_en 1 4 1 N
preplace netloc nt35510_controller_0_LCD_csel 1 7 1 NJ
preplace netloc nt35510_controller_0_LCD_rs 1 7 1 NJ
preplace netloc axi_apb_bridge_0_APB_M 1 6 1 2270
preplace netloc peripheral_bus_M05_AXI 1 6 1 2260
preplace netloc spi_flash_controller_SPI_0 1 7 1 N
preplace netloc debug_reg_write_addr 1 4 1 N
preplace netloc gpio_controller_num_a_g 1 7 1 NJ
preplace netloc ddr_reset_sync_rst_o 1 5 2 1670 1390 2170
preplace netloc main_mmcm_clk_peripheral 1 1 6 170 1140 400 960 N 960 1140 1010 1580 370 2280
preplace netloc peripheral_bus_M04_AXI 1 5 2 1670 970 2190
preplace netloc peripheral_bus_M01_AXI 1 6 1 2210
preplace netloc gpio_controller_led 1 7 1 NJ
preplace netloc nt35510_controller_0_LCD_nrst 1 7 1 NJ
preplace netloc main_mmcm_clk_cpu 1 1 4 180J 1020 NJ 1020 820 1020 1120
preplace netloc system_bus_M01_AXI 1 5 1 1620
preplace netloc peripheral_bus_M02_AXI 1 6 1 2260
preplace netloc ddr_controller_DDR3 1 7 1 N
preplace netloc const_high_dout 1 2 6 410 1230 800 950 N 950 1610 1070 N 1070 N
preplace netloc reset_controller_interconnect_aresetn 1 3 3 780J 1010 1130J 1020 1650
preplace netloc uart_controller_UART 1 7 1 N
preplace netloc tinymips_cpu_ram 1 4 1 N
preplace netloc tinymips_cpu_rom 1 4 1 N
preplace netloc main_mmcm_clk_100m 1 1 6 190J 980 NJ 980 NJ 980 NJ 980 1600 990 2220
preplace netloc switch_0_1 1 0 7 NJ 890 NJ 890 NJ 890 NJ 890 NJ 890 1560J 1010 2240J
preplace netloc nt35510_controller_0_LCD_wr 1 7 1 NJ
preplace netloc main_mmcm_clk_vga 1 1 6 160 380 NJ 380 NJ 380 NJ 380 NJ 380 2300J
preplace netloc main_mmcm_clk_spi 1 1 6 150 260 NJ 260 NJ 260 NJ 260 NJ 260 2200J
preplace netloc vio_reset_probe_out0 1 2 1 430
preplace netloc vga_controller_VGA_INTF 1 7 1 N
preplace netloc vga_controller_M_AXI_MM 1 5 3 1660J 0 NJ 0 2670
preplace netloc debug_pc_addr 1 4 1 N
preplace netloc debug_reg_write_data 1 4 1 N
preplace netloc rst_n_1 1 0 1 N
preplace netloc system_bus_M00_AXI 1 5 1 1570
preplace netloc clk_1 1 0 1 N
preplace netloc peripheral_bus_M00_AXI 1 6 1 2190
preplace netloc main_mmcm_clk_ddr_ref 1 1 6 170J 1000 NJ 1000 NJ 1000 NJ 1000 N 1000 2210
preplace netloc const_low_dout 1 6 1 2300
preplace netloc btn_key_row_0_1 1 0 7 NJ 850 NJ 850 NJ 850 NJ 850 NJ 850 1640J 1080 2230J
preplace netloc reset_controller_mb_reset 1 3 1 790
preplace netloc main_mmcm_locked 1 1 6 NJ 1150 420 1030 N 1030 N 1030 N 1030 2200
preplace netloc nt35510_controller_0_LCD_data 1 7 1 NJ
preplace netloc ddr_controller_init_calib_complete 1 2 6 430 970 NJ 970 NJ 970 1630J 980 2250J 1080 2670
preplace netloc ddr_controller_ui_clk 1 5 3 1660J 1540 NJ 1540 2660
preplace netloc system_bus_M02_AXI 1 5 1 1560
preplace netloc rom_controller_BRAM_PORTA 1 6 1 N
preplace netloc peripheral_bus_M03_AXI 1 6 1 2200
preplace netloc gpio_controller_btn_key_col 1 7 1 NJ
preplace netloc gpio_controller_led_rg0 1 7 1 NJ
preplace netloc gpio_controller_num_csn 1 7 1 NJ
preplace netloc btn_step_0_1 1 0 7 NJ 870 NJ 870 NJ 870 NJ 870 NJ 870 1620J 1090 2190J
preplace netloc gpio_controller_led_rg1 1 7 1 NJ
preplace netloc cfg_flash_controller_SPI_0 1 7 1 N
preplace netloc S00_ARESETN_1 1 4 1 1160
preplace netloc nt35510_controller_0_LCD_rd 1 7 1 NJ
levelinfo -pg 1 -90 40 300 610 970 1410 2013 2480 2700 -top -20 -bot 2500
"
}
{
   "da_bram_cntlr_cnt":"3"
}
