<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="FDHDChannelMapSP.cxx:169:21" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 150 has been inferred" BundleName="gmem" VarName="chanmap_fUprightFromCrate" LoopLoc="FDHDChannelMapSP.cxx:169:21" LoopName="VITIS_LOOP_169_1" ParentFunc="process_data(int, char*, dune::FDHDChannelMapSP&amp;, int*)" Length="150" Direction="read" AccessID="chanmap_fUprightFromCrate2seq" OrigID="for.body.i.load.6" OrigAccess-DebugLoc="FDHDChannelMapSP.cxx:171:28" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="kernel.cpp:340:39" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 3 has been inferred" BundleName="gmem" VarName="outdata" LoopLoc="kernel.cpp:340:39" LoopName="VITIS_LOOP_340_6" ParentFunc="process_data(int, char*, dune::FDHDChannelMapSP&amp;, int*)" Length="3" Direction="write" AccessID="outdata3seq" OrigID="for.inc153.store.4" OrigAccess-DebugLoc="kernel.cpp:342:33" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="FDHDChannelMapSP.cxx:201:29" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="FDHDChannelMapSP.cxx:201:29" LoopName="anonymous" ParentFunc="process_data(int, char*, dune::FDHDChannelMapSP&amp;, int*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="kernel.cpp:240:13" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="infiledata" LoopLoc="kernel.cpp:240:13" LoopName="frame_chan_loop" ParentFunc="process_data(int, char*, dune::FDHDChannelMapSP&amp;, int*)" OrigID="if.end.i.load.14" OrigAccess-DebugLoc="./WIB2Frame.hpp:106:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="kernel.cpp:240:13" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" BundleName="gmem" VarName="infiledata" LoopLoc="kernel.cpp:240:13" LoopName="frame_chan_loop" ParentFunc="process_data(int, char*, dune::FDHDChannelMapSP&amp;, int*)" OrigID="if.then6.i.load.6" OrigAccess-DebugLoc="./WIB2Frame.hpp:110:14" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="InsufficientAlignmentMissed" src_info="kernel.cpp:235:39" msg_id="214-228" msg_severity="INFO" msg_body="Alignment is insufficient, current alignment is 4 byte(s) but 32 is required" resolution="214-228" BundleName="gmem" VarName="infiledata" ParentFunc="process_data(int, char*, dune::FDHDChannelMapSP&amp;, int*)" OrigID="if.then12.load.1" OrigAccess-DebugLoc="kernel.cpp:235:39" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="kernel.cpp:263:9" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="chanmap_DetToChanInfo" LoopLoc="kernel.cpp:263:9" LoopName="second_chan_loop" ParentFunc="process_data(int, char*, dune::FDHDChannelMapSP&amp;, int*)" OrigID="_ZN4dune16FDHDChannelMapSP26GetChanInfoFromWIBElementsEjjjj.exit.load.2" OrigAccess-DebugLoc="FDHDChannelMapSP.cxx:210:21" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="kernel.cpp:263:9" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="chanmap_DetToChanInfo" LoopLoc="kernel.cpp:263:9" LoopName="second_chan_loop" ParentFunc="process_data(int, char*, dune::FDHDChannelMapSP&amp;, int*)" OrigID="_ZN4dune16FDHDChannelMapSP26GetChanInfoFromWIBElementsEjjjj.exit.load.4" OrigAccess-DebugLoc="FDHDChannelMapSP.cxx:210:21" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="kernel.cpp:263:9" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="chanmap_fUprightFromCrate" LoopLoc="kernel.cpp:263:9" LoopName="second_chan_loop" ParentFunc="process_data(int, char*, dune::FDHDChannelMapSP&amp;, int*)" OrigID="chanmap_fUprightFromCrate2seq" OrigAccess-DebugLoc="FDHDChannelMapSP.cxx:169:21" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="BadAccessLenMissed" src_info="kernel.cpp:340:39" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" BundleName="gmem" VarName="outdata" LoopLoc="kernel.cpp:340:39" LoopName="VITIS_LOOP_340_6" ParentFunc="process_data(int, char*, dune::FDHDChannelMapSP&amp;, int*)" OrigID="outdata3seq" OrigAccess-DebugLoc="kernel.cpp:340:39" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_PASSED" fe_name="BurstWidenedPassed" src_info="FDHDChannelMapSP.cxx:169:21" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 150 x 64bit words has been widened by 2: 75 x 128bit words" BundleName="gmem" VarName="chanmap_fUprightFromCrate" LoopLoc="FDHDChannelMapSP.cxx:169:21" LoopName="VITIS_LOOP_169_1" ParentFunc="process_data(int, char*, dune::FDHDChannelMapSP&amp;, int*)" Length="75" Direction="read" AccessID="wseq" OrigID="chanmap_fUprightFromCrate2seq" OrigAccess-DebugLoc="FDHDChannelMapSP.cxx:169:21" OrigDirection="read"/>
</VitisHLS:BurstInfo>

