<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/instance/tc0.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_09314c8bcf9f95fb2152f0a0f557ddac.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">tc0.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2014-2015 Atmel Corporation.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="tc0_8h__dep__incl.svg" width="1274" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="tc0_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:afd77da2a7fe53873029d604f2bce750f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#afd77da2a7fe53873029d604f2bce750f">REG_TC0_CCR0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40010000U)</td></tr>
<tr class="memdesc:afd77da2a7fe53873029d604f2bce750f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Channel Control Register (channel = 0)  <a href="#afd77da2a7fe53873029d604f2bce750f">More...</a><br /></td></tr>
<tr class="separator:afd77da2a7fe53873029d604f2bce750f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6097c49c51989e4006fea9db06c77d43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#a6097c49c51989e4006fea9db06c77d43">REG_TC0_CMR0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40010004U)</td></tr>
<tr class="memdesc:a6097c49c51989e4006fea9db06c77d43"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Channel Mode Register (channel = 0)  <a href="#a6097c49c51989e4006fea9db06c77d43">More...</a><br /></td></tr>
<tr class="separator:a6097c49c51989e4006fea9db06c77d43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff547360bdb413f6448c20bb17e29a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#aff547360bdb413f6448c20bb17e29a72">REG_TC0_SMMR0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40010008U)</td></tr>
<tr class="memdesc:aff547360bdb413f6448c20bb17e29a72"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Stepper Motor Mode Register (channel = 0)  <a href="#aff547360bdb413f6448c20bb17e29a72">More...</a><br /></td></tr>
<tr class="separator:aff547360bdb413f6448c20bb17e29a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba93fe0a91746d0ec97e6c1679d301ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#aba93fe0a91746d0ec97e6c1679d301ae">REG_TC0_CV0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40010010U)</td></tr>
<tr class="memdesc:aba93fe0a91746d0ec97e6c1679d301ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Counter Value (channel = 0)  <a href="#aba93fe0a91746d0ec97e6c1679d301ae">More...</a><br /></td></tr>
<tr class="separator:aba93fe0a91746d0ec97e6c1679d301ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd0383e08e1f5bc43aa4552caf14fb6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#afd0383e08e1f5bc43aa4552caf14fb6d">REG_TC0_RA0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40010014U)</td></tr>
<tr class="memdesc:afd0383e08e1f5bc43aa4552caf14fb6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Register A (channel = 0)  <a href="#afd0383e08e1f5bc43aa4552caf14fb6d">More...</a><br /></td></tr>
<tr class="separator:afd0383e08e1f5bc43aa4552caf14fb6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e91f2a08eeec3c0c50925efb9f36287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#a2e91f2a08eeec3c0c50925efb9f36287">REG_TC0_RB0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40010018U)</td></tr>
<tr class="memdesc:a2e91f2a08eeec3c0c50925efb9f36287"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Register B (channel = 0)  <a href="#a2e91f2a08eeec3c0c50925efb9f36287">More...</a><br /></td></tr>
<tr class="separator:a2e91f2a08eeec3c0c50925efb9f36287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad705c1a1bd6a595d6499e018b32d5872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#ad705c1a1bd6a595d6499e018b32d5872">REG_TC0_RC0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001001CU)</td></tr>
<tr class="memdesc:ad705c1a1bd6a595d6499e018b32d5872"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Register C (channel = 0)  <a href="#ad705c1a1bd6a595d6499e018b32d5872">More...</a><br /></td></tr>
<tr class="separator:ad705c1a1bd6a595d6499e018b32d5872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3525b72ad9cd473c4ad5284755af937a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#a3525b72ad9cd473c4ad5284755af937a">REG_TC0_SR0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40010020U)</td></tr>
<tr class="memdesc:a3525b72ad9cd473c4ad5284755af937a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Status Register (channel = 0)  <a href="#a3525b72ad9cd473c4ad5284755af937a">More...</a><br /></td></tr>
<tr class="separator:a3525b72ad9cd473c4ad5284755af937a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87df9a1ef7999299d3447e7d47db2840"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#a87df9a1ef7999299d3447e7d47db2840">REG_TC0_IER0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40010024U)</td></tr>
<tr class="memdesc:a87df9a1ef7999299d3447e7d47db2840"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Interrupt Enable Register (channel = 0)  <a href="#a87df9a1ef7999299d3447e7d47db2840">More...</a><br /></td></tr>
<tr class="separator:a87df9a1ef7999299d3447e7d47db2840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b658605e9b79b26189054daecf64d34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#a4b658605e9b79b26189054daecf64d34">REG_TC0_IDR0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40010028U)</td></tr>
<tr class="memdesc:a4b658605e9b79b26189054daecf64d34"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Interrupt Disable Register (channel = 0)  <a href="#a4b658605e9b79b26189054daecf64d34">More...</a><br /></td></tr>
<tr class="separator:a4b658605e9b79b26189054daecf64d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32c790cdec966a9844b6812eb5e4a70d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#a32c790cdec966a9844b6812eb5e4a70d">REG_TC0_IMR0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001002CU)</td></tr>
<tr class="memdesc:a32c790cdec966a9844b6812eb5e4a70d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Interrupt Mask Register (channel = 0)  <a href="#a32c790cdec966a9844b6812eb5e4a70d">More...</a><br /></td></tr>
<tr class="separator:a32c790cdec966a9844b6812eb5e4a70d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a570541fc30f4a018a21c43b635f25aed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#a570541fc30f4a018a21c43b635f25aed">REG_TC0_CCR1</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40010040U)</td></tr>
<tr class="memdesc:a570541fc30f4a018a21c43b635f25aed"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Channel Control Register (channel = 1)  <a href="#a570541fc30f4a018a21c43b635f25aed">More...</a><br /></td></tr>
<tr class="separator:a570541fc30f4a018a21c43b635f25aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90c7936ccd72c85a08b753e5933f7371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#a90c7936ccd72c85a08b753e5933f7371">REG_TC0_CMR1</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40010044U)</td></tr>
<tr class="memdesc:a90c7936ccd72c85a08b753e5933f7371"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Channel Mode Register (channel = 1)  <a href="#a90c7936ccd72c85a08b753e5933f7371">More...</a><br /></td></tr>
<tr class="separator:a90c7936ccd72c85a08b753e5933f7371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dba3854aab3e8b393c5fe1eff5a67bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#a6dba3854aab3e8b393c5fe1eff5a67bd">REG_TC0_SMMR1</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40010048U)</td></tr>
<tr class="memdesc:a6dba3854aab3e8b393c5fe1eff5a67bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Stepper Motor Mode Register (channel = 1)  <a href="#a6dba3854aab3e8b393c5fe1eff5a67bd">More...</a><br /></td></tr>
<tr class="separator:a6dba3854aab3e8b393c5fe1eff5a67bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ba2a9ac7c0692e915bf376caf4d8df0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#a2ba2a9ac7c0692e915bf376caf4d8df0">REG_TC0_CV1</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40010050U)</td></tr>
<tr class="memdesc:a2ba2a9ac7c0692e915bf376caf4d8df0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Counter Value (channel = 1)  <a href="#a2ba2a9ac7c0692e915bf376caf4d8df0">More...</a><br /></td></tr>
<tr class="separator:a2ba2a9ac7c0692e915bf376caf4d8df0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd01690a3873f91858f3383753bddd3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#abd01690a3873f91858f3383753bddd3a">REG_TC0_RA1</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40010054U)</td></tr>
<tr class="memdesc:abd01690a3873f91858f3383753bddd3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Register A (channel = 1)  <a href="#abd01690a3873f91858f3383753bddd3a">More...</a><br /></td></tr>
<tr class="separator:abd01690a3873f91858f3383753bddd3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5074b14e0bb997bb4461cb1af7137137"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#a5074b14e0bb997bb4461cb1af7137137">REG_TC0_RB1</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40010058U)</td></tr>
<tr class="memdesc:a5074b14e0bb997bb4461cb1af7137137"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Register B (channel = 1)  <a href="#a5074b14e0bb997bb4461cb1af7137137">More...</a><br /></td></tr>
<tr class="separator:a5074b14e0bb997bb4461cb1af7137137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1553cce384fdcc7c77807dc08190f3a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#a1553cce384fdcc7c77807dc08190f3a0">REG_TC0_RC1</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001005CU)</td></tr>
<tr class="memdesc:a1553cce384fdcc7c77807dc08190f3a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Register C (channel = 1)  <a href="#a1553cce384fdcc7c77807dc08190f3a0">More...</a><br /></td></tr>
<tr class="separator:a1553cce384fdcc7c77807dc08190f3a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab30834e48b04d22ce3572c8ffd64ab58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#ab30834e48b04d22ce3572c8ffd64ab58">REG_TC0_SR1</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40010060U)</td></tr>
<tr class="memdesc:ab30834e48b04d22ce3572c8ffd64ab58"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Status Register (channel = 1)  <a href="#ab30834e48b04d22ce3572c8ffd64ab58">More...</a><br /></td></tr>
<tr class="separator:ab30834e48b04d22ce3572c8ffd64ab58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbfe2cf8ce8b47ee0878f08c39407d89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#acbfe2cf8ce8b47ee0878f08c39407d89">REG_TC0_IER1</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40010064U)</td></tr>
<tr class="memdesc:acbfe2cf8ce8b47ee0878f08c39407d89"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Interrupt Enable Register (channel = 1)  <a href="#acbfe2cf8ce8b47ee0878f08c39407d89">More...</a><br /></td></tr>
<tr class="separator:acbfe2cf8ce8b47ee0878f08c39407d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ff1121136dbff5ad2183eee1962c59f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#a9ff1121136dbff5ad2183eee1962c59f">REG_TC0_IDR1</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40010068U)</td></tr>
<tr class="memdesc:a9ff1121136dbff5ad2183eee1962c59f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Interrupt Disable Register (channel = 1)  <a href="#a9ff1121136dbff5ad2183eee1962c59f">More...</a><br /></td></tr>
<tr class="separator:a9ff1121136dbff5ad2183eee1962c59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10a5a1a6ab961618f78bf6310efebc56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#a10a5a1a6ab961618f78bf6310efebc56">REG_TC0_IMR1</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001006CU)</td></tr>
<tr class="memdesc:a10a5a1a6ab961618f78bf6310efebc56"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Interrupt Mask Register (channel = 1)  <a href="#a10a5a1a6ab961618f78bf6310efebc56">More...</a><br /></td></tr>
<tr class="separator:a10a5a1a6ab961618f78bf6310efebc56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20ac375d4bbd9ccbd7dfba8b92e8abf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#a20ac375d4bbd9ccbd7dfba8b92e8abf3">REG_TC0_CCR2</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40010080U)</td></tr>
<tr class="memdesc:a20ac375d4bbd9ccbd7dfba8b92e8abf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Channel Control Register (channel = 2)  <a href="#a20ac375d4bbd9ccbd7dfba8b92e8abf3">More...</a><br /></td></tr>
<tr class="separator:a20ac375d4bbd9ccbd7dfba8b92e8abf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a395faad4889d75ac19567ecbea27b99b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#a395faad4889d75ac19567ecbea27b99b">REG_TC0_CMR2</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40010084U)</td></tr>
<tr class="memdesc:a395faad4889d75ac19567ecbea27b99b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Channel Mode Register (channel = 2)  <a href="#a395faad4889d75ac19567ecbea27b99b">More...</a><br /></td></tr>
<tr class="separator:a395faad4889d75ac19567ecbea27b99b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cca920e670c39a8cce9cfffacbe4d4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#a2cca920e670c39a8cce9cfffacbe4d4b">REG_TC0_SMMR2</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40010088U)</td></tr>
<tr class="memdesc:a2cca920e670c39a8cce9cfffacbe4d4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Stepper Motor Mode Register (channel = 2)  <a href="#a2cca920e670c39a8cce9cfffacbe4d4b">More...</a><br /></td></tr>
<tr class="separator:a2cca920e670c39a8cce9cfffacbe4d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23bd9b928da08edc64a5525eb350730a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#a23bd9b928da08edc64a5525eb350730a">REG_TC0_CV2</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40010090U)</td></tr>
<tr class="memdesc:a23bd9b928da08edc64a5525eb350730a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Counter Value (channel = 2)  <a href="#a23bd9b928da08edc64a5525eb350730a">More...</a><br /></td></tr>
<tr class="separator:a23bd9b928da08edc64a5525eb350730a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a469cbc924a77485694872c178b8c32c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#a469cbc924a77485694872c178b8c32c3">REG_TC0_RA2</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40010094U)</td></tr>
<tr class="memdesc:a469cbc924a77485694872c178b8c32c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Register A (channel = 2)  <a href="#a469cbc924a77485694872c178b8c32c3">More...</a><br /></td></tr>
<tr class="separator:a469cbc924a77485694872c178b8c32c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab78067296969a5d0d7c02cf287873890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#ab78067296969a5d0d7c02cf287873890">REG_TC0_RB2</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40010098U)</td></tr>
<tr class="memdesc:ab78067296969a5d0d7c02cf287873890"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Register B (channel = 2)  <a href="#ab78067296969a5d0d7c02cf287873890">More...</a><br /></td></tr>
<tr class="separator:ab78067296969a5d0d7c02cf287873890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3abfcdfcc1430b84a83dd3b57cb91040"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#a3abfcdfcc1430b84a83dd3b57cb91040">REG_TC0_RC2</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001009CU)</td></tr>
<tr class="memdesc:a3abfcdfcc1430b84a83dd3b57cb91040"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Register C (channel = 2)  <a href="#a3abfcdfcc1430b84a83dd3b57cb91040">More...</a><br /></td></tr>
<tr class="separator:a3abfcdfcc1430b84a83dd3b57cb91040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1556c20cf09830000cd9efca327850bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#a1556c20cf09830000cd9efca327850bf">REG_TC0_SR2</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400100A0U)</td></tr>
<tr class="memdesc:a1556c20cf09830000cd9efca327850bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Status Register (channel = 2)  <a href="#a1556c20cf09830000cd9efca327850bf">More...</a><br /></td></tr>
<tr class="separator:a1556c20cf09830000cd9efca327850bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77a933171746e6d262f68b559379619a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#a77a933171746e6d262f68b559379619a">REG_TC0_IER2</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400100A4U)</td></tr>
<tr class="memdesc:a77a933171746e6d262f68b559379619a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Interrupt Enable Register (channel = 2)  <a href="#a77a933171746e6d262f68b559379619a">More...</a><br /></td></tr>
<tr class="separator:a77a933171746e6d262f68b559379619a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f779a5cd4b66111d5b096438173a3d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#a2f779a5cd4b66111d5b096438173a3d0">REG_TC0_IDR2</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400100A8U)</td></tr>
<tr class="memdesc:a2f779a5cd4b66111d5b096438173a3d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Interrupt Disable Register (channel = 2)  <a href="#a2f779a5cd4b66111d5b096438173a3d0">More...</a><br /></td></tr>
<tr class="separator:a2f779a5cd4b66111d5b096438173a3d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f2d365547ede943662ed5a001cede3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#a75f2d365547ede943662ed5a001cede3">REG_TC0_IMR2</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400100ACU)</td></tr>
<tr class="memdesc:a75f2d365547ede943662ed5a001cede3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Interrupt Mask Register (channel = 2)  <a href="#a75f2d365547ede943662ed5a001cede3">More...</a><br /></td></tr>
<tr class="separator:a75f2d365547ede943662ed5a001cede3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af096caa1d4bec9dbcd766f11cf6c0e8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#af096caa1d4bec9dbcd766f11cf6c0e8b">REG_TC0_BCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400100C0U)</td></tr>
<tr class="memdesc:af096caa1d4bec9dbcd766f11cf6c0e8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Block Control Register  <a href="#af096caa1d4bec9dbcd766f11cf6c0e8b">More...</a><br /></td></tr>
<tr class="separator:af096caa1d4bec9dbcd766f11cf6c0e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fb353a6df3727703a168f2dbca0f58a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#a3fb353a6df3727703a168f2dbca0f58a">REG_TC0_BMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400100C4U)</td></tr>
<tr class="memdesc:a3fb353a6df3727703a168f2dbca0f58a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Block Mode Register  <a href="#a3fb353a6df3727703a168f2dbca0f58a">More...</a><br /></td></tr>
<tr class="separator:a3fb353a6df3727703a168f2dbca0f58a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c2c432a4595a3c53a8c8f8003bf50cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#a6c2c432a4595a3c53a8c8f8003bf50cd">REG_TC0_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400100E4U)</td></tr>
<tr class="memdesc:a6c2c432a4595a3c53a8c8f8003bf50cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Write Protection Mode Register  <a href="#a6c2c432a4595a3c53a8c8f8003bf50cd">More...</a><br /></td></tr>
<tr class="separator:a6c2c432a4595a3c53a8c8f8003bf50cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa04950079cad7ae6a303f71fb6d48296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#aa04950079cad7ae6a303f71fb6d48296">REG_TC0_RPR0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40010100U)</td></tr>
<tr class="memdesc:aa04950079cad7ae6a303f71fb6d48296"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Receive Pointer Register (pdc = 0)  <a href="#aa04950079cad7ae6a303f71fb6d48296">More...</a><br /></td></tr>
<tr class="separator:aa04950079cad7ae6a303f71fb6d48296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50e7d845b062304cac525616a491f0b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#a50e7d845b062304cac525616a491f0b2">REG_TC0_RCR0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40010104U)</td></tr>
<tr class="memdesc:a50e7d845b062304cac525616a491f0b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Receive Counter Register (pdc = 0)  <a href="#a50e7d845b062304cac525616a491f0b2">More...</a><br /></td></tr>
<tr class="separator:a50e7d845b062304cac525616a491f0b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa099a1b959eae842e2c18e2a6b2c96b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#aa099a1b959eae842e2c18e2a6b2c96b5">REG_TC0_RNPR0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40010110U)</td></tr>
<tr class="memdesc:aa099a1b959eae842e2c18e2a6b2c96b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Receive Next Pointer Register (pdc = 0)  <a href="#aa099a1b959eae842e2c18e2a6b2c96b5">More...</a><br /></td></tr>
<tr class="separator:aa099a1b959eae842e2c18e2a6b2c96b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03ec1d4a5cc1fe40e2da470ce7bb5ee5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#a03ec1d4a5cc1fe40e2da470ce7bb5ee5">REG_TC0_RNCR0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40010114U)</td></tr>
<tr class="memdesc:a03ec1d4a5cc1fe40e2da470ce7bb5ee5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Receive Next Counter Register (pdc = 0)  <a href="#a03ec1d4a5cc1fe40e2da470ce7bb5ee5">More...</a><br /></td></tr>
<tr class="separator:a03ec1d4a5cc1fe40e2da470ce7bb5ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a72a4703c8e7f32f39e4fadf577aa5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#a5a72a4703c8e7f32f39e4fadf577aa5d">REG_TC0_PTCR0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40010120U)</td></tr>
<tr class="memdesc:a5a72a4703c8e7f32f39e4fadf577aa5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Transfer Control Register (pdc = 0)  <a href="#a5a72a4703c8e7f32f39e4fadf577aa5d">More...</a><br /></td></tr>
<tr class="separator:a5a72a4703c8e7f32f39e4fadf577aa5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2078835e12fdef1667a0545a7de157b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc0_8h.xhtml#a2078835e12fdef1667a0545a7de157b3">REG_TC0_PTSR0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40010124U)</td></tr>
<tr class="memdesc:a2078835e12fdef1667a0545a7de157b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Transfer Status Register (pdc = 0)  <a href="#a2078835e12fdef1667a0545a7de157b3">More...</a><br /></td></tr>
<tr class="separator:a2078835e12fdef1667a0545a7de157b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2014-2015 Atmel Corporation. </p>
<p>All rights reserved. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="af096caa1d4bec9dbcd766f11cf6c0e8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af096caa1d4bec9dbcd766f11cf6c0e8b">&sect;&nbsp;</a></span>REG_TC0_BCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_BCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400100C0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Block Control Register </p>

</div>
</div>
<a id="a3fb353a6df3727703a168f2dbca0f58a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fb353a6df3727703a168f2dbca0f58a">&sect;&nbsp;</a></span>REG_TC0_BMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_BMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400100C4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Block Mode Register </p>

</div>
</div>
<a id="afd77da2a7fe53873029d604f2bce750f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd77da2a7fe53873029d604f2bce750f">&sect;&nbsp;</a></span>REG_TC0_CCR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_CCR0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40010000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Channel Control Register (channel = 0) </p>

</div>
</div>
<a id="a570541fc30f4a018a21c43b635f25aed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a570541fc30f4a018a21c43b635f25aed">&sect;&nbsp;</a></span>REG_TC0_CCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_CCR1&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40010040U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Channel Control Register (channel = 1) </p>

</div>
</div>
<a id="a20ac375d4bbd9ccbd7dfba8b92e8abf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20ac375d4bbd9ccbd7dfba8b92e8abf3">&sect;&nbsp;</a></span>REG_TC0_CCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_CCR2&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40010080U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Channel Control Register (channel = 2) </p>

</div>
</div>
<a id="a6097c49c51989e4006fea9db06c77d43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6097c49c51989e4006fea9db06c77d43">&sect;&nbsp;</a></span>REG_TC0_CMR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_CMR0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40010004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Channel Mode Register (channel = 0) </p>

</div>
</div>
<a id="a90c7936ccd72c85a08b753e5933f7371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90c7936ccd72c85a08b753e5933f7371">&sect;&nbsp;</a></span>REG_TC0_CMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_CMR1&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40010044U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Channel Mode Register (channel = 1) </p>

</div>
</div>
<a id="a395faad4889d75ac19567ecbea27b99b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a395faad4889d75ac19567ecbea27b99b">&sect;&nbsp;</a></span>REG_TC0_CMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_CMR2&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40010084U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Channel Mode Register (channel = 2) </p>

</div>
</div>
<a id="aba93fe0a91746d0ec97e6c1679d301ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba93fe0a91746d0ec97e6c1679d301ae">&sect;&nbsp;</a></span>REG_TC0_CV0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_CV0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40010010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Counter Value (channel = 0) </p>

</div>
</div>
<a id="a2ba2a9ac7c0692e915bf376caf4d8df0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ba2a9ac7c0692e915bf376caf4d8df0">&sect;&nbsp;</a></span>REG_TC0_CV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_CV1&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40010050U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Counter Value (channel = 1) </p>

</div>
</div>
<a id="a23bd9b928da08edc64a5525eb350730a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23bd9b928da08edc64a5525eb350730a">&sect;&nbsp;</a></span>REG_TC0_CV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_CV2&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40010090U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Counter Value (channel = 2) </p>

</div>
</div>
<a id="a4b658605e9b79b26189054daecf64d34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b658605e9b79b26189054daecf64d34">&sect;&nbsp;</a></span>REG_TC0_IDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_IDR0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40010028U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Interrupt Disable Register (channel = 0) </p>

</div>
</div>
<a id="a9ff1121136dbff5ad2183eee1962c59f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ff1121136dbff5ad2183eee1962c59f">&sect;&nbsp;</a></span>REG_TC0_IDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_IDR1&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40010068U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Interrupt Disable Register (channel = 1) </p>

</div>
</div>
<a id="a2f779a5cd4b66111d5b096438173a3d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f779a5cd4b66111d5b096438173a3d0">&sect;&nbsp;</a></span>REG_TC0_IDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_IDR2&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400100A8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Interrupt Disable Register (channel = 2) </p>

</div>
</div>
<a id="a87df9a1ef7999299d3447e7d47db2840"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87df9a1ef7999299d3447e7d47db2840">&sect;&nbsp;</a></span>REG_TC0_IER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_IER0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40010024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Interrupt Enable Register (channel = 0) </p>

</div>
</div>
<a id="acbfe2cf8ce8b47ee0878f08c39407d89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbfe2cf8ce8b47ee0878f08c39407d89">&sect;&nbsp;</a></span>REG_TC0_IER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_IER1&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40010064U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Interrupt Enable Register (channel = 1) </p>

</div>
</div>
<a id="a77a933171746e6d262f68b559379619a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77a933171746e6d262f68b559379619a">&sect;&nbsp;</a></span>REG_TC0_IER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_IER2&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400100A4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Interrupt Enable Register (channel = 2) </p>

</div>
</div>
<a id="a32c790cdec966a9844b6812eb5e4a70d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32c790cdec966a9844b6812eb5e4a70d">&sect;&nbsp;</a></span>REG_TC0_IMR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_IMR0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001002CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Interrupt Mask Register (channel = 0) </p>

</div>
</div>
<a id="a10a5a1a6ab961618f78bf6310efebc56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10a5a1a6ab961618f78bf6310efebc56">&sect;&nbsp;</a></span>REG_TC0_IMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_IMR1&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001006CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Interrupt Mask Register (channel = 1) </p>

</div>
</div>
<a id="a75f2d365547ede943662ed5a001cede3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75f2d365547ede943662ed5a001cede3">&sect;&nbsp;</a></span>REG_TC0_IMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_IMR2&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400100ACU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Interrupt Mask Register (channel = 2) </p>

</div>
</div>
<a id="a5a72a4703c8e7f32f39e4fadf577aa5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a72a4703c8e7f32f39e4fadf577aa5d">&sect;&nbsp;</a></span>REG_TC0_PTCR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_PTCR0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40010120U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Transfer Control Register (pdc = 0) </p>

</div>
</div>
<a id="a2078835e12fdef1667a0545a7de157b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2078835e12fdef1667a0545a7de157b3">&sect;&nbsp;</a></span>REG_TC0_PTSR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_PTSR0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40010124U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Transfer Status Register (pdc = 0) </p>

</div>
</div>
<a id="afd0383e08e1f5bc43aa4552caf14fb6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd0383e08e1f5bc43aa4552caf14fb6d">&sect;&nbsp;</a></span>REG_TC0_RA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_RA0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40010014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Register A (channel = 0) </p>

</div>
</div>
<a id="abd01690a3873f91858f3383753bddd3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd01690a3873f91858f3383753bddd3a">&sect;&nbsp;</a></span>REG_TC0_RA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_RA1&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40010054U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Register A (channel = 1) </p>

</div>
</div>
<a id="a469cbc924a77485694872c178b8c32c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a469cbc924a77485694872c178b8c32c3">&sect;&nbsp;</a></span>REG_TC0_RA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_RA2&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40010094U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Register A (channel = 2) </p>

</div>
</div>
<a id="a2e91f2a08eeec3c0c50925efb9f36287"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e91f2a08eeec3c0c50925efb9f36287">&sect;&nbsp;</a></span>REG_TC0_RB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_RB0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40010018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Register B (channel = 0) </p>

</div>
</div>
<a id="a5074b14e0bb997bb4461cb1af7137137"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5074b14e0bb997bb4461cb1af7137137">&sect;&nbsp;</a></span>REG_TC0_RB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_RB1&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40010058U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Register B (channel = 1) </p>

</div>
</div>
<a id="ab78067296969a5d0d7c02cf287873890"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab78067296969a5d0d7c02cf287873890">&sect;&nbsp;</a></span>REG_TC0_RB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_RB2&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40010098U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Register B (channel = 2) </p>

</div>
</div>
<a id="ad705c1a1bd6a595d6499e018b32d5872"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad705c1a1bd6a595d6499e018b32d5872">&sect;&nbsp;</a></span>REG_TC0_RC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_RC0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001001CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Register C (channel = 0) </p>

</div>
</div>
<a id="a1553cce384fdcc7c77807dc08190f3a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1553cce384fdcc7c77807dc08190f3a0">&sect;&nbsp;</a></span>REG_TC0_RC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_RC1&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001005CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Register C (channel = 1) </p>

</div>
</div>
<a id="a3abfcdfcc1430b84a83dd3b57cb91040"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3abfcdfcc1430b84a83dd3b57cb91040">&sect;&nbsp;</a></span>REG_TC0_RC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_RC2&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001009CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Register C (channel = 2) </p>

</div>
</div>
<a id="a50e7d845b062304cac525616a491f0b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50e7d845b062304cac525616a491f0b2">&sect;&nbsp;</a></span>REG_TC0_RCR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_RCR0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40010104U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Receive Counter Register (pdc = 0) </p>

</div>
</div>
<a id="a03ec1d4a5cc1fe40e2da470ce7bb5ee5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03ec1d4a5cc1fe40e2da470ce7bb5ee5">&sect;&nbsp;</a></span>REG_TC0_RNCR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_RNCR0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40010114U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Receive Next Counter Register (pdc = 0) </p>

</div>
</div>
<a id="aa099a1b959eae842e2c18e2a6b2c96b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa099a1b959eae842e2c18e2a6b2c96b5">&sect;&nbsp;</a></span>REG_TC0_RNPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_RNPR0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40010110U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Receive Next Pointer Register (pdc = 0) </p>

</div>
</div>
<a id="aa04950079cad7ae6a303f71fb6d48296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa04950079cad7ae6a303f71fb6d48296">&sect;&nbsp;</a></span>REG_TC0_RPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_RPR0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40010100U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Receive Pointer Register (pdc = 0) </p>

</div>
</div>
<a id="aff547360bdb413f6448c20bb17e29a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff547360bdb413f6448c20bb17e29a72">&sect;&nbsp;</a></span>REG_TC0_SMMR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_SMMR0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40010008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Stepper Motor Mode Register (channel = 0) </p>

</div>
</div>
<a id="a6dba3854aab3e8b393c5fe1eff5a67bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dba3854aab3e8b393c5fe1eff5a67bd">&sect;&nbsp;</a></span>REG_TC0_SMMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_SMMR1&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40010048U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Stepper Motor Mode Register (channel = 1) </p>

</div>
</div>
<a id="a2cca920e670c39a8cce9cfffacbe4d4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cca920e670c39a8cce9cfffacbe4d4b">&sect;&nbsp;</a></span>REG_TC0_SMMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_SMMR2&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40010088U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Stepper Motor Mode Register (channel = 2) </p>

</div>
</div>
<a id="a3525b72ad9cd473c4ad5284755af937a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3525b72ad9cd473c4ad5284755af937a">&sect;&nbsp;</a></span>REG_TC0_SR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_SR0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40010020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Status Register (channel = 0) </p>

</div>
</div>
<a id="ab30834e48b04d22ce3572c8ffd64ab58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab30834e48b04d22ce3572c8ffd64ab58">&sect;&nbsp;</a></span>REG_TC0_SR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_SR1&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40010060U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Status Register (channel = 1) </p>

</div>
</div>
<a id="a1556c20cf09830000cd9efca327850bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1556c20cf09830000cd9efca327850bf">&sect;&nbsp;</a></span>REG_TC0_SR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_SR2&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400100A0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Status Register (channel = 2) </p>

</div>
</div>
<a id="a6c2c432a4595a3c53a8c8f8003bf50cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c2c432a4595a3c53a8c8f8003bf50cd">&sect;&nbsp;</a></span>REG_TC0_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400100E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Write Protection Mode Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
