<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ilang: ilang::VerilogAnalyzer Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ilang
   &#160;<span id="projectnumber">1.1.1</span>
   </div>
   <div id="projectbrief">ILAng: A Modeling and Verification Platform for SoCs</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespaceilang.html">ilang</a></li><li class="navelem"><a class="el" href="classilang_1_1_verilog_analyzer.html">VerilogAnalyzer</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="#pro-static-attribs">Static Protected Attributes</a> &#124;
<a href="classilang_1_1_verilog_analyzer-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">ilang::VerilogAnalyzer Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Class for Verilog analysis.  
 <a href="classilang_1_1_verilog_analyzer.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="verilog__analysis_8h_source.html">verilog_analysis.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for ilang::VerilogAnalyzer:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classilang_1_1_verilog_analyzer.png" usemap="#ilang::VerilogAnalyzer_map" alt=""/>
  <map id="ilang::VerilogAnalyzer_map" name="ilang::VerilogAnalyzer_map">
<area href="classilang_1_1_verilog_analyzer_base.html" title="VerilogAnalyzerBase should never be instantiated, only used as a pointer type in class VerilogInfo." alt="ilang::VerilogAnalyzerBase" shape="rect" coords="0,0,165,24"/>
  </map>
</div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:ad5f7e813c5f7bb8eebbef10e05da775a"><td class="memItemLeft" align="right" valign="top"><a id="ad5f7e813c5f7bb8eebbef10e05da775a"></a>
using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#ad5f7e813c5f7bb8eebbef10e05da775a">path_vec_t</a> = <a class="el" href="classilang_1_1_verilog_analyzer_base.html#a8364ec5bb95ffc031eb82ff8e8cbb158">VerilogAnalyzerBase::path_vec_t</a></td></tr>
<tr class="memdesc:ad5f7e813c5f7bb8eebbef10e05da775a"><td class="mdescLeft">&#160;</td><td class="mdescRight">type to store multiple paths <br /></td></tr>
<tr class="separator:ad5f7e813c5f7bb8eebbef10e05da775a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a363e27a44716bcc9214bd2470d898185"><td class="memItemLeft" align="right" valign="top"><a id="a363e27a44716bcc9214bd2470d898185"></a>
using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#a363e27a44716bcc9214bd2470d898185">vlg_loc_t</a> = <a class="el" href="classilang_1_1_verilog_analyzer_base.html#a218c0476db4d9516652f3cfa104a9d34">VerilogAnalyzerBase::vlg_loc_t</a></td></tr>
<tr class="memdesc:a363e27a44716bcc9214bd2470d898185"><td class="mdescLeft">&#160;</td><td class="mdescRight">filename, line number pair : location type <br /></td></tr>
<tr class="separator:a363e27a44716bcc9214bd2470d898185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89953f793ad36efe5107cb2ef35988dc"><td class="memItemLeft" align="right" valign="top"><a id="a89953f793ad36efe5107cb2ef35988dc"></a>
typedef std::map&lt; std::string, ast_module_declaration * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#a89953f793ad36efe5107cb2ef35988dc">name_module_ast_map_t</a></td></tr>
<tr class="memdesc:a89953f793ad36efe5107cb2ef35988dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">A map to find module ast faster. <br /></td></tr>
<tr class="separator:a89953f793ad36efe5107cb2ef35988dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa89be16931964af5f90ca3c6ac252f80"><td class="memItemLeft" align="right" valign="top"><a id="aa89be16931964af5f90ca3c6ac252f80"></a>
using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#aa89be16931964af5f90ca3c6ac252f80">name_names_map_t</a> = <a class="el" href="classilang_1_1_verilog_analyzer_base.html#a1564a64d46699f65f3fcb15f44d0cb95">VerilogAnalyzerBase::name_names_map_t</a></td></tr>
<tr class="memdesc:aa89be16931964af5f90ca3c6ac252f80"><td class="mdescLeft">&#160;</td><td class="mdescRight">A map of name -&gt; names. <br /></td></tr>
<tr class="separator:aa89be16931964af5f90ca3c6ac252f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a848de21203f01678947d345c26935d52"><td class="memItemLeft" align="right" valign="top"><a id="a848de21203f01678947d345c26935d52"></a>
using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#a848de21203f01678947d345c26935d52">mod_inst_t</a> = <a class="el" href="classilang_1_1_verilog_analyzer_base.html#ad0f6e40f245e183f543eeaf743c7e7ee">VerilogAnalyzerBase::mod_inst_t</a></td></tr>
<tr class="memdesc:a848de21203f01678947d345c26935d52"><td class="mdescLeft">&#160;</td><td class="mdescRight">type of modulename instance name : instance_name-&gt;module_name <br /></td></tr>
<tr class="separator:a848de21203f01678947d345c26935d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a648804d4b3b593bc03e93468287707d5"><td class="memItemLeft" align="right" valign="top"><a id="a648804d4b3b593bc03e93468287707d5"></a>
using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#a648804d4b3b593bc03e93468287707d5">name_insts_map_t</a> = <a class="el" href="classilang_1_1_verilog_analyzer_base.html#afd80620685b6d42deaf7098a45418b2c">VerilogAnalyzerBase::name_insts_map_t</a></td></tr>
<tr class="memdesc:a648804d4b3b593bc03e93468287707d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">A map of module name -&gt; instantiation. <br /></td></tr>
<tr class="separator:a648804d4b3b593bc03e93468287707d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2360065f9f4606dda1398d9896452ba0"><td class="memItemLeft" align="right" valign="top"><a id="a2360065f9f4606dda1398d9896452ba0"></a>
using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#a2360065f9f4606dda1398d9896452ba0">hierarchical_name_type</a> = <a class="el" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">VerilogAnalyzerBase::hierarchical_name_type</a></td></tr>
<tr class="memdesc:a2360065f9f4606dda1398d9896452ba0"><td class="mdescLeft">&#160;</td><td class="mdescRight">The result of querying a name (please don't change the order of them) <br /></td></tr>
<tr class="separator:a2360065f9f4606dda1398d9896452ba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53e3f66d0717e0be0e257d123b65c451"><td class="memItemLeft" align="right" valign="top"><a id="a53e3f66d0717e0be0e257d123b65c451"></a>
using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#a53e3f66d0717e0be0e257d123b65c451">name_type_buffer_t</a> = <a class="el" href="classilang_1_1_verilog_analyzer_base.html#aa77a6acd0c60fe4806f087666e877aef">VerilogAnalyzerBase::name_type_buffer_t</a></td></tr>
<tr class="memdesc:a53e3f66d0717e0be0e257d123b65c451"><td class="mdescLeft">&#160;</td><td class="mdescRight">hierarchical name -&gt; hierarchical_name_type map <br /></td></tr>
<tr class="separator:a53e3f66d0717e0be0e257d123b65c451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8697388ce0a4e1cc1a445d7dbf225c3"><td class="memItemLeft" align="right" valign="top"><a id="ad8697388ce0a4e1cc1a445d7dbf225c3"></a>
using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#ad8697388ce0a4e1cc1a445d7dbf225c3">name_decl_buffer_t</a> = <a class="el" href="classilang_1_1_verilog_analyzer_base.html#a3119702b4d1cb9df562fa69aebb8c9d0">VerilogAnalyzerBase::name_decl_buffer_t</a></td></tr>
<tr class="memdesc:ad8697388ce0a4e1cc1a445d7dbf225c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">hierarchical name -&gt; declaration pointer <br /></td></tr>
<tr class="separator:ad8697388ce0a4e1cc1a445d7dbf225c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac771a47ae7704fda312ec75e3ad464b0"><td class="memItemLeft" align="right" valign="top"><a id="ac771a47ae7704fda312ec75e3ad464b0"></a>
using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#ac771a47ae7704fda312ec75e3ad464b0">module_io_vec_t</a> = <a class="el" href="classilang_1_1_verilog_analyzer_base.html#a38a921fd310970b0cbda4a74707d7541">VerilogAnalyzerBase::module_io_vec_t</a></td></tr>
<tr class="memdesc:ac771a47ae7704fda312ec75e3ad464b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Top module signal list. <br /></td></tr>
<tr class="separator:ac771a47ae7704fda312ec75e3ad464b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51457aa7bc0b771a92dcce408d936153"><td class="memItemLeft" align="right" valign="top"><a id="a51457aa7bc0b771a92dcce408d936153"></a>
typedef std::map&lt; std::string, ast_module_instantiation * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#a51457aa7bc0b771a92dcce408d936153">mod_inst_ast_t</a></td></tr>
<tr class="memdesc:a51457aa7bc0b771a92dcce408d936153"><td class="mdescLeft">&#160;</td><td class="mdescRight">type of instance_name -&gt; instance_ast_node <br /></td></tr>
<tr class="separator:a51457aa7bc0b771a92dcce408d936153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69dbe0ca0f4f19f4e3e2b2675ea753a0"><td class="memItemLeft" align="right" valign="top"><a id="a69dbe0ca0f4f19f4e3e2b2675ea753a0"></a>
typedef std::map&lt; std::string, <a class="el" href="classilang_1_1_verilog_analyzer.html#a51457aa7bc0b771a92dcce408d936153">mod_inst_ast_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#a69dbe0ca0f4f19f4e3e2b2675ea753a0">name_insts_ast_map_t</a></td></tr>
<tr class="memdesc:a69dbe0ca0f4f19f4e3e2b2675ea753a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">A map of module name -&gt; the instantiation ast. <br /></td></tr>
<tr class="separator:a69dbe0ca0f4f19f4e3e2b2675ea753a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_types_classilang_1_1_verilog_analyzer_base"><td colspan="2" onclick="javascript:toggleInherit('pub_types_classilang_1_1_verilog_analyzer_base')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classilang_1_1_verilog_analyzer_base.html">ilang::VerilogAnalyzerBase</a></td></tr>
<tr class="memitem:a97a6885ff663a7914c77301b3e8972c3 inherit pub_types_classilang_1_1_verilog_analyzer_base"><td class="memItemLeft" align="right" valign="top"><a id="a97a6885ff663a7914c77301b3e8972c3"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">hierarchical_name_type</a> { <br />
&#160;&#160;<b>NONE</b> = 0, 
<b>MODULE</b>, 
<b>I_WIRE_wo_INTERNAL_DEF</b>, 
<b>O_WIRE_wo_INTERNAL_DEF</b>, 
<br />
&#160;&#160;<b>IO_WIRE_wo_INTERNAL_DEF</b>, 
<b>I_WIRE_w_INTERNAL_DEF</b>, 
<b>O_WIRE_w_INTERNAL_DEF</b>, 
<b>IO_WIRE_w_INTERNAL_DEF</b>, 
<br />
&#160;&#160;<b>O_REG_wo_INTERNAL_DEF</b>, 
<b>O_REG_w_INTERNAL_DEF</b>, 
<b>REG</b>, 
<b>WIRE</b>, 
<br />
&#160;&#160;<b>OTHERS</b>
<br />
 }</td></tr>
<tr class="memdesc:a97a6885ff663a7914c77301b3e8972c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">The result of querying a name (please don't change the order of them) <br /></td></tr>
<tr class="separator:a97a6885ff663a7914c77301b3e8972c3 inherit pub_types_classilang_1_1_verilog_analyzer_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8364ec5bb95ffc031eb82ff8e8cbb158 inherit pub_types_classilang_1_1_verilog_analyzer_base"><td class="memItemLeft" align="right" valign="top"><a id="a8364ec5bb95ffc031eb82ff8e8cbb158"></a>
typedef std::vector&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#a8364ec5bb95ffc031eb82ff8e8cbb158">path_vec_t</a></td></tr>
<tr class="memdesc:a8364ec5bb95ffc031eb82ff8e8cbb158 inherit pub_types_classilang_1_1_verilog_analyzer_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">type to store multiple paths <br /></td></tr>
<tr class="separator:a8364ec5bb95ffc031eb82ff8e8cbb158 inherit pub_types_classilang_1_1_verilog_analyzer_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a218c0476db4d9516652f3cfa104a9d34 inherit pub_types_classilang_1_1_verilog_analyzer_base"><td class="memItemLeft" align="right" valign="top"><a id="a218c0476db4d9516652f3cfa104a9d34"></a>
typedef std::pair&lt; std::string, long &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#a218c0476db4d9516652f3cfa104a9d34">vlg_loc_t</a></td></tr>
<tr class="memdesc:a218c0476db4d9516652f3cfa104a9d34 inherit pub_types_classilang_1_1_verilog_analyzer_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">filename, line number pair : location type <br /></td></tr>
<tr class="separator:a218c0476db4d9516652f3cfa104a9d34 inherit pub_types_classilang_1_1_verilog_analyzer_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1564a64d46699f65f3fcb15f44d0cb95 inherit pub_types_classilang_1_1_verilog_analyzer_base"><td class="memItemLeft" align="right" valign="top"><a id="a1564a64d46699f65f3fcb15f44d0cb95"></a>
typedef std::map&lt; std::string, std::vector&lt; std::string &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#a1564a64d46699f65f3fcb15f44d0cb95">name_names_map_t</a></td></tr>
<tr class="memdesc:a1564a64d46699f65f3fcb15f44d0cb95 inherit pub_types_classilang_1_1_verilog_analyzer_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">A map of name -&gt; names. <br /></td></tr>
<tr class="separator:a1564a64d46699f65f3fcb15f44d0cb95 inherit pub_types_classilang_1_1_verilog_analyzer_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0f6e40f245e183f543eeaf743c7e7ee inherit pub_types_classilang_1_1_verilog_analyzer_base"><td class="memItemLeft" align="right" valign="top"><a id="ad0f6e40f245e183f543eeaf743c7e7ee"></a>
typedef std::map&lt; std::string, std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#ad0f6e40f245e183f543eeaf743c7e7ee">mod_inst_t</a></td></tr>
<tr class="memdesc:ad0f6e40f245e183f543eeaf743c7e7ee inherit pub_types_classilang_1_1_verilog_analyzer_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">type of modulename instance name : instance_name-&gt;module_name <br /></td></tr>
<tr class="separator:ad0f6e40f245e183f543eeaf743c7e7ee inherit pub_types_classilang_1_1_verilog_analyzer_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd80620685b6d42deaf7098a45418b2c inherit pub_types_classilang_1_1_verilog_analyzer_base"><td class="memItemLeft" align="right" valign="top"><a id="afd80620685b6d42deaf7098a45418b2c"></a>
typedef std::map&lt; std::string, <a class="el" href="classilang_1_1_verilog_analyzer_base.html#ad0f6e40f245e183f543eeaf743c7e7ee">mod_inst_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#afd80620685b6d42deaf7098a45418b2c">name_insts_map_t</a></td></tr>
<tr class="memdesc:afd80620685b6d42deaf7098a45418b2c inherit pub_types_classilang_1_1_verilog_analyzer_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">A map of module name -&gt; instantiation. <br /></td></tr>
<tr class="separator:afd80620685b6d42deaf7098a45418b2c inherit pub_types_classilang_1_1_verilog_analyzer_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa77a6acd0c60fe4806f087666e877aef inherit pub_types_classilang_1_1_verilog_analyzer_base"><td class="memItemLeft" align="right" valign="top"><a id="aa77a6acd0c60fe4806f087666e877aef"></a>
typedef std::map&lt; std::string, <a class="el" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">hierarchical_name_type</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#aa77a6acd0c60fe4806f087666e877aef">name_type_buffer_t</a></td></tr>
<tr class="memdesc:aa77a6acd0c60fe4806f087666e877aef inherit pub_types_classilang_1_1_verilog_analyzer_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">hierarchical name -&gt; hierarchical_name_type map <br /></td></tr>
<tr class="separator:aa77a6acd0c60fe4806f087666e877aef inherit pub_types_classilang_1_1_verilog_analyzer_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3119702b4d1cb9df562fa69aebb8c9d0 inherit pub_types_classilang_1_1_verilog_analyzer_base"><td class="memItemLeft" align="right" valign="top"><a id="a3119702b4d1cb9df562fa69aebb8c9d0"></a>
typedef std::map&lt; std::string, void * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#a3119702b4d1cb9df562fa69aebb8c9d0">name_decl_buffer_t</a></td></tr>
<tr class="memdesc:a3119702b4d1cb9df562fa69aebb8c9d0 inherit pub_types_classilang_1_1_verilog_analyzer_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">hierarchical name -&gt; declaration pointer <br /></td></tr>
<tr class="separator:a3119702b4d1cb9df562fa69aebb8c9d0 inherit pub_types_classilang_1_1_verilog_analyzer_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38a921fd310970b0cbda4a74707d7541 inherit pub_types_classilang_1_1_verilog_analyzer_base"><td class="memItemLeft" align="right" valign="top"><a id="a38a921fd310970b0cbda4a74707d7541"></a>
typedef std::map&lt; std::string, <a class="el" href="classilang_1_1_signal_info_base.html">SignalInfoBase</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#a38a921fd310970b0cbda4a74707d7541">module_io_vec_t</a></td></tr>
<tr class="memdesc:a38a921fd310970b0cbda4a74707d7541 inherit pub_types_classilang_1_1_verilog_analyzer_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">Top module signal list. <br /></td></tr>
<tr class="separator:a38a921fd310970b0cbda4a74707d7541 inherit pub_types_classilang_1_1_verilog_analyzer_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ac53266afe761b9ebf28cacfef432a700"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#ac53266afe761b9ebf28cacfef432a700">VerilogAnalyzer</a> (const <a class="el" href="classilang_1_1_verilog_analyzer.html#ad5f7e813c5f7bb8eebbef10e05da775a">path_vec_t</a> &amp;include_path, const <a class="el" href="classilang_1_1_verilog_analyzer.html#ad5f7e813c5f7bb8eebbef10e05da775a">path_vec_t</a> &amp;srcs, const std::string &amp;top_module_inst_name, const std::string &amp;optional_top_module)</td></tr>
<tr class="separator:ac53266afe761b9ebf28cacfef432a700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbb78e1ade6b68534d9d72e5ac325844"><td class="memItemLeft" align="right" valign="top"><a id="acbb78e1ade6b68534d9d72e5ac325844"></a>
&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#acbb78e1ade6b68534d9d72e5ac325844">~VerilogAnalyzer</a> ()</td></tr>
<tr class="memdesc:acbb78e1ade6b68534d9d72e5ac325844"><td class="mdescLeft">&#160;</td><td class="mdescRight">Destructor: clear vlg parser things. <br /></td></tr>
<tr class="separator:acbb78e1ade6b68534d9d72e5ac325844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cbf352e4975607e78d18a1cdef98ee4"><td class="memItemLeft" align="right" valign="top"><a id="a4cbf352e4975607e78d18a1cdef98ee4"></a>
<a class="el" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">hierarchical_name_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#a4cbf352e4975607e78d18a1cdef98ee4">check_hierarchical_name_type</a> (const std::string &amp;net_name) const</td></tr>
<tr class="memdesc:a4cbf352e4975607e78d18a1cdef98ee4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the type of a name (used externally, cached) <br /></td></tr>
<tr class="separator:a4cbf352e4975607e78d18a1cdef98ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a448e924d9e7543cc8d55ae0ff66bef67"><td class="memItemLeft" align="right" valign="top"><a id="a448e924d9e7543cc8d55ae0ff66bef67"></a>
<a class="el" href="classilang_1_1_verilog_analyzer.html#a363e27a44716bcc9214bd2470d898185">vlg_loc_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#a448e924d9e7543cc8d55ae0ff66bef67">find_definition_of_signal</a> (const std::string &amp;net_name) const</td></tr>
<tr class="memdesc:a448e924d9e7543cc8d55ae0ff66bef67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the file location of the definition of a signal. <br /></td></tr>
<tr class="separator:a448e924d9e7543cc8d55ae0ff66bef67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35f1702dc989abb2e477809d516c14bc"><td class="memItemLeft" align="right" valign="top"><a id="a35f1702dc989abb2e477809d516c14bc"></a>
<a class="el" href="classilang_1_1_verilog_analyzer.html#a363e27a44716bcc9214bd2470d898185">vlg_loc_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#a35f1702dc989abb2e477809d516c14bc">find_definition_of_a_module</a> (const std::string &amp;module_name) const</td></tr>
<tr class="memdesc:a35f1702dc989abb2e477809d516c14bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the file location of the definition of a module. <br /></td></tr>
<tr class="separator:a35f1702dc989abb2e477809d516c14bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b9b505c1923c1372c26afa7e1ff95fe"><td class="memItemLeft" align="right" valign="top">void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#a7b9b505c1923c1372c26afa7e1ff95fe">find_declaration_of_name</a> (const std::string &amp;net_name) const</td></tr>
<tr class="separator:a7b9b505c1923c1372c26afa7e1ff95fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaf9dcaeda40de14fa918cceb159f127"><td class="memItemLeft" align="right" valign="top"><a id="acaf9dcaeda40de14fa918cceb159f127"></a>
<a class="el" href="classilang_1_1_verilog_analyzer.html#a363e27a44716bcc9214bd2470d898185">vlg_loc_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#acaf9dcaeda40de14fa918cceb159f127">name2loc</a> (const std::string &amp;net_name) const</td></tr>
<tr class="memdesc:acaf9dcaeda40de14fa918cceb159f127"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the location of a hierarchical name. <br /></td></tr>
<tr class="separator:acaf9dcaeda40de14fa918cceb159f127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1125fd45fb1a901a5111ac522d5c885"><td class="memItemLeft" align="right" valign="top"><a id="ad1125fd45fb1a901a5111ac522d5c885"></a>
<a class="el" href="classilang_1_1_verilog_analyzer.html#a363e27a44716bcc9214bd2470d898185">vlg_loc_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#ad1125fd45fb1a901a5111ac522d5c885">get_module_inst_loc</a> (const std::string &amp;inst_name) const</td></tr>
<tr class="memdesc:ad1125fd45fb1a901a5111ac522d5c885"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the location of a module instantiation. <br /></td></tr>
<tr class="separator:ad1125fd45fb1a901a5111ac522d5c885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f202f4cdbe56232b267125362ce373e"><td class="memItemLeft" align="right" valign="top"><a id="a0f202f4cdbe56232b267125362ce373e"></a>
std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#a0f202f4cdbe56232b267125362ce373e">get_top_module_name</a> () const</td></tr>
<tr class="memdesc:a0f202f4cdbe56232b267125362ce373e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return top module name. <br /></td></tr>
<tr class="separator:a0f202f4cdbe56232b267125362ce373e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfc26b1b865db238dab68e43aa772554"><td class="memItemLeft" align="right" valign="top"><a id="abfc26b1b865db238dab68e43aa772554"></a>
<a class="el" href="classilang_1_1_verilog_analyzer.html#ac771a47ae7704fda312ec75e3ad464b0">module_io_vec_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#abfc26b1b865db238dab68e43aa772554">get_top_module_io</a> (const std::map&lt; std::string, int &gt; *const width_info=NULL) const</td></tr>
<tr class="memdesc:abfc26b1b865db238dab68e43aa772554"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return top module signal. <br /></td></tr>
<tr class="separator:abfc26b1b865db238dab68e43aa772554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a5bc22b41c02d6d9ba1d398f261e55d"><td class="memItemLeft" align="right" valign="top"><a id="a0a5bc22b41c02d6d9ba1d398f261e55d"></a>
<a class="el" href="classilang_1_1_signal_info_base.html">SignalInfoBase</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#a0a5bc22b41c02d6d9ba1d398f261e55d">get_signal</a> (const std::string &amp;net_name, const std::map&lt; std::string, int &gt; *const width_info=NULL) const</td></tr>
<tr class="memdesc:a0a5bc22b41c02d6d9ba1d398f261e55d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find a signal. <br /></td></tr>
<tr class="separator:a0a5bc22b41c02d6d9ba1d398f261e55d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa646d1b50dd4ccf8d64d743da3bd58ec"><td class="memItemLeft" align="right" valign="top"><a id="aa646d1b50dd4ccf8d64d743da3bd58ec"></a>
<a class="el" href="classilang_1_1_verilog_analyzer.html#a363e27a44716bcc9214bd2470d898185">vlg_loc_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#aa646d1b50dd4ccf8d64d743da3bd58ec">get_endmodule_loc</a> (const std::string &amp;inst_name) const</td></tr>
<tr class="memdesc:aa646d1b50dd4ccf8d64d743da3bd58ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the location of a module's endmodule statement. <br /></td></tr>
<tr class="separator:aa646d1b50dd4ccf8d64d743da3bd58ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac533369ed7d0d0bca5cc736087abc646"><td class="memItemLeft" align="right" valign="top"><a id="ac533369ed7d0d0bca5cc736087abc646"></a>
std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#ac533369ed7d0d0bca5cc736087abc646">get_module_name_of_net_name</a> (const std::string &amp;net_name) const</td></tr>
<tr class="memdesc:ac533369ed7d0d0bca5cc736087abc646"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the module name of a net &mdash; will check if the module names are. <br /></td></tr>
<tr class="separator:ac533369ed7d0d0bca5cc736087abc646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49b887be70102c94e1de83d4135e67c3"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#a49b887be70102c94e1de83d4135e67c3">get_hierarchy_from_full_name</a> (const std::string &amp;full_name, <a class="el" href="classilang_1_1_verilog_constant_expr_eval.html#a98384478c8c5a16cbe56deb54ac0f737">VerilogConstantExprEval::param_def_hierarchy</a> &amp;hier, ast_module_declaration **lowest_level) const</td></tr>
<tr class="separator:a49b887be70102c94e1de83d4135e67c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a262f2f5ce46e35e81cc26b879118cd5a"><td class="memItemLeft" align="right" valign="top"><a id="a262f2f5ce46e35e81cc26b879118cd5a"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#a262f2f5ce46e35e81cc26b879118cd5a">in_bad_state</a> () const</td></tr>
<tr class="memdesc:a262f2f5ce46e35e81cc26b879118cd5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">whether this analyzer is in bad state <br /></td></tr>
<tr class="separator:a262f2f5ce46e35e81cc26b879118cd5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classilang_1_1_verilog_analyzer_base"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classilang_1_1_verilog_analyzer_base')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classilang_1_1_verilog_analyzer_base.html">ilang::VerilogAnalyzerBase</a></td></tr>
<tr class="memitem:a154a73d2fb240e6348460986d23856dd inherit pub_methods_classilang_1_1_verilog_analyzer_base"><td class="memItemLeft" align="right" valign="top"><a id="a154a73d2fb240e6348460986d23856dd"></a>
&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#a154a73d2fb240e6348460986d23856dd">VerilogAnalyzerBase</a> ()</td></tr>
<tr class="memdesc:a154a73d2fb240e6348460986d23856dd inherit pub_methods_classilang_1_1_verilog_analyzer_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructor: do nothing. <br /></td></tr>
<tr class="separator:a154a73d2fb240e6348460986d23856dd inherit pub_methods_classilang_1_1_verilog_analyzer_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a851a68ee4184818d7f40d504c4dc0b6c inherit pub_methods_classilang_1_1_verilog_analyzer_base"><td class="memItemLeft" align="right" valign="top"><a id="a851a68ee4184818d7f40d504c4dc0b6c"></a>
virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#a851a68ee4184818d7f40d504c4dc0b6c">~VerilogAnalyzerBase</a> ()</td></tr>
<tr class="memdesc:a851a68ee4184818d7f40d504c4dc0b6c inherit pub_methods_classilang_1_1_verilog_analyzer_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">do nothing! <br /></td></tr>
<tr class="separator:a851a68ee4184818d7f40d504c4dc0b6c inherit pub_methods_classilang_1_1_verilog_analyzer_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:ac85092d63b22f17252f512958c0bec63"><td class="memItemLeft" align="right" valign="top"><a id="ac85092d63b22f17252f512958c0bec63"></a>
static std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#ac85092d63b22f17252f512958c0bec63">PrintMeta</a> (std::ostream &amp;os, const ast_metadata &amp;md)</td></tr>
<tr class="memdesc:ac85092d63b22f17252f512958c0bec63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Print Meta info (Usage PrintMeta(os, ?? ) &lt;&lt; ?? ; ) <br /></td></tr>
<tr class="separator:ac85092d63b22f17252f512958c0bec63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe67589e2741994ff5cce23c7a607653"><td class="memTemplParams" colspan="2"><a id="abe67589e2741994ff5cce23c7a607653"></a>
template&lt;class T &gt; </td></tr>
<tr class="memitem:abe67589e2741994ff5cce23c7a607653"><td class="memTemplItemLeft" align="right" valign="top">static std::ostream &amp;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#abe67589e2741994ff5cce23c7a607653">PrintMetaAst</a> (std::ostream &amp;os, const T *n)</td></tr>
<tr class="memdesc:abe67589e2741994ff5cce23c7a607653"><td class="mdescLeft">&#160;</td><td class="mdescRight">Print the meta of an <a class="el" href="classilang_1_1_ast.html" title="The class for the Abstract Syntax Tree. An Ast object can be an expression or function definition (in...">Ast</a> node (cannot be void* , has to be converted) <br /></td></tr>
<tr class="separator:abe67589e2741994ff5cce23c7a607653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab41eafb9fc17c8b2455c3769e96e5af5"><td class="memItemLeft" align="right" valign="top"><a id="ab41eafb9fc17c8b2455c3769e96e5af5"></a>
static <a class="el" href="classilang_1_1_verilog_analyzer.html#a363e27a44716bcc9214bd2470d898185">vlg_loc_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#ab41eafb9fc17c8b2455c3769e96e5af5">Meta2Loc</a> (const ast_metadata &amp;md)</td></tr>
<tr class="memdesc:ab41eafb9fc17c8b2455c3769e96e5af5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert ast_meta to location. <br /></td></tr>
<tr class="separator:ab41eafb9fc17c8b2455c3769e96e5af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_static_methods_classilang_1_1_verilog_analyzer_base"><td colspan="2" onclick="javascript:toggleInherit('pub_static_methods_classilang_1_1_verilog_analyzer_base')"><img src="closed.png" alt="-"/>&#160;Static Public Member Functions inherited from <a class="el" href="classilang_1_1_verilog_analyzer_base.html">ilang::VerilogAnalyzerBase</a></td></tr>
<tr class="memitem:a5e532be5d9c69bbed81a2fc7be55e2df inherit pub_static_methods_classilang_1_1_verilog_analyzer_base"><td class="memItemLeft" align="right" valign="top"><a id="a5e532be5d9c69bbed81a2fc7be55e2df"></a>
static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#a5e532be5d9c69bbed81a2fc7be55e2df">is_reg</a> (<a class="el" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">hierarchical_name_type</a> tp_)</td></tr>
<tr class="memdesc:a5e532be5d9c69bbed81a2fc7be55e2df inherit pub_static_methods_classilang_1_1_verilog_analyzer_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">decide if a type is a register (port w or wo internal def / internal) <br /></td></tr>
<tr class="separator:a5e532be5d9c69bbed81a2fc7be55e2df inherit pub_static_methods_classilang_1_1_verilog_analyzer_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c887cf1b84aca2b0ba757e892ad2372 inherit pub_static_methods_classilang_1_1_verilog_analyzer_base"><td class="memItemLeft" align="right" valign="top"><a id="a6c887cf1b84aca2b0ba757e892ad2372"></a>
static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#a6c887cf1b84aca2b0ba757e892ad2372">is_wire</a> (<a class="el" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">hierarchical_name_type</a> tp_)</td></tr>
<tr class="memdesc:a6c887cf1b84aca2b0ba757e892ad2372 inherit pub_static_methods_classilang_1_1_verilog_analyzer_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">decide if the type is a wire (port w or wo internal def / internal) <br /></td></tr>
<tr class="separator:a6c887cf1b84aca2b0ba757e892ad2372 inherit pub_static_methods_classilang_1_1_verilog_analyzer_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93a19e60d7f3385936c9d96bcf5c0710 inherit pub_static_methods_classilang_1_1_verilog_analyzer_base"><td class="memItemLeft" align="right" valign="top"><a id="a93a19e60d7f3385936c9d96bcf5c0710"></a>
static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#a93a19e60d7f3385936c9d96bcf5c0710">no_internal_def</a> (<a class="el" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">hierarchical_name_type</a> tp_)</td></tr>
<tr class="memdesc:a93a19e60d7f3385936c9d96bcf5c0710 inherit pub_static_methods_classilang_1_1_verilog_analyzer_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">decide if a type has no internal def <br /></td></tr>
<tr class="separator:a93a19e60d7f3385936c9d96bcf5c0710 inherit pub_static_methods_classilang_1_1_verilog_analyzer_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd60b1a38fb000e8400ff92e9262a5bc inherit pub_static_methods_classilang_1_1_verilog_analyzer_base"><td class="memItemLeft" align="right" valign="top"><a id="abd60b1a38fb000e8400ff92e9262a5bc"></a>
static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#abd60b1a38fb000e8400ff92e9262a5bc">is_module</a> (<a class="el" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">hierarchical_name_type</a> tp_)</td></tr>
<tr class="memdesc:abd60b1a38fb000e8400ff92e9262a5bc inherit pub_static_methods_classilang_1_1_verilog_analyzer_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">decide if a type is module <br /></td></tr>
<tr class="separator:abd60b1a38fb000e8400ff92e9262a5bc inherit pub_static_methods_classilang_1_1_verilog_analyzer_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe827f39d8bbe9c781c68f2ca3e454fe inherit pub_static_methods_classilang_1_1_verilog_analyzer_base"><td class="memItemLeft" align="right" valign="top"><a id="abe827f39d8bbe9c781c68f2ca3e454fe"></a>
static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#abe827f39d8bbe9c781c68f2ca3e454fe">is_io_sig</a> (<a class="el" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">hierarchical_name_type</a> tp_)</td></tr>
<tr class="memdesc:abe827f39d8bbe9c781c68f2ca3e454fe inherit pub_static_methods_classilang_1_1_verilog_analyzer_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">decide if it is port signal <br /></td></tr>
<tr class="separator:abe827f39d8bbe9c781c68f2ca3e454fe inherit pub_static_methods_classilang_1_1_verilog_analyzer_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a842b5ca87fd11989d33e5a17ebd5f572 inherit pub_static_methods_classilang_1_1_verilog_analyzer_base"><td class="memItemLeft" align="right" valign="top"><a id="a842b5ca87fd11989d33e5a17ebd5f572"></a>
static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#a842b5ca87fd11989d33e5a17ebd5f572">is_input</a> (<a class="el" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">hierarchical_name_type</a> tp_)</td></tr>
<tr class="memdesc:a842b5ca87fd11989d33e5a17ebd5f572 inherit pub_static_methods_classilang_1_1_verilog_analyzer_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">decide if it is input signal <br /></td></tr>
<tr class="separator:a842b5ca87fd11989d33e5a17ebd5f572 inherit pub_static_methods_classilang_1_1_verilog_analyzer_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37242872b7214edce32f75d81533b55e inherit pub_static_methods_classilang_1_1_verilog_analyzer_base"><td class="memItemLeft" align="right" valign="top"><a id="a37242872b7214edce32f75d81533b55e"></a>
static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#a37242872b7214edce32f75d81533b55e">is_output</a> (<a class="el" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">hierarchical_name_type</a> tp_)</td></tr>
<tr class="memdesc:a37242872b7214edce32f75d81533b55e inherit pub_static_methods_classilang_1_1_verilog_analyzer_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">decide if it is output signal <br /></td></tr>
<tr class="separator:a37242872b7214edce32f75d81533b55e inherit pub_static_methods_classilang_1_1_verilog_analyzer_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0fa0e055dd797abb174133cc14c6664 inherit pub_static_methods_classilang_1_1_verilog_analyzer_base"><td class="memItemLeft" align="right" valign="top"><a id="ae0fa0e055dd797abb174133cc14c6664"></a>
static std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#ae0fa0e055dd797abb174133cc14c6664">PrintLoc</a> (std::ostream &amp;os, const <a class="el" href="classilang_1_1_verilog_analyzer_base.html#a218c0476db4d9516652f3cfa104a9d34">vlg_loc_t</a> &amp;loc)</td></tr>
<tr class="memdesc:ae0fa0e055dd797abb174133cc14c6664 inherit pub_static_methods_classilang_1_1_verilog_analyzer_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">Print location info. <br /></td></tr>
<tr class="separator:ae0fa0e055dd797abb174133cc14c6664 inherit pub_static_methods_classilang_1_1_verilog_analyzer_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:aecb74c581b82ce0f2c2a718f8e334eb9"><td class="memItemLeft" align="right" valign="top"><a id="aecb74c581b82ce0f2c2a718f8e334eb9"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#aecb74c581b82ce0f2c2a718f8e334eb9">invoke_parser</a> ()</td></tr>
<tr class="memdesc:aecb74c581b82ce0f2c2a718f8e334eb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">invoke the parser to parse the files <br /></td></tr>
<tr class="separator:aecb74c581b82ce0f2c2a718f8e334eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1276720b5464e37c0b42df91104195e8"><td class="memItemLeft" align="right" valign="top"><a id="a1276720b5464e37c0b42df91104195e8"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#a1276720b5464e37c0b42df91104195e8">find_top_module</a> (verilog_source_tree *source, const std::string &amp;optional_top_module)</td></tr>
<tr class="memdesc:a1276720b5464e37c0b42df91104195e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">extract the top module name <br /></td></tr>
<tr class="separator:a1276720b5464e37c0b42df91104195e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af292546fa5521fcb6c62fbee7fcfc601"><td class="memItemLeft" align="right" valign="top"><a id="af292546fa5521fcb6c62fbee7fcfc601"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#af292546fa5521fcb6c62fbee7fcfc601">check_resolve_modules</a> (verilog_source_tree *source)</td></tr>
<tr class="memdesc:af292546fa5521fcb6c62fbee7fcfc601"><td class="mdescLeft">&#160;</td><td class="mdescRight">check the result of module resolution and update the name_module_map; <br /></td></tr>
<tr class="separator:af292546fa5521fcb6c62fbee7fcfc601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fd80a5668ca1028d9faf4977727895e"><td class="memItemLeft" align="right" valign="top"><a id="a5fd80a5668ca1028d9faf4977727895e"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#a5fd80a5668ca1028d9faf4977727895e">create_module_submodule_map</a> (verilog_source_tree *source)</td></tr>
<tr class="memdesc:a5fd80a5668ca1028d9faf4977727895e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update the modules_to_submodules_map. <br /></td></tr>
<tr class="separator:a5fd80a5668ca1028d9faf4977727895e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:ab05d74a5040a064352bbdf66ba6dea5e"><td class="memItemLeft" align="right" valign="top"><a id="ab05d74a5040a064352bbdf66ba6dea5e"></a>
<a class="el" href="classilang_1_1_verilog_analyzer.html#ad5f7e813c5f7bb8eebbef10e05da775a">path_vec_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#ab05d74a5040a064352bbdf66ba6dea5e">vlg_include_path</a></td></tr>
<tr class="memdesc:ab05d74a5040a064352bbdf66ba6dea5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">include path for all verilog modules <br /></td></tr>
<tr class="separator:ab05d74a5040a064352bbdf66ba6dea5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a203795ec36b9b3679196f0707aad0d62"><td class="memItemLeft" align="right" valign="top"><a id="a203795ec36b9b3679196f0707aad0d62"></a>
<a class="el" href="classilang_1_1_verilog_analyzer.html#ad5f7e813c5f7bb8eebbef10e05da775a">path_vec_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#a203795ec36b9b3679196f0707aad0d62">vlg_src_files</a></td></tr>
<tr class="memdesc:a203795ec36b9b3679196f0707aad0d62"><td class="mdescLeft">&#160;</td><td class="mdescRight">verilog source files <br /></td></tr>
<tr class="separator:a203795ec36b9b3679196f0707aad0d62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0615362ffad94b4b9a5f44771bf1c19a"><td class="memItemLeft" align="right" valign="top"><a id="a0615362ffad94b4b9a5f44771bf1c19a"></a>
std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#a0615362ffad94b4b9a5f44771bf1c19a">top_module_name</a></td></tr>
<tr class="memdesc:a0615362ffad94b4b9a5f44771bf1c19a"><td class="mdescLeft">&#160;</td><td class="mdescRight">top module name <br /></td></tr>
<tr class="separator:a0615362ffad94b4b9a5f44771bf1c19a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7885aeb9bf758afc1ea0d7522de3ae2"><td class="memItemLeft" align="right" valign="top"><a id="ac7885aeb9bf758afc1ea0d7522de3ae2"></a>
<a class="el" href="classilang_1_1_verilog_analyzer.html#a89953f793ad36efe5107cb2ef35988dc">name_module_ast_map_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#ac7885aeb9bf758afc1ea0d7522de3ae2">name_module_map</a></td></tr>
<tr class="memdesc:ac7885aeb9bf758afc1ea0d7522de3ae2"><td class="mdescLeft">&#160;</td><td class="mdescRight">a map from name to module ast <br /></td></tr>
<tr class="separator:ac7885aeb9bf758afc1ea0d7522de3ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29cf4f13e9cea050453bfa1286c3762c"><td class="memItemLeft" align="right" valign="top"><a id="a29cf4f13e9cea050453bfa1286c3762c"></a>
<a class="el" href="classilang_1_1_verilog_analyzer.html#aa89be16931964af5f90ca3c6ac252f80">name_names_map_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#a29cf4f13e9cea050453bfa1286c3762c">module_to_whereuses_map</a></td></tr>
<tr class="memdesc:a29cf4f13e9cea050453bfa1286c3762c"><td class="mdescLeft">&#160;</td><td class="mdescRight">module -&gt; instantiations <br /></td></tr>
<tr class="separator:a29cf4f13e9cea050453bfa1286c3762c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72e8052b0bd371b987892eeeb7d78ea3"><td class="memItemLeft" align="right" valign="top"><a id="a72e8052b0bd371b987892eeeb7d78ea3"></a>
<a class="el" href="classilang_1_1_verilog_analyzer.html#a648804d4b3b593bc03e93468287707d5">name_insts_map_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#a72e8052b0bd371b987892eeeb7d78ea3">modules_to_submodules_map</a></td></tr>
<tr class="memdesc:a72e8052b0bd371b987892eeeb7d78ea3"><td class="mdescLeft">&#160;</td><td class="mdescRight">module -&gt; all sub modules <br /></td></tr>
<tr class="separator:a72e8052b0bd371b987892eeeb7d78ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48b430c69c3d2a918807eed480b794bb"><td class="memItemLeft" align="right" valign="top"><a id="a48b430c69c3d2a918807eed480b794bb"></a>
<a class="el" href="classilang_1_1_verilog_analyzer.html#a69dbe0ca0f4f19f4e3e2b2675ea753a0">name_insts_ast_map_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#a48b430c69c3d2a918807eed480b794bb">modules_to_submodule_inst_ast_map</a></td></tr>
<tr class="memdesc:a48b430c69c3d2a918807eed480b794bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">module -&gt; all sub modules and their instantiation ast <br /></td></tr>
<tr class="separator:a48b430c69c3d2a918807eed480b794bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d3d2973829ce395b91957f0e19dd87c"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#a2d3d2973829ce395b91957f0e19dd87c">top_inst_name</a></td></tr>
<tr class="separator:a2d3d2973829ce395b91957f0e19dd87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-static-attribs"></a>
Static Protected Attributes</h2></td></tr>
<tr class="memitem:a39429b45c7315f1367bc916bdc735c64"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer.html#a39429b45c7315f1367bc916bdc735c64">instance_count</a></td></tr>
<tr class="separator:a39429b45c7315f1367bc916bdc735c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Class for Verilog analysis. </p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="ac53266afe761b9ebf28cacfef432a700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac53266afe761b9ebf28cacfef432a700">&#9670;&nbsp;</a></span>VerilogAnalyzer()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ilang::VerilogAnalyzer::VerilogAnalyzer </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classilang_1_1_verilog_analyzer.html#ad5f7e813c5f7bb8eebbef10e05da775a">path_vec_t</a> &amp;&#160;</td>
          <td class="paramname"><em>include_path</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classilang_1_1_verilog_analyzer.html#ad5f7e813c5f7bb8eebbef10e05da775a">path_vec_t</a> &amp;&#160;</td>
          <td class="paramname"><em>srcs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>top_module_inst_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>optional_top_module</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Analyze a set of file [in] the path to search for include [in] the source files [in] the instance name given to the topmodule </p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a7b9b505c1923c1372c26afa7e1ff95fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b9b505c1923c1372c26afa7e1ff95fe">&#9670;&nbsp;</a></span>find_declaration_of_name()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void* ilang::VerilogAnalyzer::find_declaration_of_name </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>net_name</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Return the declaration of a name, which could be be converted to: ast_module_declaration, ast_net_declaration, ast_reg_declaration, ast_port_declaration </p>

</div>
</div>
<a id="a49b887be70102c94e1de83d4135e67c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49b887be70102c94e1de83d4135e67c3">&#9670;&nbsp;</a></span>get_hierarchy_from_full_name()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ilang::VerilogAnalyzer::get_hierarchy_from_full_name </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>full_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classilang_1_1_verilog_constant_expr_eval.html#a98384478c8c5a16cbe56deb54ac0f737">VerilogConstantExprEval::param_def_hierarchy</a> &amp;&#160;</td>
          <td class="paramname"><em>hier</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ast_module_declaration **&#160;</td>
          <td class="paramname"><em>lowest_level</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get the hierarchy information needed by constant parser returns true if succeed </p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a39429b45c7315f1367bc916bdc735c64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39429b45c7315f1367bc916bdc735c64">&#9670;&nbsp;</a></span>instance_count</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned ilang::VerilogAnalyzer::instance_count</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>static instance count, we must make sure there is only one instance of it at a time o.w. it will mess up w. the C code </p>

</div>
</div>
<a id="a2d3d2973829ce395b91957f0e19dd87c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d3d2973829ce395b91957f0e19dd87c">&#9670;&nbsp;</a></span>top_inst_name</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string ilang::VerilogAnalyzer::top_inst_name</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>we need to know what instance name we would give for the topmodule, inorder to resolve signal names; </p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="verilog__analysis_8h_source.html">verilog_analysis.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
