

================================================================
== Vitis HLS Report for 'merge_1_2_16_128_s'
================================================================
* Date:           Thu Apr 28 15:57:44 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        prueba_booth
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  0.433 us|  0.433 us|  130|  130|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_404_2  |      128|      128|         2|          1|          1|   128|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       36|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       79|    -|
|Register             |        -|     -|       16|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       16|      115|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |it_1_fu_67_p2                     |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln404_fu_73_p2               |      icmp|   0|  0|  11|           8|           9|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  36|          22|          16|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  14|          3|    1|          3|
    |in_V_V_blk_n             |   9|          2|    1|          2|
    |it_reg_56                |   9|          2|    8|         16|
    |out_r_blk_n              |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  79|         17|   14|         31|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  3|   0|    3|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |icmp_ln404_reg_84        |  1|   0|    1|          0|
    |it_reg_56                |  8|   0|    8|          0|
    |start_once_reg           |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 16|   0|   16|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------+-----+-----+------------+----------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  merge<1, 2, 16, 128>|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  merge<1, 2, 16, 128>|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  merge<1, 2, 16, 128>|  return value|
|start_full_n    |   in|    1|  ap_ctrl_hs|  merge<1, 2, 16, 128>|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  merge<1, 2, 16, 128>|  return value|
|ap_continue     |   in|    1|  ap_ctrl_hs|  merge<1, 2, 16, 128>|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  merge<1, 2, 16, 128>|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  merge<1, 2, 16, 128>|  return value|
|start_out       |  out|    1|  ap_ctrl_hs|  merge<1, 2, 16, 128>|  return value|
|start_write     |  out|    1|  ap_ctrl_hs|  merge<1, 2, 16, 128>|  return value|
|out_r_din       |  out|   32|     ap_fifo|                 out_r|       pointer|
|out_r_full_n    |   in|    1|     ap_fifo|                 out_r|       pointer|
|out_r_write     |  out|    1|     ap_fifo|                 out_r|       pointer|
|in_V_V_dout     |   in|   32|     ap_fifo|                in_V_V|       pointer|
|in_V_V_empty_n  |   in|    1|     ap_fifo|                in_V_V|       pointer|
|in_V_V_read     |  out|    1|     ap_fifo|                in_V_V|       pointer|
+----------------+-----+-----+------------+----------------------+--------------+

