

================================================================
== Vitis HLS Report for 'dpu_pack_4_Pipeline_VITIS_LOOP_693_10'
================================================================
* Date:           Thu Dec 29 02:42:47 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.307 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      386|      386|  3.860 us|  3.860 us|  386|  386|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_693_10  |      384|      384|         3|          3|          1|   128|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.02>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sk, void @empty_70, i32 0, i32 0, void @empty_71, i32 4294967295, i32 0, void @empty_71, void @empty_71, void @empty_71, i32 0, i32 0, i32 0, i32 0, void @empty_71, void @empty_71, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%this_5_9_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_5_9_reload"   --->   Operation 8 'read' 'this_5_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc645"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_30 = load i8 %i" [HLS_Final_vitis_src/dpu.cpp:695]   --->   Operation 11 'load' 'i_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.70ns)   --->   "%icmp_ln693 = icmp_eq  i8 %i_30, i8 128" [HLS_Final_vitis_src/dpu.cpp:693]   --->   Operation 13 'icmp' 'icmp_ln693' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.87ns)   --->   "%add_ln693 = add i8 %i_30, i8 1" [HLS_Final_vitis_src/dpu.cpp:693]   --->   Operation 15 'add' 'add_ln693' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln693 = br i1 %icmp_ln693, void %for.inc645.split, void %for.inc648.exitStub" [HLS_Final_vitis_src/dpu.cpp:693]   --->   Operation 16 'br' 'br_ln693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln695 = trunc i8 %i_30" [HLS_Final_vitis_src/dpu.cpp:695]   --->   Operation 17 'trunc' 'trunc_ln695' <Predicate = (!icmp_ln693)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln695, i6 0" [HLS_Final_vitis_src/dpu.cpp:695]   --->   Operation 18 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln693)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%zext_ln695 = zext i13 %shl_ln" [HLS_Final_vitis_src/dpu.cpp:695]   --->   Operation 19 'zext' 'zext_ln695' <Predicate = (!icmp_ln693)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%lshr_ln695 = lshr i8192 %this_5_9_reload_read, i8192 %zext_ln695" [HLS_Final_vitis_src/dpu.cpp:695]   --->   Operation 20 'lshr' 'lshr_ln695' <Predicate = (!icmp_ln693)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%trunc_ln695_1 = trunc i8192 %lshr_ln695" [HLS_Final_vitis_src/dpu.cpp:695]   --->   Operation 21 'trunc' 'trunc_ln695_1' <Predicate = (!icmp_ln693)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.72ns) (out node of the LUT)   --->   "%t = sub i24 524288, i24 %trunc_ln695_1" [HLS_Final_vitis_src/dpu.cpp:695]   --->   Operation 22 'sub' 't' <Predicate = (!icmp_ln693)> <Delay = 1.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln697 = trunc i24 %t" [HLS_Final_vitis_src/dpu.cpp:697]   --->   Operation 23 'trunc' 'trunc_ln697' <Predicate = (!icmp_ln693)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ptr_load = load i32 %ptr" [HLS_Final_vitis_src/dpu.cpp:697]   --->   Operation 24 'load' 'ptr_load' <Predicate = (!icmp_ln693)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln697_1 = trunc i32 %ptr_load" [HLS_Final_vitis_src/dpu.cpp:697]   --->   Operation 25 'trunc' 'trunc_ln697_1' <Predicate = (!icmp_ln693)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln697 = zext i32 %ptr_load" [HLS_Final_vitis_src/dpu.cpp:697]   --->   Operation 26 'zext' 'zext_ln697' <Predicate = (!icmp_ln693)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sk_addr = getelementptr i8 %sk, i64 0, i64 %zext_ln697" [HLS_Final_vitis_src/dpu.cpp:697]   --->   Operation 27 'getelementptr' 'sk_addr' <Predicate = (!icmp_ln693)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.29ns)   --->   "%store_ln697 = store i8 %trunc_ln697, i12 %sk_addr" [HLS_Final_vitis_src/dpu.cpp:697]   --->   Operation 28 'store' 'store_ln697' <Predicate = (!icmp_ln693)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %t, i32 8, i32 15" [HLS_Final_vitis_src/dpu.cpp:698]   --->   Operation 29 'partselect' 'trunc_ln' <Predicate = (!icmp_ln693)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.99ns)   --->   "%add_ln698 = add i12 %trunc_ln697_1, i12 1" [HLS_Final_vitis_src/dpu.cpp:698]   --->   Operation 30 'add' 'add_ln698' <Predicate = (!icmp_ln693)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln698 = zext i12 %add_ln698" [HLS_Final_vitis_src/dpu.cpp:698]   --->   Operation 31 'zext' 'zext_ln698' <Predicate = (!icmp_ln693)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sk_addr_5 = getelementptr i8 %sk, i64 0, i64 %zext_ln698" [HLS_Final_vitis_src/dpu.cpp:698]   --->   Operation 32 'getelementptr' 'sk_addr_5' <Predicate = (!icmp_ln693)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.29ns)   --->   "%store_ln698 = store i8 %trunc_ln, i12 %sk_addr_5" [HLS_Final_vitis_src/dpu.cpp:698]   --->   Operation 33 'store' 'store_ln698' <Predicate = (!icmp_ln693)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %t, i32 16, i32 23" [HLS_Final_vitis_src/dpu.cpp:699]   --->   Operation 34 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln693)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.14ns)   --->   "%add_ln703 = add i32 %ptr_load, i32 5" [HLS_Final_vitis_src/dpu.cpp:703]   --->   Operation 35 'add' 'add_ln703' <Predicate = (!icmp_ln693)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln703 = store i32 %add_ln703, i32 %ptr" [HLS_Final_vitis_src/dpu.cpp:703]   --->   Operation 36 'store' 'store_ln703' <Predicate = (!icmp_ln693)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.46ns)   --->   "%store_ln693 = store i8 %add_ln693, i8 %i" [HLS_Final_vitis_src/dpu.cpp:693]   --->   Operation 37 'store' 'store_ln693' <Predicate = (!icmp_ln693)> <Delay = 0.46>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = (icmp_ln693)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.30>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node t_2)   --->   "%or_ln696 = or i13 %shl_ln, i13 32" [HLS_Final_vitis_src/dpu.cpp:696]   --->   Operation 38 'or' 'or_ln696' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node t_2)   --->   "%zext_ln696 = zext i13 %or_ln696" [HLS_Final_vitis_src/dpu.cpp:696]   --->   Operation 39 'zext' 'zext_ln696' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node t_2)   --->   "%lshr_ln696 = lshr i8192 %this_5_9_reload_read, i8192 %zext_ln696" [HLS_Final_vitis_src/dpu.cpp:696]   --->   Operation 40 'lshr' 'lshr_ln696' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node t_2)   --->   "%trunc_ln696 = trunc i8192 %lshr_ln696" [HLS_Final_vitis_src/dpu.cpp:696]   --->   Operation 41 'trunc' 'trunc_ln696' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.72ns) (out node of the LUT)   --->   "%t_2 = sub i20 524288, i20 %trunc_ln696" [HLS_Final_vitis_src/dpu.cpp:696]   --->   Operation 42 'sub' 't_2' <Predicate = true> <Delay = 1.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.99ns)   --->   "%add_ln699 = add i12 %trunc_ln697_1, i12 2" [HLS_Final_vitis_src/dpu.cpp:699]   --->   Operation 43 'add' 'add_ln699' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln699 = zext i12 %add_ln699" [HLS_Final_vitis_src/dpu.cpp:699]   --->   Operation 44 'zext' 'zext_ln699' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sk_addr_6 = getelementptr i8 %sk, i64 0, i64 %zext_ln699" [HLS_Final_vitis_src/dpu.cpp:699]   --->   Operation 45 'getelementptr' 'sk_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln700 = trunc i20 %t_2" [HLS_Final_vitis_src/dpu.cpp:700]   --->   Operation 46 'trunc' 'trunc_ln700' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln700, i4 0" [HLS_Final_vitis_src/dpu.cpp:700]   --->   Operation 47 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.28ns)   --->   "%or_ln700 = or i8 %shl_ln5, i8 %trunc_ln3" [HLS_Final_vitis_src/dpu.cpp:700]   --->   Operation 48 'or' 'or_ln700' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.29ns)   --->   "%store_ln700 = store i8 %or_ln700, i12 %sk_addr_6" [HLS_Final_vitis_src/dpu.cpp:700]   --->   Operation 49 'store' 'store_ln700' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %t_2, i32 4, i32 11" [HLS_Final_vitis_src/dpu.cpp:701]   --->   Operation 50 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.99ns)   --->   "%add_ln701 = add i12 %trunc_ln697_1, i12 3" [HLS_Final_vitis_src/dpu.cpp:701]   --->   Operation 51 'add' 'add_ln701' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln701 = zext i12 %add_ln701" [HLS_Final_vitis_src/dpu.cpp:701]   --->   Operation 52 'zext' 'zext_ln701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sk_addr_7 = getelementptr i8 %sk, i64 0, i64 %zext_ln701" [HLS_Final_vitis_src/dpu.cpp:701]   --->   Operation 53 'getelementptr' 'sk_addr_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.29ns)   --->   "%store_ln701 = store i8 %trunc_ln4, i12 %sk_addr_7" [HLS_Final_vitis_src/dpu.cpp:701]   --->   Operation 54 'store' 'store_ln701' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %t_2, i32 12, i32 19" [HLS_Final_vitis_src/dpu.cpp:702]   --->   Operation 55 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln693 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [HLS_Final_vitis_src/dpu.cpp:693]   --->   Operation 56 'specloopname' 'specloopname_ln693' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.99ns)   --->   "%add_ln702 = add i12 %trunc_ln697_1, i12 4" [HLS_Final_vitis_src/dpu.cpp:702]   --->   Operation 57 'add' 'add_ln702' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln702 = zext i12 %add_ln702" [HLS_Final_vitis_src/dpu.cpp:702]   --->   Operation 58 'zext' 'zext_ln702' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sk_addr_8 = getelementptr i8 %sk, i64 0, i64 %zext_ln702" [HLS_Final_vitis_src/dpu.cpp:702]   --->   Operation 59 'getelementptr' 'sk_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.29ns)   --->   "%store_ln702 = store i8 %trunc_ln5, i12 %sk_addr_8" [HLS_Final_vitis_src/dpu.cpp:702]   --->   Operation 60 'store' 'store_ln702' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln693 = br void %for.inc645" [HLS_Final_vitis_src/dpu.cpp:693]   --->   Operation 61 'br' 'br_ln693' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.02ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', HLS_Final_vitis_src/dpu.cpp:695) on local variable 'i' [10]  (0 ns)
	'lshr' operation ('lshr_ln695', HLS_Final_vitis_src/dpu.cpp:695) [21]  (0 ns)
	'sub' operation ('t', HLS_Final_vitis_src/dpu.cpp:695) [23]  (1.73 ns)
	'store' operation ('store_ln697', HLS_Final_vitis_src/dpu.cpp:697) of variable 'trunc_ln697', HLS_Final_vitis_src/dpu.cpp:697 on array 'sk' [34]  (1.3 ns)

 <State 2>: 3.31ns
The critical path consists of the following:
	'or' operation ('or_ln696', HLS_Final_vitis_src/dpu.cpp:696) [24]  (0 ns)
	'lshr' operation ('lshr_ln696', HLS_Final_vitis_src/dpu.cpp:696) [26]  (0 ns)
	'sub' operation ('t', HLS_Final_vitis_src/dpu.cpp:696) [28]  (1.73 ns)
	'or' operation ('or_ln700', HLS_Final_vitis_src/dpu.cpp:700) [46]  (0.282 ns)
	'store' operation ('store_ln700', HLS_Final_vitis_src/dpu.cpp:700) of variable 'or_ln700', HLS_Final_vitis_src/dpu.cpp:700 on array 'sk' [47]  (1.3 ns)

 <State 3>: 2.29ns
The critical path consists of the following:
	'add' operation ('add_ln702', HLS_Final_vitis_src/dpu.cpp:702) [54]  (0.996 ns)
	'getelementptr' operation ('sk_addr_8', HLS_Final_vitis_src/dpu.cpp:702) [56]  (0 ns)
	'store' operation ('store_ln702', HLS_Final_vitis_src/dpu.cpp:702) of variable 'trunc_ln5', HLS_Final_vitis_src/dpu.cpp:702 on array 'sk' [57]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
