

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11'
================================================================
* Date:           Sat Nov 19 16:30:34 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        stddev-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2051|     2051|  20.510 us|  20.510 us|  2051|  2051|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_181_10_VITIS_LOOP_182_11  |     2049|     2049|         3|          1|          1|  2048|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      83|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|      51|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      51|     155|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln181_1_fu_196_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln181_fu_168_p2                |         +|   0|  0|  19|          12|           1|
    |add_ln182_fu_244_p2                |         +|   0|  0|  14|           7|           2|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_enable_state1_pp0_iter0_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln181_fu_162_p2               |      icmp|   0|  0|  12|          12|          13|
    |select_ln186_1_fu_202_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln186_fu_188_p3             |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  83|          45|          31|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten20_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_j_11_load              |   9|          2|    7|         14|
    |i_fu_62                                 |   9|          2|    7|         14|
    |indvar_flatten20_fu_66                  |   9|          2|   12|         24|
    |j_11_fu_58                              |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   54|        108|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg         |   1|   0|    1|          0|
    |i_fu_62                                  |   7|   0|    7|          0|
    |indvar_flatten20_fu_66                   |  12|   0|   12|          0|
    |j_11_fu_58                               |   7|   0|    7|          0|
    |reg_file_5_0_addr_reg_295                |   5|   0|   11|          6|
    |reg_file_5_0_addr_reg_295_pp0_iter1_reg  |   5|   0|   11|          6|
    |reg_file_5_1_addr_reg_306                |   5|   0|   11|          6|
    |reg_file_5_1_addr_reg_306_pp0_iter1_reg  |   5|   0|   11|          6|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |  51|   0|   75|         24|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11|  return value|
|grp_fu_162_p_din0      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11|  return value|
|grp_fu_162_p_din1      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11|  return value|
|grp_fu_162_p_dout0     |   in|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11|  return value|
|grp_fu_162_p_ce        |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11|  return value|
|grp_fu_166_p_din0      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11|  return value|
|grp_fu_166_p_din1      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11|  return value|
|grp_fu_166_p_dout0     |   in|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11|  return value|
|grp_fu_166_p_ce        |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11|  return value|
|reg_file_6_1_address0  |  out|   11|   ap_memory|                                          reg_file_6_1|         array|
|reg_file_6_1_ce0       |  out|    1|   ap_memory|                                          reg_file_6_1|         array|
|reg_file_6_1_q0        |   in|   16|   ap_memory|                                          reg_file_6_1|         array|
|reg_file_6_0_address0  |  out|   11|   ap_memory|                                          reg_file_6_0|         array|
|reg_file_6_0_ce0       |  out|    1|   ap_memory|                                          reg_file_6_0|         array|
|reg_file_6_0_q0        |   in|   16|   ap_memory|                                          reg_file_6_0|         array|
|reg_file_5_1_address0  |  out|   11|   ap_memory|                                          reg_file_5_1|         array|
|reg_file_5_1_ce0       |  out|    1|   ap_memory|                                          reg_file_5_1|         array|
|reg_file_5_1_we0       |  out|    1|   ap_memory|                                          reg_file_5_1|         array|
|reg_file_5_1_d0        |  out|   16|   ap_memory|                                          reg_file_5_1|         array|
|reg_file_5_1_address1  |  out|   11|   ap_memory|                                          reg_file_5_1|         array|
|reg_file_5_1_ce1       |  out|    1|   ap_memory|                                          reg_file_5_1|         array|
|reg_file_5_1_q1        |   in|   16|   ap_memory|                                          reg_file_5_1|         array|
|reg_file_5_0_address0  |  out|   11|   ap_memory|                                          reg_file_5_0|         array|
|reg_file_5_0_ce0       |  out|    1|   ap_memory|                                          reg_file_5_0|         array|
|reg_file_5_0_we0       |  out|    1|   ap_memory|                                          reg_file_5_0|         array|
|reg_file_5_0_d0        |  out|   16|   ap_memory|                                          reg_file_5_0|         array|
|reg_file_5_0_address1  |  out|   11|   ap_memory|                                          reg_file_5_0|         array|
|reg_file_5_0_ce1       |  out|    1|   ap_memory|                                          reg_file_5_0|         array|
|reg_file_5_0_q1        |   in|   16|   ap_memory|                                          reg_file_5_0|         array|
+-----------------------+-----+-----+------------+------------------------------------------------------+--------------+

