{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649098126027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649098126033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 04 15:48:45 2022 " "Processing started: Mon Apr 04 15:48:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649098126033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098126033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off placar -c placar " "Command: quartus_map --read_settings_files=on --write_settings_files=off placar -c placar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098126033 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649098126596 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649098126596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador1bt.v 1 1 " "Found 1 design units, including 1 entities, in source file somador1bt.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador1bt " "Found entity 1: somador1bt" {  } { { "somador1bt.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/somador1bt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649098137205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btnsentrada.v 1 1 " "Found 1 design units, including 1 entities, in source file btnsentrada.v" { { "Info" "ISGN_ENTITY_NAME" "1 btnsEntrada " "Found entity 1: btnsEntrada" {  } { { "btnsEntrada.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/btnsEntrada.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649098137208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entradas_soma.v 1 1 " "Found 1 design units, including 1 entities, in source file entradas_soma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Entradas_soma " "Found entity 1: Entradas_soma" {  } { { "Entradas_soma.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649098137210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_subtrator7bts.v 1 1 " "Found 1 design units, including 1 entities, in source file somador_subtrator7bts.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_subtrator7bts " "Found entity 1: somador_subtrator7bts" {  } { { "somador_subtrator7bts.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/somador_subtrator7bts.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649098137213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadordisplay7segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificadordisplay7segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificadorDisplay7Segmentos " "Found entity 1: decodificadorDisplay7Segmentos" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649098137216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137216 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x somador_subtrator7bts.v(8) " "Verilog HDL Implicit Net warning at somador_subtrator7bts.v(8): created implicit net for \"x\"" {  } { { "somador_subtrator7bts.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/somador_subtrator7bts.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649098137217 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decodificadorDisplay7Segmentos " "Elaborating entity \"decodificadorDisplay7Segmentos\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649098137241 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display1Time0 decodificadorDisplay7Segmentos.v(7) " "Verilog HDL Always Construct warning at decodificadorDisplay7Segmentos.v(7): inferring latch(es) for variable \"display1Time0\", which holds its previous value in one or more paths through the always construct" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649098137242 "|decodificadorDisplay7Segmentos"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display2Time0 decodificadorDisplay7Segmentos.v(7) " "Verilog HDL Always Construct warning at decodificadorDisplay7Segmentos.v(7): inferring latch(es) for variable \"display2Time0\", which holds its previous value in one or more paths through the always construct" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649098137242 "|decodificadorDisplay7Segmentos"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display1Time1 decodificadorDisplay7Segmentos.v(7) " "Verilog HDL Always Construct warning at decodificadorDisplay7Segmentos.v(7): inferring latch(es) for variable \"display1Time1\", which holds its previous value in one or more paths through the always construct" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649098137242 "|decodificadorDisplay7Segmentos"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display2Time1 decodificadorDisplay7Segmentos.v(7) " "Verilog HDL Always Construct warning at decodificadorDisplay7Segmentos.v(7): inferring latch(es) for variable \"display2Time1\", which holds its previous value in one or more paths through the always construct" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649098137242 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2Time1\[0\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display2Time1\[0\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137244 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2Time1\[1\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display2Time1\[1\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137244 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2Time1\[2\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display2Time1\[2\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137245 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2Time1\[3\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display2Time1\[3\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137245 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2Time1\[4\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display2Time1\[4\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137245 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2Time1\[5\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display2Time1\[5\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137245 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2Time1\[6\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display2Time1\[6\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137245 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2Time1\[7\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display2Time1\[7\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137245 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2Time1\[8\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display2Time1\[8\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137245 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2Time1\[9\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display2Time1\[9\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137245 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2Time1\[10\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display2Time1\[10\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137245 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1Time1\[0\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display1Time1\[0\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137245 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1Time1\[1\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display1Time1\[1\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137245 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1Time1\[2\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display1Time1\[2\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137245 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1Time1\[3\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display1Time1\[3\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137245 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1Time1\[4\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display1Time1\[4\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137246 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1Time1\[5\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display1Time1\[5\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137246 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1Time1\[6\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display1Time1\[6\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137246 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1Time1\[7\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display1Time1\[7\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137246 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1Time1\[8\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display1Time1\[8\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137246 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1Time1\[9\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display1Time1\[9\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137246 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1Time1\[10\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display1Time1\[10\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137246 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2Time0\[0\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display2Time0\[0\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137246 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2Time0\[1\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display2Time0\[1\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137246 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2Time0\[2\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display2Time0\[2\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137246 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2Time0\[3\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display2Time0\[3\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137246 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2Time0\[4\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display2Time0\[4\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137246 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2Time0\[5\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display2Time0\[5\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137246 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2Time0\[6\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display2Time0\[6\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137246 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2Time0\[7\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display2Time0\[7\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137246 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2Time0\[8\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display2Time0\[8\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137246 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2Time0\[9\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display2Time0\[9\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137246 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2Time0\[10\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display2Time0\[10\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137246 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1Time0\[0\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display1Time0\[0\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137246 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1Time0\[1\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display1Time0\[1\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137246 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1Time0\[2\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display1Time0\[2\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137247 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1Time0\[3\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display1Time0\[3\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137247 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1Time0\[4\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display1Time0\[4\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137247 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1Time0\[5\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display1Time0\[5\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137247 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1Time0\[6\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display1Time0\[6\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137247 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1Time0\[7\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display1Time0\[7\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137247 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1Time0\[8\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display1Time0\[8\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137247 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1Time0\[9\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display1Time0\[9\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137247 "|decodificadorDisplay7Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1Time0\[10\] decodificadorDisplay7Segmentos.v(7) " "Inferred latch for \"display1Time0\[10\]\" at decodificadorDisplay7Segmentos.v(7)" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137247 "|decodificadorDisplay7Segmentos"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display1Time0\[0\] VCC " "Pin \"display1Time0\[0\]\" is stuck at VCC" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display1Time0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1Time0\[1\] GND " "Pin \"display1Time0\[1\]\" is stuck at GND" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display1Time0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1Time0\[2\] GND " "Pin \"display1Time0\[2\]\" is stuck at GND" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display1Time0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1Time0\[3\] GND " "Pin \"display1Time0\[3\]\" is stuck at GND" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display1Time0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1Time0\[4\] GND " "Pin \"display1Time0\[4\]\" is stuck at GND" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display1Time0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1Time0\[5\] GND " "Pin \"display1Time0\[5\]\" is stuck at GND" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display1Time0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1Time0\[6\] GND " "Pin \"display1Time0\[6\]\" is stuck at GND" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display1Time0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1Time0\[7\] VCC " "Pin \"display1Time0\[7\]\" is stuck at VCC" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display1Time0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1Time0\[8\] VCC " "Pin \"display1Time0\[8\]\" is stuck at VCC" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display1Time0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1Time0\[9\] VCC " "Pin \"display1Time0\[9\]\" is stuck at VCC" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display1Time0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1Time0\[10\] GND " "Pin \"display1Time0\[10\]\" is stuck at GND" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display1Time0[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2Time0\[0\] VCC " "Pin \"display2Time0\[0\]\" is stuck at VCC" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display2Time0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2Time0\[1\] GND " "Pin \"display2Time0\[1\]\" is stuck at GND" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display2Time0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2Time0\[2\] GND " "Pin \"display2Time0\[2\]\" is stuck at GND" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display2Time0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2Time0\[3\] GND " "Pin \"display2Time0\[3\]\" is stuck at GND" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display2Time0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2Time0\[4\] GND " "Pin \"display2Time0\[4\]\" is stuck at GND" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display2Time0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2Time0\[5\] GND " "Pin \"display2Time0\[5\]\" is stuck at GND" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display2Time0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2Time0\[6\] GND " "Pin \"display2Time0\[6\]\" is stuck at GND" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display2Time0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2Time0\[7\] VCC " "Pin \"display2Time0\[7\]\" is stuck at VCC" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display2Time0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2Time0\[8\] VCC " "Pin \"display2Time0\[8\]\" is stuck at VCC" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display2Time0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2Time0\[9\] GND " "Pin \"display2Time0\[9\]\" is stuck at GND" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display2Time0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2Time0\[10\] VCC " "Pin \"display2Time0\[10\]\" is stuck at VCC" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display2Time0[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1Time1\[0\] VCC " "Pin \"display1Time1\[0\]\" is stuck at VCC" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display1Time1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1Time1\[1\] GND " "Pin \"display1Time1\[1\]\" is stuck at GND" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display1Time1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1Time1\[2\] GND " "Pin \"display1Time1\[2\]\" is stuck at GND" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display1Time1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1Time1\[3\] GND " "Pin \"display1Time1\[3\]\" is stuck at GND" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display1Time1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1Time1\[4\] GND " "Pin \"display1Time1\[4\]\" is stuck at GND" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display1Time1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1Time1\[5\] GND " "Pin \"display1Time1\[5\]\" is stuck at GND" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display1Time1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1Time1\[6\] GND " "Pin \"display1Time1\[6\]\" is stuck at GND" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display1Time1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1Time1\[7\] VCC " "Pin \"display1Time1\[7\]\" is stuck at VCC" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display1Time1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1Time1\[8\] GND " "Pin \"display1Time1\[8\]\" is stuck at GND" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display1Time1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1Time1\[9\] VCC " "Pin \"display1Time1\[9\]\" is stuck at VCC" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display1Time1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1Time1\[10\] VCC " "Pin \"display1Time1\[10\]\" is stuck at VCC" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display1Time1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2Time1\[0\] GND " "Pin \"display2Time1\[0\]\" is stuck at GND" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display2Time1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2Time1\[1\] GND " "Pin \"display2Time1\[1\]\" is stuck at GND" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display2Time1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2Time1\[2\] VCC " "Pin \"display2Time1\[2\]\" is stuck at VCC" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display2Time1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2Time1\[3\] GND " "Pin \"display2Time1\[3\]\" is stuck at GND" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display2Time1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2Time1\[4\] GND " "Pin \"display2Time1\[4\]\" is stuck at GND" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display2Time1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2Time1\[5\] GND " "Pin \"display2Time1\[5\]\" is stuck at GND" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display2Time1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2Time1\[6\] GND " "Pin \"display2Time1\[6\]\" is stuck at GND" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display2Time1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2Time1\[7\] GND " "Pin \"display2Time1\[7\]\" is stuck at GND" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display2Time1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2Time1\[8\] VCC " "Pin \"display2Time1\[8\]\" is stuck at VCC" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display2Time1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2Time1\[9\] VCC " "Pin \"display2Time1\[9\]\" is stuck at VCC" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display2Time1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2Time1\[10\] VCC " "Pin \"display2Time1\[10\]\" is stuck at VCC" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649098137405 "|decodificadorDisplay7Segmentos|display2Time1[10]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1649098137405 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pontos\[0\] " "No output dependent on input pin \"pontos\[0\]\"" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649098137414 "|decodificadorDisplay7Segmentos|pontos[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pontos\[1\] " "No output dependent on input pin \"pontos\[1\]\"" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649098137414 "|decodificadorDisplay7Segmentos|pontos[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pontos\[2\] " "No output dependent on input pin \"pontos\[2\]\"" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649098137414 "|decodificadorDisplay7Segmentos|pontos[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pontos\[3\] " "No output dependent on input pin \"pontos\[3\]\"" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649098137414 "|decodificadorDisplay7Segmentos|pontos[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pontos\[4\] " "No output dependent on input pin \"pontos\[4\]\"" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649098137414 "|decodificadorDisplay7Segmentos|pontos[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pontos\[5\] " "No output dependent on input pin \"pontos\[5\]\"" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649098137414 "|decodificadorDisplay7Segmentos|pontos[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pontos\[6\] " "No output dependent on input pin \"pontos\[6\]\"" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649098137414 "|decodificadorDisplay7Segmentos|pontos[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "timeBasquete " "No output dependent on input pin \"timeBasquete\"" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649098137414 "|decodificadorDisplay7Segmentos|timeBasquete"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1649098137414 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649098137414 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649098137414 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649098137414 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649098137454 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 04 15:48:57 2022 " "Processing ended: Mon Apr 04 15:48:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649098137454 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649098137454 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649098137454 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649098137454 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1649098138822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649098138828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 04 15:48:58 2022 " "Processing started: Mon Apr 04 15:48:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649098138828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1649098138828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off placar -c placar " "Command: quartus_fit --read_settings_files=off --write_settings_files=off placar -c placar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1649098138828 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1649098138977 ""}
{ "Info" "0" "" "Project  = placar" {  } {  } 0 0 "Project  = placar" 0 0 "Fitter" 0 0 1649098138978 ""}
{ "Info" "0" "" "Revision = placar" {  } {  } 0 0 "Revision = placar" 0 0 "Fitter" 0 0 1649098138978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1649098139045 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1649098139045 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "placar EPM570T100C5 " "Selected device EPM570T100C5 for design \"placar\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1649098139048 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649098139100 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649098139100 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1649098139133 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1649098139141 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Device EPM240T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649098139384 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649098139384 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649098139384 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649098139384 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649098139384 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1649098139384 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "52 52 " "No exact pin location assignment(s) for 52 pins of 52 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1649098139399 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "placar.sdc " "Synopsys Design Constraints File file not found: 'placar.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1649098139418 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1649098139418 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1649098139418 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1649098139419 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1649098139419 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1649098139419 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1649098139419 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1649098139419 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649098139420 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649098139420 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1649098139423 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1649098139424 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1649098139424 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1649098139429 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1649098139434 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1649098139434 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1649098139434 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1649098139434 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "52 unused 3.3V 8 44 0 " "Number of I/O pins in group: 52 (unused VREF, 3.3V VCCIO, 8 input, 44 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1649098139435 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1649098139435 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1649098139435 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 36 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649098139435 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 40 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649098139435 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1649098139435 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1649098139435 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649098139447 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1649098139450 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1649098139534 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649098139548 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1649098139549 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1649098139584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649098139584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1649098139593 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "C:/Users/silas/Documents/Quartus/PBL01/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 12 { 0 ""} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1649098139639 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1649098139639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1649098139646 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1649098139646 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1649098139646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649098139647 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1649098139655 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649098139660 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1649098139683 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/silas/Documents/Quartus/PBL01/output_files/placar.fit.smsg " "Generated suppressed messages file C:/Users/silas/Documents/Quartus/PBL01/output_files/placar.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1649098139712 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5308 " "Peak virtual memory: 5308 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649098139740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 04 15:48:59 2022 " "Processing ended: Mon Apr 04 15:48:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649098139740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649098139740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649098139740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1649098139740 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1649098140669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649098140675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 04 15:49:00 2022 " "Processing started: Mon Apr 04 15:49:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649098140675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1649098140675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off placar -c placar " "Command: quartus_asm --read_settings_files=off --write_settings_files=off placar -c placar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1649098140675 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1649098140904 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1649098140934 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1649098140941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649098141067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 04 15:49:01 2022 " "Processing ended: Mon Apr 04 15:49:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649098141067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649098141067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649098141067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1649098141067 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1649098141669 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1649098142185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649098142190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 04 15:49:01 2022 " "Processing started: Mon Apr 04 15:49:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649098142190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1649098142190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta placar -c placar " "Command: quartus_sta placar -c placar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1649098142190 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1649098142319 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1649098142568 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1649098142568 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649098142608 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649098142608 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1649098142658 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1649098142677 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "placar.sdc " "Synopsys Design Constraints File file not found: 'placar.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1649098142703 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1649098142703 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1649098142703 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1649098142703 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1649098142704 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1649098142722 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649098142725 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1649098142727 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649098142730 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649098142732 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649098142735 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649098142737 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649098142739 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1649098142741 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649098142749 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649098142750 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649098142779 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 04 15:49:02 2022 " "Processing ended: Mon Apr 04 15:49:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649098142779 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649098142779 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649098142779 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1649098142779 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 71 s " "Quartus Prime Full Compilation was successful. 0 errors, 71 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1649098143366 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649098149308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649098149312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 04 15:49:09 2022 " "Processing started: Mon Apr 04 15:49:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649098149312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1649098149312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp placar -c placar --netlist_type=sgate " "Command: quartus_npp placar -c placar --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1649098149312 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1649098149451 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4540 " "Peak virtual memory: 4540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649098149457 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 04 15:49:09 2022 " "Processing ended: Mon Apr 04 15:49:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649098149457 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649098149457 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649098149457 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1649098149457 ""}
