
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.125425                       # Number of seconds simulated
sim_ticks                                125424817497                       # Number of ticks simulated
final_tick                               1267060153128                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  94222                       # Simulator instruction rate (inst/s)
host_op_rate                                   121401                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3395694                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906136                       # Number of bytes of host memory used
host_seconds                                 36936.43                       # Real time elapsed on the host
sim_insts                                  3480232209                       # Number of instructions simulated
sim_ops                                    4484116855                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1636480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       729600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1103744                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3474944                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1436928                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1436928                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12785                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5700                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8623                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 27148                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11226                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11226                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14287                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13047498                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14287                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      5817031                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        12246                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8800045                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                27705394                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14287                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14287                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        12246                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              40821                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11456489                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11456489                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11456489                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14287                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13047498                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14287                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      5817031                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        12246                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8800045                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               39161883                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               150570010                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22329881                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19568450                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1744753                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11023404                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10771319                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1554125                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54209                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117703394                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124102287                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22329881                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12325444                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25250554                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5714374                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1929555                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13416148                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1098394                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148842952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.948699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.318229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123592398     83.04%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1271742      0.85%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2324380      1.56%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1951282      1.31%     86.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3565248      2.40%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3858928      2.59%     91.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          844984      0.57%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          664677      0.45%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10769313      7.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148842952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.148302                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.824217                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116787990                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3037723                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25037581                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25380                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3954270                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2401924                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     140101816                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3954270                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117257956                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1419586                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       784551                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24581675                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       844907                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139103826                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89993                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       508875                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184749663                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    631174944                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    631174944                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35853452                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19852                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9931                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2681097                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23159764                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4494073                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82204                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1001527                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137477811                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19853                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129092013                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       104728                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22921391                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49294336                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148842952                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.867303                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.478449                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95119983     63.91%     63.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21882052     14.70%     78.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10975451      7.37%     85.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7208159      4.84%     90.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7511901      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3884410      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1744342      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       434356      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82298      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148842952                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         323717     59.67%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        138081     25.45%     85.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80719     14.88%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101922223     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1081989      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21616733     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4461147      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129092013                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.857355                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             542517                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004203                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407674219                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160419360                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126163669                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129634530                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       241135                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4229693                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          305                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       140718                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3954270                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         933662                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        51824                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137497664                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        50788                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23159764                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4494073                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9931                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34249                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          209                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          305                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       838946                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1042699                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1881645                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127701697                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21281805                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1390312                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25742751                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19665808                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4460946                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.848122                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126276456                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126163669                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72874982                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        173106973                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.837907                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.420982                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23887001                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1749513                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144888682                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.784130                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.660087                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102680049     70.87%     70.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16390545     11.31%     82.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11836403      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2644935      1.83%     92.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3015031      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1067008      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4458564      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       902291      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1893856      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144888682                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1893856                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280493416                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278951555                       # The number of ROB writes
system.switch_cpus0.timesIdled                  39983                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1727058                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.505700                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.505700                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.664143                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.664143                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590711390                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165765848                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146876091                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               150570010                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25263582                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20486066                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2156051                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10195115                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9707065                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2716297                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        99352                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    110279068                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             138175086                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25263582                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12423362                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30405554                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7035676                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2824388                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12883009                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1693146                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    148361138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.139954                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.544002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117955584     79.51%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2137758      1.44%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3916902      2.64%     83.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3552125      2.39%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2273693      1.53%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1841783      1.24%     88.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1073776      0.72%     89.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1125557      0.76%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14483960      9.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    148361138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167786                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.917680                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       109164317                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4285413                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         30012280                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        50680                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4848447                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4370719                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3666                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     167189431                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        28841                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4848447                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       110046832                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1130094                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1909095                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29159763                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1266905                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     165325852                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        237538                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       548544                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    233832161                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    769874719                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    769874719                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    185007347                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48824812                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36431                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18216                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4558906                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15681437                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7774182                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        88438                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1742637                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         162205495                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36432                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150672200                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       168773                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28532359                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     62754334                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    148361138                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.015577                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.560805                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     85264865     57.47%     57.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25953840     17.49%     74.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13651737      9.20%     84.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7900325      5.33%     89.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8744157      5.89%     95.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3240476      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2879682      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       551637      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       174419      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    148361138                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         601016     68.65%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        125908     14.38%     83.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       148555     16.97%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126880066     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2132119      1.42%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18215      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13906188      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7735612      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150672200                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.000679                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             875479                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005810                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    450749790                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    190774514                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147368865                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151547679                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       291080                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3620970                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          228                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       134189                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4848447                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         733158                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       111153                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    162241928                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        63313                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15681437                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7774182                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18216                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         96358                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          228                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1199139                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1207811                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2406950                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148192028                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13354372                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2480172                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21089579                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21085711                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7735207                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.984207                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147503512                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147368865                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85982067                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        241531557                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.978740                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.355987                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107748128                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    132669487                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29572934                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36432                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2179711                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    143512691                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.924444                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694485                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88937343     61.97%     61.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25285122     17.62%     79.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12558072      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4268674      2.97%     91.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5263073      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1840306      1.28%     96.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1299044      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1074343      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2986714      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    143512691                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107748128                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     132669487                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19700459                       # Number of memory references committed
system.switch_cpus1.commit.loads             12060467                       # Number of loads committed
system.switch_cpus1.commit.membars              18216                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19149659                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        119524785                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2736357                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2986714                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           302768398                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          329333479                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45026                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2208872                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107748128                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            132669487                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107748128                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.397426                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.397426                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.715602                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.715602                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       667258027                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      206262330                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      155793840                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36432                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               150570010                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23426816                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19314481                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2081140                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9422578                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8971315                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2452109                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        91805                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    113881932                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             128724627                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23426816                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11423424                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26887138                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6191183                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3299193                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13212549                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1722172                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    148143609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.066601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.487032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       121256471     81.85%     81.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1396899      0.94%     82.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1983809      1.34%     84.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2589476      1.75%     85.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2908673      1.96%     87.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2167083      1.46%     89.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1249446      0.84%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1823662      1.23%     91.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12768090      8.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    148143609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.155588                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.854915                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       112624410                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4978165                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         26404050                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        61868                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4075115                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3740004                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     155271260                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1277                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4075115                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       113409232                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1109265                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2464695                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25684051                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1401250                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     154244169                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          753                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        281691                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       579892                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          570                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    215093549                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    720611485                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    720611485                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175538184                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        39555325                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40647                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        23511                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4234483                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14639870                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7611962                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       125639                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1660698                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         149933316                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        40630                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        140188570                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27366                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21763551                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     51513703                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6358                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    148143609                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.946302                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.506267                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     88843710     59.97%     59.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23875474     16.12%     76.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13218255      8.92%     85.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8538218      5.76%     90.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7843088      5.29%     96.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3124792      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1896381      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       542194      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       261497      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    148143609                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          67365     22.75%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         98749     33.35%     56.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       129946     43.89%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    117693443     83.95%     83.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2145828      1.53%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17136      0.01%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12778030      9.11%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7554133      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     140188570                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.931052                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             296060                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002112                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    428844171                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    171737845                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    137531338                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     140484630                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       343364                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3056127                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          124                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          348                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       187778                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           53                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4075115                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         841961                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       113697                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    149973946                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1435537                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14639870                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7611962                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        23494                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         86543                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          348                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1220551                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1181226                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2401777                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    138312842                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12604625                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1875724                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20157285                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19376216                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7552660                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.918595                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             137531638                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            137531338                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         80561825                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        218886332                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.913405                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368053                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102806460                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126352791                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     23630078                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34272                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2115271                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    144068494                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.877033                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.683998                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     92853128     64.45%     64.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24625534     17.09%     81.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9669718      6.71%     88.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4977265      3.45%     91.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4342414      3.01%     94.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2085201      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1805747      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       850013      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2859474      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    144068494                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102806460                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126352791                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19007923                       # Number of memory references committed
system.switch_cpus2.commit.loads             11583739                       # Number of loads committed
system.switch_cpus2.commit.membars              17136                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18122659                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113889128                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2578149                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2859474                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           291191889                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          304040915                       # The number of ROB writes
system.switch_cpus2.timesIdled                  47745                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2426401                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102806460                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126352791                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102806460                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.464597                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.464597                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.682782                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.682782                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       623233494                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190810373                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      145483556                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34272                       # number of misc regfile writes
system.l2.replacements                          27149                       # number of replacements
system.l2.tagsinuse                      32767.983453                       # Cycle average of tags in use
system.l2.total_refs                           980426                       # Total number of references to valid blocks.
system.l2.sampled_refs                          59917                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.363069                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           921.186628                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.605134                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5994.223694                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.659576                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2694.559462                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.833645                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   4028.847131                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           7617.392901                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5084.584302                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6393.090979                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.028112                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000324                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.182929                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000386                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.082231                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000331                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.122951                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.232464                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.155169                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.195102                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        36751                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        36161                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        45079                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  117991                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            45446                       # number of Writeback hits
system.l2.Writeback_hits::total                 45446                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        36751                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        36161                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        45079                       # number of demand (read+write) hits
system.l2.demand_hits::total                   117991                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        36751                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        36161                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        45079                       # number of overall hits
system.l2.overall_hits::total                  117991                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        12785                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         5700                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         8620                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 27145                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        12785                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         5700                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         8623                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27148                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        12785                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         5700                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         8623                       # number of overall misses
system.l2.overall_misses::total                 27148                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      3150797                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2661599869                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2655869                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1234950141                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2166595                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1800956100                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5705479371                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       533623                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        533623                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      3150797                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2661599869                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2655869                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1234950141                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2166595                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1801489723                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5706012994                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      3150797                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2661599869                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2655869                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1234950141                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2166595                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1801489723                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5706012994                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49536                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        41861                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        53699                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              145136                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        45446                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             45446                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49536                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        41861                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        53702                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               145139                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49536                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        41861                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        53702                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              145139                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.258095                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.136165                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.160524                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.187031                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.258095                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.136165                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.160571                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.187048                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.258095                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.136165                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.160571                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.187048                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 225056.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 208181.452405                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 189704.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 216657.919474                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 180549.583333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 208927.621810                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 210185.277989                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 177874.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 177874.333333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 225056.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 208181.452405                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 189704.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 216657.919474                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 180549.583333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 208916.818161                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 210181.707455                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 225056.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 208181.452405                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 189704.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 216657.919474                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 180549.583333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 208916.818161                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 210181.707455                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11226                       # number of writebacks
system.l2.writebacks::total                     11226                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        12785                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         5700                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         8620                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            27145                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        12785                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         5700                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         8623                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             27148                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        12785                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         5700                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         8623                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27148                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2335640                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1916497735                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1840528                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    903026964                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1467782                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1298531384                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4123700033                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       359116                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       359116                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2335640                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1916497735                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1840528                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    903026964                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1467782                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1298890500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4124059149                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2335640                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1916497735                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1840528                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    903026964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1467782                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1298890500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4124059149                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.258095                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.136165                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.160524                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.187031                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.258095                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.136165                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.160571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.187048                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.258095                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.136165                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.160571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.187048                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 166831.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 149902.052014                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 131466.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 158425.783158                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 122315.166667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 150641.691879                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 151913.797495                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 119705.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 119705.333333                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 166831.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 149902.052014                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 131466.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 158425.783158                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 122315.166667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 150630.928911                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 151910.238286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 166831.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 149902.052014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 131466.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 158425.783158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 122315.166667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 150630.928911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 151910.238286                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.990169                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013448245                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873286.959335                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.990169                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022420                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866971                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13416131                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13416131                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13416131                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13416131                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13416131                       # number of overall hits
system.cpu0.icache.overall_hits::total       13416131                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4037772                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4037772                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4037772                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4037772                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4037772                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4037772                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13416148                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13416148                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13416148                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13416148                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13416148                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13416148                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       237516                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       237516                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       237516                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       237516                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       237516                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       237516                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3267397                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3267397                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3267397                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3267397                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3267397                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3267397                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 233385.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 233385.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 233385.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 233385.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 233385.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 233385.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49536                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245037962                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49792                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4921.231563                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.323283                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.676717                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825482                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174518                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19255201                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19255201                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9931                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9931                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23588693                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23588693                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23588693                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23588693                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       182248                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       182248                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       182248                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        182248                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       182248                       # number of overall misses
system.cpu0.dcache.overall_misses::total       182248                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  21954407456                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  21954407456                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  21954407456                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  21954407456                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  21954407456                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  21954407456                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19437449                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19437449                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23770941                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23770941                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23770941                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23770941                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009376                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009376                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007667                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007667                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007667                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007667                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 120464.463017                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 120464.463017                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 120464.463017                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 120464.463017                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 120464.463017                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 120464.463017                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11005                       # number of writebacks
system.cpu0.dcache.writebacks::total            11005                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       132712                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       132712                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       132712                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       132712                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       132712                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       132712                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49536                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49536                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49536                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49536                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49536                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49536                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5170893457                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5170893457                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5170893457                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5170893457                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5170893457                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5170893457                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002084                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002084                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002084                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002084                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 104386.576571                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 104386.576571                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 104386.576571                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 104386.576571                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 104386.576571                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 104386.576571                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997215                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1097522678                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2370459.347732                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997215                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12882994                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12882994                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12882994                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12882994                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12882994                       # number of overall hits
system.cpu1.icache.overall_hits::total       12882994                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3149550                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3149550                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3149550                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3149550                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3149550                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3149550                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12883009                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12883009                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12883009                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12883009                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12883009                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12883009                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       209970                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       209970                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       209970                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       209970                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       209970                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       209970                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2773535                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2773535                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2773535                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2773535                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2773535                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2773535                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 198109.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 198109.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 198109.642857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 198109.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 198109.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 198109.642857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 41861                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               182242464                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 42117                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4327.052354                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.645707                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.354293                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908772                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091228                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10045452                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10045452                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7604138                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7604138                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18216                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18216                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18216                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18216                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17649590                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17649590                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17649590                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17649590                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       126803                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       126803                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       126803                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        126803                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       126803                       # number of overall misses
system.cpu1.dcache.overall_misses::total       126803                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13991590944                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13991590944                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13991590944                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13991590944                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13991590944                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13991590944                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10172255                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10172255                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7604138                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7604138                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18216                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18216                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17776393                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17776393                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17776393                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17776393                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012466                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012466                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007133                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007133                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007133                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007133                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 110341.166565                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110341.166565                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 110341.166565                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 110341.166565                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 110341.166565                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 110341.166565                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9583                       # number of writebacks
system.cpu1.dcache.writebacks::total             9583                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        84942                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        84942                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        84942                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        84942                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        84942                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        84942                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        41861                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        41861                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        41861                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        41861                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        41861                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        41861                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3641185207                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3641185207                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3641185207                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3641185207                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3641185207                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3641185207                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004115                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004115                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002355                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002355                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002355                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002355                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 86982.757388                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86982.757388                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 86982.757388                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86982.757388                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 86982.757388                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86982.757388                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               494.997332                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1098265729                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2218718.644444                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    11.997332                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.019226                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.793265                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13212534                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13212534                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13212534                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13212534                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13212534                       # number of overall hits
system.cpu2.icache.overall_hits::total       13212534                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2680151                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2680151                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2680151                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2680151                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2680151                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2680151                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13212549                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13212549                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13212549                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13212549                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13212549                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13212549                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 178676.733333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 178676.733333                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 178676.733333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 178676.733333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 178676.733333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 178676.733333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           12                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           12                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           12                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2266795                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2266795                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2266795                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2266795                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2266795                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2266795                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 188899.583333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 188899.583333                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 188899.583333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 188899.583333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 188899.583333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 188899.583333                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 53702                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               185888174                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 53958                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3445.053078                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.719072                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.280928                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.912965                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.087035                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9385615                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9385615                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7386069                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7386069                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18175                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18175                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17136                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17136                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16771684                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16771684                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16771684                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16771684                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       155121                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       155121                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2859                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2859                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       157980                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        157980                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       157980                       # number of overall misses
system.cpu2.dcache.overall_misses::total       157980                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  16898468080                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  16898468080                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    467648600                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    467648600                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  17366116680                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  17366116680                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  17366116680                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  17366116680                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9540736                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9540736                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7388928                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7388928                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17136                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17136                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16929664                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16929664                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16929664                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16929664                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.016259                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016259                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000387                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000387                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009332                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009332                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009332                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009332                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 108937.333308                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 108937.333308                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 163570.689052                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 163570.689052                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 109926.045575                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 109926.045575                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 109926.045575                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 109926.045575                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       747629                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 124604.833333                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        24858                       # number of writebacks
system.cpu2.dcache.writebacks::total            24858                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       101422                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       101422                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2856                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2856                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       104278                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       104278                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       104278                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       104278                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        53699                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        53699                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        53702                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        53702                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        53702                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        53702                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4829585561                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4829585561                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       558523                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       558523                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4830144084                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4830144084                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4830144084                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4830144084                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005628                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005628                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003172                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003172                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003172                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003172                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89938.091231                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89938.091231                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 186174.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 186174.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 89943.467357                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89943.467357                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 89943.467357                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89943.467357                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
