$date
	Sun Aug 17 22:03:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module registerFile_tb $end
$var wire 32 ! rd2 [31:0] $end
$var wire 32 " rd1 [31:0] $end
$var reg 1 # clk $end
$var reg 5 $ rr1 [4:0] $end
$var reg 5 % rr2 [4:0] $end
$var reg 32 & wd [31:0] $end
$var reg 1 ' we $end
$var reg 5 ( wr [4:0] $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 5 ) rr1 [4:0] $end
$var wire 5 * rr2 [4:0] $end
$var wire 32 + wd [31:0] $end
$var wire 1 ' we $end
$var wire 5 , wr [4:0] $end
$var wire 32 - rd2 [31:0] $end
$var wire 32 . rd1 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
0'
b0 &
b0 %
b0 $
0#
b0 "
b0 !
$end
#5
1#
#10
0#
#15
1#
#20
0#
1'
b11011110101011011011111011101111 &
b11011110101011011011111011101111 +
b1010 (
b1010 ,
#25
1#
#30
bx !
bx -
b11011110101011011011111011101111 "
b11011110101011011011111011101111 .
0#
b1011 %
b1011 *
b1010 $
b1010 )
0'
#35
1#
#40
b11011110101011011011111011101111 !
b11011110101011011011111011101111 -
b0 "
b0 .
0#
b1010 %
b1010 *
b0 $
b0 )
#45
1#
#50
0#
1'
b10010001101000101011001111000 &
b10010001101000101011001111000 +
b0 (
b0 ,
#55
1#
#60
0#
0'
#65
1#
#70
0#
1'
b11111010110011101100101011111110 &
b11111010110011101100101011111110 +
b10100 (
b10100 ,
#75
1#
#80
b11111010110011101100101011111110 "
b11111010110011101100101011111110 .
0#
b10100 $
b10100 )
0'
#85
1#
#90
0#
