INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PC-07/Desktop/2023775/and_gate/and_gate.srcs/sim_1/new/and_gate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_gate_tb
