#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Dec  6 03:53:17 2020
# Process ID: 26324
# Current directory: C:/Users/nom_n/Desktop/XO_Game
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11508 C:\Users\nom_n\Desktop\XO_Game\FinalProject_XOgame.xpr
# Log file: C:/Users/nom_n/Desktop/XO_Game/vivado.log
# Journal file: C:/Users/nom_n/Desktop/XO_Game\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.xpr
INFO: [Project 1-313] Project file moved from 'D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Dec  6 03:58:52 2020] Launched synth_1...
Run output will be captured here: C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/synth_1/runme.log
[Sun Dec  6 03:58:52 2020] Launched impl_1...
Run output will be captured here: C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37CFBA
set_property PROGRAM.FILE {C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/impl_1/topModule.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/impl_1/topModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Dec  6 04:02:52 2020] Launched synth_1...
Run output will be captured here: C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/synth_1/runme.log
[Sun Dec  6 04:02:52 2020] Launched impl_1...
Run output will be captured here: C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2450.266 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 439 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 3127.078 ; gain = 0.000
open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 3127.078 ; gain = 934.988
INFO: [Common 17-344] 'open_run' was cancelled
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/impl_1/topModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A37CFBA
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Dec  6 04:06:01 2020] Launched synth_1...
Run output will be captured here: C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/synth_1/runme.log
[Sun Dec  6 04:06:01 2020] Launched impl_1...
Run output will be captured here: C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37CFBA
set_property PROGRAM.FILE {C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/impl_1/topModule.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/impl_1/topModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A37CFBA
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Dec  6 04:13:11 2020] Launched synth_1...
Run output will be captured here: C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/synth_1/runme.log
[Sun Dec  6 04:13:11 2020] Launched impl_1...
Run output will be captured here: C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37CFBA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/impl_1/topModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A37CFBA
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Dec  6 04:16:01 2020] Launched synth_1...
Run output will be captured here: C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/synth_1/runme.log
[Sun Dec  6 04:16:01 2020] Launched impl_1...
Run output will be captured here: C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37CFBA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/impl_1/topModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/VGA_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/clock_25mHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_25mHz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createCircleSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module createCircleSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createCrossSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module createCrossSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createSquare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module createSquare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module createTable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/text_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/topModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.sim/sim_1/behav/xsim'
"xelab -wto 0bc875bf54fa48869e07d0694a159533 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 0bc875bf54fa48869e07d0694a159533 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:20]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:21]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:22]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:25]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createCrossSign.v:11]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'width' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/text_test.v:12]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_25mHz
Compiling module xil_defaultlib.createSquare
Compiling module xil_defaultlib.createCrossSign
Compiling module xil_defaultlib.text_test
Compiling module xil_defaultlib.createCircleSign
Compiling module xil_defaultlib.createTable
Compiling module xil_defaultlib.VGA_display_default
Compiling module xil_defaultlib.topModule
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3127.078 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 3127.078 ; gain = 0.000
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/VGA_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/clock_25mHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_25mHz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createCircleSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module createCircleSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createCrossSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module createCrossSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createSquare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module createSquare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module createTable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/text_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/topModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.sim/sim_1/behav/xsim'
"xelab -wto 0bc875bf54fa48869e07d0694a159533 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 0bc875bf54fa48869e07d0694a159533 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:20]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:21]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:22]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:25]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createCrossSign.v:11]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'width' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/text_test.v:12]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_25mHz
Compiling module xil_defaultlib.createSquare
Compiling module xil_defaultlib.createCrossSign
Compiling module xil_defaultlib.text_test
Compiling module xil_defaultlib.createCircleSign
Compiling module xil_defaultlib.createTable
Compiling module xil_defaultlib.VGA_display_default
Compiling module xil_defaultlib.topModule
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3127.078 ; gain = 0.000
run 10 ms
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Dec  6 04:34:21 2020] Launched synth_1...
Run output will be captured here: C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/synth_1/runme.log
[Sun Dec  6 04:34:21 2020] Launched impl_1...
Run output will be captured here: C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/VGA_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/clock_25mHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_25mHz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createCircleSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module createCircleSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createCrossSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module createCrossSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createSquare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module createSquare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module createTable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/text_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/topModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.sim/sim_1/behav/xsim'
"xelab -wto 0bc875bf54fa48869e07d0694a159533 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 0bc875bf54fa48869e07d0694a159533 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:20]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:21]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:22]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:25]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createTable.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/createCrossSign.v:11]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'width' [C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.srcs/sources_1/new/text_test.v:12]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_25mHz
Compiling module xil_defaultlib.createSquare
Compiling module xil_defaultlib.createCrossSign
Compiling module xil_defaultlib.text_test
Compiling module xil_defaultlib.createCircleSign
Compiling module xil_defaultlib.createTable
Compiling module xil_defaultlib.VGA_display_default
Compiling module xil_defaultlib.topModule
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3127.078 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/impl_1/topModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
run 10 ms
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Dec  6 04:40:34 2020] Launched synth_1...
Run output will be captured here: C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/synth_1/runme.log
[Sun Dec  6 04:40:34 2020] Launched impl_1...
Run output will be captured here: C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/impl_1/topModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Dec  6 05:00:24 2020] Launched synth_1...
Run output will be captured here: C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/synth_1/runme.log
[Sun Dec  6 05:00:25 2020] Launched impl_1...
Run output will be captured here: C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Dec  6 05:01:27 2020] Launched synth_1...
Run output will be captured here: C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/synth_1/runme.log
[Sun Dec  6 05:01:27 2020] Launched impl_1...
Run output will be captured here: C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/impl_1/topModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Sun Dec  6 05:05:42 2020] Launched impl_1...
Run output will be captured here: C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/impl_1/topModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Dec  6 05:06:57 2020] Launched synth_1...
Run output will be captured here: C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/synth_1/runme.log
[Sun Dec  6 05:06:57 2020] Launched impl_1...
Run output will be captured here: C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/nom_n/Desktop/XO_Game/FinalProject_XOgame.runs/impl_1/topModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A37CFBA
