{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1548712267351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1548712267358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 28 13:51:07 2019 " "Processing started: Mon Jan 28 13:51:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1548712267358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1548712267358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MC68K -c MC68K " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MC68K -c MC68K" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1548712267359 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "VideoRamFrameBuffer.qip " "Tcl Script File VideoRamFrameBuffer.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE VideoRamFrameBuffer.qip " "set_global_assignment -name QIP_FILE VideoRamFrameBuffer.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1548712267664 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1548712267664 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1548712269749 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MC68K.vho C:/M68kV6.0 - 800by480 - (Verilog) For Students 2/simulation/modelsim/ simulation " "Generated file MC68K.vho in folder \"C:/M68kV6.0 - 800by480 - (Verilog) For Students 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1548712275228 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5032 " "Peak virtual memory: 5032 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1548712276500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 28 13:51:16 2019 " "Processing ended: Mon Jan 28 13:51:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1548712276500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1548712276500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1548712276500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1548712276500 ""}
