// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\CustArch_v16\preovious_change.v
// Created: 2021-06-21 17:49:55
// 
// Generated by MATLAB 9.8 and HDL Coder 3.16
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: preovious_change
// Source Path: CustArch_v16/cust_architecture/process_and_retrieve/FilterChip1/preovious_change
// Hierarchy Level: 3
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module preovious_change
          (clk,
           reset,
           enb,
           U,
           Y);


  input   clk;
  input   reset;
  input   enb;
  input   signed [31:0] U;  // sfix32_En7
  output  Y;


  reg signed [31:0] U_k_1;  // sfix32_En7
  wire FixPt_Relational_Operator_relop1;

  // Edge
  // 
  // U(k)


  // 
  // Store in Global RAM
  always @(posedge clk or posedge reset)
    begin : Delay_Input1_process
      if (reset == 1'b1) begin
        U_k_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          U_k_1 <= U;
        end
      end
    end



  assign FixPt_Relational_Operator_relop1 = U != U_k_1;



  assign Y = FixPt_Relational_Operator_relop1;

endmodule  // preovious_change

