GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/akiel/trunk/pub/mega_60k_test/src/top.v'
Undeclared symbol 'JTAG_7', assumed default net type 'wire'("/home/akiel/trunk/pub/mega_60k_test/src/top.v":17)
Undeclared symbol 'JTAG_9', assumed default net type 'wire'("/home/akiel/trunk/pub/mega_60k_test/src/top.v":18)
Undeclared symbol 'UART1RXD', assumed default net type 'wire'("/home/akiel/trunk/pub/mega_60k_test/src/top.v":19)
Undeclared symbol 'UART1TXD', assumed default net type 'wire'("/home/akiel/trunk/pub/mega_60k_test/src/top.v":20)
Analyzing Verilog file '/home/akiel/trunk/pub/mega_60k_test/src/gowin_empu_m1/gowin_empu_m1.v'
Compiling module 'top'("/home/akiel/trunk/pub/mega_60k_test/src/top.v":1)
Compiling module 'Gowin_EMPU_M1_Top'("/home/akiel/trunk/pub/mega_60k_test/src/gowin_empu_m1/gowin_empu_m1.v":41300)
Compiling module '**'("/home/akiel/trunk/pub/mega_60k_test/src/gowin_empu_m1/gowin_empu_m1.v":35904)
Compiling module '**'("/home/akiel/trunk/pub/mega_60k_test/src/gowin_empu_m1/gowin_empu_m1.v":41299)
WARN  (EX1998) : Net 'UART1RXD' does not have a driver("/home/akiel/trunk/pub/mega_60k_test/src/top.v":19)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
WARN  (CV0023) : Sweep user defined iobuf instance "swdio" with dangling iopin("/home/akiel/trunk/pub/mega_60k_test/src/gowin_empu_m1/gowin_empu_m1.v":41395)
WARN  (CV0017) : Inout JTAG_7_SWDIO is unused("/home/akiel/trunk/pub/mega_60k_test/src/top.v":5)
WARN  (CV0017) : Inout JTAG_9_SWDCLK is unused("/home/akiel/trunk/pub/mega_60k_test/src/top.v":6)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/akiel/trunk/pub/mega_60k_test/impl/gwsynthesis/mega_60k_test.vg" completed
[100%] Generate report file "/home/akiel/trunk/pub/mega_60k_test/impl/gwsynthesis/mega_60k_test_syn.rpt.html" completed
GowinSynthesis finish
