///Register `IER1` reader
pub type R = crate::R<IER1rs>;
///Register `IER1` writer
pub type W = crate::W<IER1rs>;
///Field `TOHSTXIE` reader - Timeout High-Speed Transmission Interrupt Enable
pub type TOHSTXIE_R = crate::BitReader;
///Field `TOHSTXIE` writer - Timeout High-Speed Transmission Interrupt Enable
pub type TOHSTXIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TOLPRXIE` reader - Timeout Low-Power Reception Interrupt Enable
pub type TOLPRXIE_R = crate::BitReader;
///Field `TOLPRXIE` writer - Timeout Low-Power Reception Interrupt Enable
pub type TOLPRXIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ECCSEIE` reader - ECC Single-bit Error Interrupt Enable
pub type ECCSEIE_R = crate::BitReader;
///Field `ECCSEIE` writer - ECC Single-bit Error Interrupt Enable
pub type ECCSEIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ECCMEIE` reader - ECC Multi-bit Error Interrupt Enable
pub type ECCMEIE_R = crate::BitReader;
///Field `ECCMEIE` writer - ECC Multi-bit Error Interrupt Enable
pub type ECCMEIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CRCEIE` reader - CRC Error Interrupt Enable
pub type CRCEIE_R = crate::BitReader;
///Field `CRCEIE` writer - CRC Error Interrupt Enable
pub type CRCEIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PSEIE` reader - Packet Size Error Interrupt Enable
pub type PSEIE_R = crate::BitReader;
///Field `PSEIE` writer - Packet Size Error Interrupt Enable
pub type PSEIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EOTPEIE` reader - EoTp Error Interrupt Enable
pub type EOTPEIE_R = crate::BitReader;
///Field `EOTPEIE` writer - EoTp Error Interrupt Enable
pub type EOTPEIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LPWREIE` reader - LTDC Payload Write Error Interrupt Enable
pub type LPWREIE_R = crate::BitReader;
///Field `LPWREIE` writer - LTDC Payload Write Error Interrupt Enable
pub type LPWREIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GCWREIE` reader - Generic Command Write Error Interrupt Enable
pub type GCWREIE_R = crate::BitReader;
///Field `GCWREIE` writer - Generic Command Write Error Interrupt Enable
pub type GCWREIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPWREIE` reader - Generic Payload Write Error Interrupt Enable
pub type GPWREIE_R = crate::BitReader;
///Field `GPWREIE` writer - Generic Payload Write Error Interrupt Enable
pub type GPWREIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPTXEIE` reader - Generic Payload Transmit Error Interrupt Enable
pub type GPTXEIE_R = crate::BitReader;
///Field `GPTXEIE` writer - Generic Payload Transmit Error Interrupt Enable
pub type GPTXEIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPRDEIE` reader - Generic Payload Read Error Interrupt Enable
pub type GPRDEIE_R = crate::BitReader;
///Field `GPRDEIE` writer - Generic Payload Read Error Interrupt Enable
pub type GPRDEIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPRXEIE` reader - Generic Payload Receive Error Interrupt Enable
pub type GPRXEIE_R = crate::BitReader;
///Field `GPRXEIE` writer - Generic Payload Receive Error Interrupt Enable
pub type GPRXEIE_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - Timeout High-Speed Transmission Interrupt Enable
    #[inline(always)]
    pub fn tohstxie(&self) -> TOHSTXIE_R {
        TOHSTXIE_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - Timeout Low-Power Reception Interrupt Enable
    #[inline(always)]
    pub fn tolprxie(&self) -> TOLPRXIE_R {
        TOLPRXIE_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - ECC Single-bit Error Interrupt Enable
    #[inline(always)]
    pub fn eccseie(&self) -> ECCSEIE_R {
        ECCSEIE_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - ECC Multi-bit Error Interrupt Enable
    #[inline(always)]
    pub fn eccmeie(&self) -> ECCMEIE_R {
        ECCMEIE_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - CRC Error Interrupt Enable
    #[inline(always)]
    pub fn crceie(&self) -> CRCEIE_R {
        CRCEIE_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - Packet Size Error Interrupt Enable
    #[inline(always)]
    pub fn pseie(&self) -> PSEIE_R {
        PSEIE_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - EoTp Error Interrupt Enable
    #[inline(always)]
    pub fn eotpeie(&self) -> EOTPEIE_R {
        EOTPEIE_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - LTDC Payload Write Error Interrupt Enable
    #[inline(always)]
    pub fn lpwreie(&self) -> LPWREIE_R {
        LPWREIE_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - Generic Command Write Error Interrupt Enable
    #[inline(always)]
    pub fn gcwreie(&self) -> GCWREIE_R {
        GCWREIE_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - Generic Payload Write Error Interrupt Enable
    #[inline(always)]
    pub fn gpwreie(&self) -> GPWREIE_R {
        GPWREIE_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - Generic Payload Transmit Error Interrupt Enable
    #[inline(always)]
    pub fn gptxeie(&self) -> GPTXEIE_R {
        GPTXEIE_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - Generic Payload Read Error Interrupt Enable
    #[inline(always)]
    pub fn gprdeie(&self) -> GPRDEIE_R {
        GPRDEIE_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - Generic Payload Receive Error Interrupt Enable
    #[inline(always)]
    pub fn gprxeie(&self) -> GPRXEIE_R {
        GPRXEIE_R::new(((self.bits >> 12) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("IER1")
            .field("tohstxie", &self.tohstxie())
            .field("tolprxie", &self.tolprxie())
            .field("eccseie", &self.eccseie())
            .field("eccmeie", &self.eccmeie())
            .field("crceie", &self.crceie())
            .field("pseie", &self.pseie())
            .field("eotpeie", &self.eotpeie())
            .field("lpwreie", &self.lpwreie())
            .field("gcwreie", &self.gcwreie())
            .field("gpwreie", &self.gpwreie())
            .field("gptxeie", &self.gptxeie())
            .field("gprdeie", &self.gprdeie())
            .field("gprxeie", &self.gprxeie())
            .finish()
    }
}
impl W {
    ///Bit 0 - Timeout High-Speed Transmission Interrupt Enable
    #[inline(always)]
    pub fn tohstxie(&mut self) -> TOHSTXIE_W<IER1rs> {
        TOHSTXIE_W::new(self, 0)
    }
    ///Bit 1 - Timeout Low-Power Reception Interrupt Enable
    #[inline(always)]
    pub fn tolprxie(&mut self) -> TOLPRXIE_W<IER1rs> {
        TOLPRXIE_W::new(self, 1)
    }
    ///Bit 2 - ECC Single-bit Error Interrupt Enable
    #[inline(always)]
    pub fn eccseie(&mut self) -> ECCSEIE_W<IER1rs> {
        ECCSEIE_W::new(self, 2)
    }
    ///Bit 3 - ECC Multi-bit Error Interrupt Enable
    #[inline(always)]
    pub fn eccmeie(&mut self) -> ECCMEIE_W<IER1rs> {
        ECCMEIE_W::new(self, 3)
    }
    ///Bit 4 - CRC Error Interrupt Enable
    #[inline(always)]
    pub fn crceie(&mut self) -> CRCEIE_W<IER1rs> {
        CRCEIE_W::new(self, 4)
    }
    ///Bit 5 - Packet Size Error Interrupt Enable
    #[inline(always)]
    pub fn pseie(&mut self) -> PSEIE_W<IER1rs> {
        PSEIE_W::new(self, 5)
    }
    ///Bit 6 - EoTp Error Interrupt Enable
    #[inline(always)]
    pub fn eotpeie(&mut self) -> EOTPEIE_W<IER1rs> {
        EOTPEIE_W::new(self, 6)
    }
    ///Bit 7 - LTDC Payload Write Error Interrupt Enable
    #[inline(always)]
    pub fn lpwreie(&mut self) -> LPWREIE_W<IER1rs> {
        LPWREIE_W::new(self, 7)
    }
    ///Bit 8 - Generic Command Write Error Interrupt Enable
    #[inline(always)]
    pub fn gcwreie(&mut self) -> GCWREIE_W<IER1rs> {
        GCWREIE_W::new(self, 8)
    }
    ///Bit 9 - Generic Payload Write Error Interrupt Enable
    #[inline(always)]
    pub fn gpwreie(&mut self) -> GPWREIE_W<IER1rs> {
        GPWREIE_W::new(self, 9)
    }
    ///Bit 10 - Generic Payload Transmit Error Interrupt Enable
    #[inline(always)]
    pub fn gptxeie(&mut self) -> GPTXEIE_W<IER1rs> {
        GPTXEIE_W::new(self, 10)
    }
    ///Bit 11 - Generic Payload Read Error Interrupt Enable
    #[inline(always)]
    pub fn gprdeie(&mut self) -> GPRDEIE_W<IER1rs> {
        GPRDEIE_W::new(self, 11)
    }
    ///Bit 12 - Generic Payload Receive Error Interrupt Enable
    #[inline(always)]
    pub fn gprxeie(&mut self) -> GPRXEIE_W<IER1rs> {
        GPRXEIE_W::new(self, 12)
    }
}
/**DSI Host Interrupt Enable Register 1

You can [`read`](crate::Reg::read) this register and get [`ier1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ier1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L4R9.html#DSI:IER1)*/
pub struct IER1rs;
impl crate::RegisterSpec for IER1rs {
    type Ux = u32;
}
///`read()` method returns [`ier1::R`](R) reader structure
impl crate::Readable for IER1rs {}
///`write(|w| ..)` method takes [`ier1::W`](W) writer structure
impl crate::Writable for IER1rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets IER1 to value 0
impl crate::Resettable for IER1rs {}
