INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/romfi/MIPScpu/MIPScpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/romfi/MIPScpu/MIPScpu.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/romfi/MIPScpu/MIPScpu.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/romfi/MIPScpu/MIPScpu.srcs/sources_1/new/finalmux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finalmux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/romfi/MIPScpu/MIPScpu.srcs/sources_1/new/immExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immExt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/romfi/MIPScpu/MIPScpu.srcs/sources_1/new/instMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/romfi/MIPScpu/MIPScpu.srcs/sources_1/new/instMemMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMemMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/romfi/MIPScpu/MIPScpu.srcs/sources_1/new/jalmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jalmux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/romfi/MIPScpu/MIPScpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/romfi/MIPScpu/MIPScpu.srcs/sources_1/new/pcadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/romfi/MIPScpu/MIPScpu.srcs/sources_1/new/pcadder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/romfi/MIPScpu/MIPScpu.srcs/sources_1/new/pcmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcmux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/romfi/MIPScpu/MIPScpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/romfi/MIPScpu/MIPScpu.srcs/sources_1/new/regfilemux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfilemux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/romfi/MIPScpu/MIPScpu.srcs/sources_1/new/regfilemux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfilemux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/romfi/MIPScpu/MIPScpu.srcs/sources_1/new/slli.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slli
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/romfi/MIPScpu/MIPScpu.srcs/sources_1/new/sllijump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slljump
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/romfi/MIPScpu/MIPScpu.srcs/sources_1/new/theDatapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3248] data object 'shift' is already declared [C:/Users/romfi/MIPScpu/MIPScpu.srcs/sources_1/new/theDatapath.v:45]
WARNING: [VRFC 10-9364] second declaration of 'shift' is ignored [C:/Users/romfi/MIPScpu/MIPScpu.srcs/sources_1/new/theDatapath.v:45]
WARNING: [VRFC 10-2938] 'wnfinal' is already implicitly declared on line 56 [C:/Users/romfi/MIPScpu/MIPScpu.srcs/sources_1/new/theDatapath.v:87]
WARNING: [VRFC 10-3380] identifier 'addrext' is used before its declaration [C:/Users/romfi/MIPScpu/MIPScpu.srcs/sources_1/new/theDatapath.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/romfi/MIPScpu/MIPScpu.srcs/sources_1/new/wnmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wnmux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/romfi/MIPScpu/MIPScpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
