-- Elementos de Sistemas
-- by Luciano Soares
-- Register16.vhd

Library ieee; 
use ieee.std_logic_1164.all;
  
entity Register16 is
	port(
		clock:   in STD_LOGIC;
		input:   in STD_LOGIC_VECTOR(15 downto 0);
		load:    in STD_LOGIC;
		output: out STD_LOGIC_VECTOR(15 downto 0)
	);
end entity;

architecture arch of BinaryDigit is

	component Register8 is
		port(
		clock:   in STD_LOGIC;
		input:   in STD_LOGIC_VECTOR(7 downto 0);
		load:    in STD_LOGIC;
		output: out STD_LOGIC_VECTOR(7 downto 0)
	);
	end component;



 SIGNAL muxout,auxout: std_logic;
	

begin

	reg0: BinaryDigit port map (clock => clock; input => input(0); load => load; output => output(0));
	reg1: BinaryDigit port map (clock => clock; input => input(1); load => load; output => output(1));
	reg2: BinaryDigit port map (clock => clock; input => input(2); load => load; output => output(2));
	reg3: BinaryDigit port map (clock => clock; input => input(3); load => load; output => output(3));
	reg4: BinaryDigit port map (clock => clock; input => input(4); load => load; output => output(4));
	reg5: BinaryDigit port map (clock => clock; input => input(5); load => load; output => output(5));
	reg6: BinaryDigit port map (clock => clock; input => input(6); load => load; output => output(6));
	reg7: BinaryDigit port map (clock => clock; input => input(7); load => load; output => output(7));


end architecture;
