{"vcs1":{"timestamp_begin":1681478758.114827982, "rt":5.67, "ut":0.20, "st":0.13}}
{"vcselab":{"timestamp_begin":1681478763.818050836, "rt":1.02, "ut":0.21, "st":0.11}}
{"link":{"timestamp_begin":1681478764.859692250, "rt":1.04, "ut":0.06, "st":0.32}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681478757.819703374}
{"VCS_COMP_START_TIME": 1681478757.819703374}
{"VCS_COMP_END_TIME": 1681478766.503559384}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338292}}
{"stitch_vcselab": {"peak_mem": 239048}}
