{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633171768045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633171768049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 02 18:49:27 2021 " "Processing started: Sat Oct 02 18:49:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633171768049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171768049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fanmaiji -c fanmaiji " "Command: quartus_map --read_settings_files=on --write_settings_files=off fanmaiji -c fanmaiji" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171768049 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1633171768392 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633171768392 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 fanmaiji.v(21) " "Verilog HDL Expression warning at fanmaiji.v(21): truncated literal to match 3 bits" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1633171775080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fanmaiji.v 1 1 " "Found 1 design units, including 1 entities, in source file fanmaiji.v" { { "Info" "ISGN_ENTITY_NAME" "1 fanmaiji " "Found entity 1: fanmaiji" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633171775082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171775082 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fanmaiji " "Elaborating entity \"fanmaiji\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633171775101 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "money fanmaiji.v(18) " "Verilog HDL Always Construct warning at fanmaiji.v(18): inferring latch(es) for variable \"money\", which holds its previous value in one or more paths through the always construct" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1633171775102 "|fanmaiji"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "money fanmaiji.v(71) " "Verilog HDL Always Construct warning at fanmaiji.v(71): variable \"money\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1633171775102 "|fanmaiji"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "money fanmaiji.v(78) " "Verilog HDL Always Construct warning at fanmaiji.v(78): variable \"money\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1633171775102 "|fanmaiji"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "money fanmaiji.v(85) " "Verilog HDL Always Construct warning at fanmaiji.v(85): variable \"money\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1633171775102 "|fanmaiji"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "money fanmaiji.v(95) " "Verilog HDL Always Construct warning at fanmaiji.v(95): variable \"money\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1633171775102 "|fanmaiji"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "money fanmaiji.v(99) " "Verilog HDL Always Construct warning at fanmaiji.v(99): variable \"money\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1633171775102 "|fanmaiji"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "money fanmaiji.v(103) " "Verilog HDL Always Construct warning at fanmaiji.v(103): variable \"money\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1633171775102 "|fanmaiji"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fanmaiji.v(98) " "Verilog HDL Case Statement warning at fanmaiji.v(98): case item expression covers a value already covered by a previous case item" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 98 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1633171775102 "|fanmaiji"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fanmaiji.v(102) " "Verilog HDL Case Statement warning at fanmaiji.v(102): case item expression covers a value already covered by a previous case item" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 102 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1633171775102 "|fanmaiji"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fanmaiji.v(93) " "Verilog HDL Case Statement information at fanmaiji.v(93): all case item expressions in this case statement are onehot" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1633171775103 "|fanmaiji"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fanmaiji.v(58) " "Verilog HDL Case Statement warning at fanmaiji.v(58): incomplete case statement has no default case item" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 58 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1633171775103 "|fanmaiji"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out fanmaiji.v(57) " "Verilog HDL Always Construct warning at fanmaiji.v(57): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1633171775103 "|fanmaiji"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate fanmaiji.v(57) " "Verilog HDL Always Construct warning at fanmaiji.v(57): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1633171775103 "|fanmaiji"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "change fanmaiji.v(57) " "Verilog HDL Always Construct warning at fanmaiji.v(57): inferring latch(es) for variable \"change\", which holds its previous value in one or more paths through the always construct" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1633171775103 "|fanmaiji"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "money fanmaiji.v(57) " "Verilog HDL Always Construct warning at fanmaiji.v(57): inferring latch(es) for variable \"money\", which holds its previous value in one or more paths through the always construct" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1633171775103 "|fanmaiji"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "money\[0\] fanmaiji.v(57) " "Inferred latch for \"money\[0\]\" at fanmaiji.v(57)" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171775103 "|fanmaiji"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "money\[1\] fanmaiji.v(57) " "Inferred latch for \"money\[1\]\" at fanmaiji.v(57)" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171775103 "|fanmaiji"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "money\[2\] fanmaiji.v(57) " "Inferred latch for \"money\[2\]\" at fanmaiji.v(57)" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171775103 "|fanmaiji"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "change\[0\] fanmaiji.v(57) " "Inferred latch for \"change\[0\]\" at fanmaiji.v(57)" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171775103 "|fanmaiji"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "change\[1\] fanmaiji.v(57) " "Inferred latch for \"change\[1\]\" at fanmaiji.v(57)" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171775103 "|fanmaiji"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "change\[2\] fanmaiji.v(57) " "Inferred latch for \"change\[2\]\" at fanmaiji.v(57)" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171775103 "|fanmaiji"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[0\] fanmaiji.v(57) " "Inferred latch for \"nextstate\[0\]\" at fanmaiji.v(57)" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171775103 "|fanmaiji"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[1\] fanmaiji.v(57) " "Inferred latch for \"nextstate\[1\]\" at fanmaiji.v(57)" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171775103 "|fanmaiji"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[2\] fanmaiji.v(57) " "Inferred latch for \"nextstate\[2\]\" at fanmaiji.v(57)" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171775103 "|fanmaiji"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out fanmaiji.v(57) " "Inferred latch for \"out\" at fanmaiji.v(57)" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171775103 "|fanmaiji"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "money\[0\] fanmaiji.v(18) " "Inferred latch for \"money\[0\]\" at fanmaiji.v(18)" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171775104 "|fanmaiji"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "money\[1\] fanmaiji.v(18) " "Inferred latch for \"money\[1\]\" at fanmaiji.v(18)" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171775104 "|fanmaiji"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "money\[2\] fanmaiji.v(18) " "Inferred latch for \"money\[2\]\" at fanmaiji.v(18)" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171775104 "|fanmaiji"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "money\[2\] fanmaiji.v(57) " "Can't resolve multiple constant drivers for net \"money\[2\]\" at fanmaiji.v(57)" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 57 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171775104 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "fanmaiji.v(18) " "Constant driver at fanmaiji.v(18)" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 18 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171775104 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "money\[1\] fanmaiji.v(57) " "Can't resolve multiple constant drivers for net \"money\[1\]\" at fanmaiji.v(57)" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 57 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171775104 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "money\[0\] fanmaiji.v(57) " "Can't resolve multiple constant drivers for net \"money\[0\]\" at fanmaiji.v(57)" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 57 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171775104 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633171775104 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633171775151 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 02 18:49:35 2021 " "Processing ended: Sat Oct 02 18:49:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633171775151 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633171775151 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633171775151 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171775151 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 16 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 16 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171775723 ""}
