
*** Running vivado
    with args -log system_bram_intf_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_bram_intf_1_0.tcl


****** Vivado v2019.1.1 (64-bit)
  **** SW Build 2580384 on Sat Jun 29 08:04:45 MDT 2019
  **** IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source system_bram_intf_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/seba/Workspace/projects/redpitaya_vv/ip_repo/msdft_control_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/seba/Workspace/projects/redpitaya_vv/ip_repo/msdft_control_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/seba/Workspace/projects/redpitaya_vv/ip_repo/msdft_control_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/seba/Workspace/projects/redpitaya_vv/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/seba/Workspace/vivado/models/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/seba/Workspace/projects/rp_vv'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:msdft_control:1.0'. The one found in IP location '/home/seba/Workspace/projects/redpitaya_vv/ip_repo/msdft_control_1.0' will take precedence over the same IP in location /home/seba/Workspace/projects/rp_vv/ip_repo/msdft_control_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:myip:1.0'. The one found in IP location '/home/seba/Workspace/projects/redpitaya_vv/ip_repo/myip_1.0' will take precedence over the same IP in location /home/seba/Workspace/projects/rp_vv/ip_repo/myip_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:bram_intf:1.0'. The one found in IP location '/home/seba/Workspace/projects/rp_vv/sim_dds/sim_dds.srcs/sources_1/bd/mref/bram_intf' will take precedence over the same IP in locations: 
   /home/seba/Workspace/projects/rp_vv/dev/dev.srcs/sources_1/bd/mref/bram_intf
   /home/seba/Workspace/projects/rp_vv/dev2/dev2.srcs/sources_1/bd/mref/bram_intf
   /home/seba/Workspace/projects/rp_vv/test/test.srcs/sources_1/bd/mref/bram_intf
   /home/seba/Workspace/projects/rp_vv/dev_3_ext_ckl/dev_3_ext_ckl.srcs/sources_1/bd/mref/bram_intf
   /home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/mref/bram_intf
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:bram_reader:1.0'. The one found in IP location '/home/seba/Workspace/projects/rp_vv/sim_dds/sim_dds.srcs/sources_1/bd/mref/bram_reader' will take precedence over the same IP in locations: 
   /home/seba/Workspace/projects/rp_vv/dev/dev.srcs/sources_1/bd/mref/bram_reader
   /home/seba/Workspace/projects/rp_vv/dev2/dev2.srcs/sources_1/bd/mref/bram_reader
   /home/seba/Workspace/projects/rp_vv/test/test.srcs/sources_1/bd/mref/bram_reader
   /home/seba/Workspace/projects/rp_vv/dev_3_ext_ckl/dev_3_ext_ckl.srcs/sources_1/bd/mref/bram_reader
   /home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/mref/bram_reader
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:logic_extended:1.0'. The one found in IP location '/home/seba/Workspace/projects/rp_vv/project/project.srcs/sources_1/bd/mref/logic_extended' will take precedence over the same IP in location /home/seba/Workspace/projects/rp_vv/dev/dev.srcs/sources_1/bd/mref/logic_extended
Command: synth_design -top system_bram_intf_1_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'system_bram_intf_1_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29701 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1776.020 ; gain = 152.715 ; free physical = 121 ; free virtual = 3292
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_bram_intf_1_0' [/home/seba/Workspace/projects/redpitaya_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_bram_intf_1_0/synth/system_bram_intf_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'bram_intf' [/home/seba/Workspace/projects/redpitaya_vv/dev_4/dev_4.srcs/sources_1/imports/bram_intf/bram_intf.v:2]
	Parameter word_addr bound to: 8192 - type: integer 
	Parameter word_size bound to: 32 - type: integer 
	Parameter freeze bound to: 1 - type: integer 
	Parameter aux bound to: 2 - type: integer 
	Parameter aux2 bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bram_intf' (1#1) [/home/seba/Workspace/projects/redpitaya_vv/dev_4/dev_4.srcs/sources_1/imports/bram_intf/bram_intf.v:2]
INFO: [Synth 8-6155] done synthesizing module 'system_bram_intf_1_0' (2#1) [/home/seba/Workspace/projects/redpitaya_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_bram_intf_1_0/synth/system_bram_intf_1_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1834.738 ; gain = 211.434 ; free physical = 205 ; free virtual = 3252
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1837.707 ; gain = 214.402 ; free physical = 286 ; free virtual = 3335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1837.707 ; gain = 214.402 ; free physical = 286 ; free virtual = 3335
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1994.457 ; gain = 0.000 ; free physical = 149 ; free virtual = 3218
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1994.457 ; gain = 0.000 ; free physical = 149 ; free virtual = 3219
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1994.457 ; gain = 371.152 ; free physical = 234 ; free virtual = 3284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1994.457 ; gain = 371.152 ; free physical = 234 ; free virtual = 3284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1994.457 ; gain = 371.152 ; free physical = 236 ; free virtual = 3286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1994.457 ; gain = 371.152 ; free physical = 213 ; free virtual = 3265
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bram_intf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design system_bram_intf_1_0 has port tge_tready driven by constant 1
INFO: [Synth 8-3917] design system_bram_intf_1_0 has port addr[31] driven by constant 0
INFO: [Synth 8-3917] design system_bram_intf_1_0 has port addr[30] driven by constant 0
INFO: [Synth 8-3917] design system_bram_intf_1_0 has port addr[29] driven by constant 0
INFO: [Synth 8-3917] design system_bram_intf_1_0 has port addr[28] driven by constant 0
INFO: [Synth 8-3917] design system_bram_intf_1_0 has port addr[27] driven by constant 0
INFO: [Synth 8-3917] design system_bram_intf_1_0 has port addr[26] driven by constant 0
INFO: [Synth 8-3917] design system_bram_intf_1_0 has port addr[25] driven by constant 0
INFO: [Synth 8-3917] design system_bram_intf_1_0 has port addr[24] driven by constant 0
INFO: [Synth 8-3917] design system_bram_intf_1_0 has port addr[23] driven by constant 0
INFO: [Synth 8-3917] design system_bram_intf_1_0 has port addr[22] driven by constant 0
INFO: [Synth 8-3917] design system_bram_intf_1_0 has port addr[21] driven by constant 0
INFO: [Synth 8-3917] design system_bram_intf_1_0 has port addr[20] driven by constant 0
INFO: [Synth 8-3917] design system_bram_intf_1_0 has port addr[19] driven by constant 0
INFO: [Synth 8-3917] design system_bram_intf_1_0 has port addr[18] driven by constant 0
INFO: [Synth 8-3917] design system_bram_intf_1_0 has port addr[17] driven by constant 0
INFO: [Synth 8-3917] design system_bram_intf_1_0 has port addr[16] driven by constant 0
INFO: [Synth 8-3917] design system_bram_intf_1_0 has port addr[15] driven by constant 0
INFO: [Synth 8-3917] design system_bram_intf_1_0 has port addr[1] driven by constant 0
INFO: [Synth 8-3917] design system_bram_intf_1_0 has port addr[0] driven by constant 0
INFO: [Synth 8-3917] design system_bram_intf_1_0 has port en driven by constant 1
INFO: [Synth 8-3917] design system_bram_intf_1_0 has port rst driven by constant 0
INFO: [Synth 8-3886] merging instance 'inst/we_r_reg[0]' (FDR) to 'inst/we_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/we_r_reg[1]' (FDR) to 'inst/we_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/we_r_reg[2]' (FDR) to 'inst/we_r_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1994.457 ; gain = 371.152 ; free physical = 185 ; free virtual = 3243
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1994.457 ; gain = 371.152 ; free physical = 124 ; free virtual = 2849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1994.457 ; gain = 371.152 ; free physical = 124 ; free virtual = 2849
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1994.457 ; gain = 371.152 ; free physical = 128 ; free virtual = 2846
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1994.457 ; gain = 371.152 ; free physical = 117 ; free virtual = 2764
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1994.457 ; gain = 371.152 ; free physical = 117 ; free virtual = 2764
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1994.457 ; gain = 371.152 ; free physical = 116 ; free virtual = 2764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1994.457 ; gain = 371.152 ; free physical = 116 ; free virtual = 2764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1994.457 ; gain = 371.152 ; free physical = 123 ; free virtual = 2764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1994.457 ; gain = 371.152 ; free physical = 124 ; free virtual = 2764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT2   |     1|
|3     |LUT4   |     2|
|4     |LUT5   |    14|
|5     |LUT6   |     2|
|6     |FDRE   |    62|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |    85|
|2     |  inst   |bram_intf |    85|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1994.457 ; gain = 371.152 ; free physical = 124 ; free virtual = 2764
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1994.457 ; gain = 214.402 ; free physical = 170 ; free virtual = 2814
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1994.457 ; gain = 371.152 ; free physical = 171 ; free virtual = 2816
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1994.457 ; gain = 0.000 ; free physical = 121 ; free virtual = 2737
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1994.457 ; gain = 572.492 ; free physical = 211 ; free virtual = 2834
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1994.457 ; gain = 0.000 ; free physical = 211 ; free virtual = 2835
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/seba/Workspace/projects/redpitaya_vv/dev_4/dev_4.runs/system_bram_intf_1_0_synth_1/system_bram_intf_1_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1994.457 ; gain = 0.000 ; free physical = 205 ; free virtual = 2864
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/seba/Workspace/projects/redpitaya_vv/dev_4/dev_4.runs/system_bram_intf_1_0_synth_1/system_bram_intf_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_bram_intf_1_0_utilization_synth.rpt -pb system_bram_intf_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 28 13:48:40 2020...
