<map id="trisycl::vendor::xilinx::acap::aie::shim_tile::bli_out_connection" name="trisycl::vendor::xilinx::acap::aie::shim_tile::bli_out_connection">
<area shape="rect" id="node1" title="Get the BLI output connection to the shim tile." alt="" coords="196,5,339,61"/>
<area shape="rect" id="node2" href="$group__aie.html#ae0f931eecf4ac399aa161708120c24b8" title="Get the BLI (Boundary Logic Interface) output port to the PL (Programmable Logic in the FPGA) to writ..." alt="" coords="5,5,148,61"/>
</map>
