var annotated_dup =
[
    [ "_mci_card_struct", "struct__mci__card__struct.html", "struct__mci__card__struct" ],
    [ "_sdif_device", "struct__sdif__device.html", "struct__sdif__device" ],
    [ "ADC_CLOCK_SETUP_T", "struct_a_d_c___c_l_o_c_k___s_e_t_u_p___t.html", "struct_a_d_c___c_l_o_c_k___s_e_t_u_p___t" ],
    [ "AES_API_T", "struct_a_e_s___a_p_i___t.html", "struct_a_e_s___a_p_i___t" ],
    [ "APSR_Type", "union_a_p_s_r___type.html", "union_a_p_s_r___type" ],
    [ "arm_bilinear_interp_instance_f32", "structarm__bilinear__interp__instance__f32.html", "structarm__bilinear__interp__instance__f32" ],
    [ "arm_bilinear_interp_instance_q15", "structarm__bilinear__interp__instance__q15.html", "structarm__bilinear__interp__instance__q15" ],
    [ "arm_bilinear_interp_instance_q31", "structarm__bilinear__interp__instance__q31.html", "structarm__bilinear__interp__instance__q31" ],
    [ "arm_bilinear_interp_instance_q7", "structarm__bilinear__interp__instance__q7.html", "structarm__bilinear__interp__instance__q7" ],
    [ "arm_biquad_cas_df1_32x64_ins_q31", "structarm__biquad__cas__df1__32x64__ins__q31.html", "structarm__biquad__cas__df1__32x64__ins__q31" ],
    [ "arm_biquad_cascade_df2T_instance_f32", "structarm__biquad__cascade__df2_t__instance__f32.html", "structarm__biquad__cascade__df2_t__instance__f32" ],
    [ "arm_biquad_casd_df1_inst_f32", "structarm__biquad__casd__df1__inst__f32.html", "structarm__biquad__casd__df1__inst__f32" ],
    [ "arm_biquad_casd_df1_inst_q15", "structarm__biquad__casd__df1__inst__q15.html", "structarm__biquad__casd__df1__inst__q15" ],
    [ "arm_biquad_casd_df1_inst_q31", "structarm__biquad__casd__df1__inst__q31.html", "structarm__biquad__casd__df1__inst__q31" ],
    [ "arm_cfft_instance_f32", "structarm__cfft__instance__f32.html", "structarm__cfft__instance__f32" ],
    [ "arm_cfft_radix2_instance_f32", "structarm__cfft__radix2__instance__f32.html", "structarm__cfft__radix2__instance__f32" ],
    [ "arm_cfft_radix2_instance_q15", "structarm__cfft__radix2__instance__q15.html", "structarm__cfft__radix2__instance__q15" ],
    [ "arm_cfft_radix2_instance_q31", "structarm__cfft__radix2__instance__q31.html", "structarm__cfft__radix2__instance__q31" ],
    [ "arm_cfft_radix4_instance_f32", "structarm__cfft__radix4__instance__f32.html", "structarm__cfft__radix4__instance__f32" ],
    [ "arm_cfft_radix4_instance_q15", "structarm__cfft__radix4__instance__q15.html", "structarm__cfft__radix4__instance__q15" ],
    [ "arm_cfft_radix4_instance_q31", "structarm__cfft__radix4__instance__q31.html", "structarm__cfft__radix4__instance__q31" ],
    [ "arm_dct4_instance_f32", "structarm__dct4__instance__f32.html", "structarm__dct4__instance__f32" ],
    [ "arm_dct4_instance_q15", "structarm__dct4__instance__q15.html", "structarm__dct4__instance__q15" ],
    [ "arm_dct4_instance_q31", "structarm__dct4__instance__q31.html", "structarm__dct4__instance__q31" ],
    [ "arm_fir_decimate_instance_f32", "structarm__fir__decimate__instance__f32.html", "structarm__fir__decimate__instance__f32" ],
    [ "arm_fir_decimate_instance_q15", "structarm__fir__decimate__instance__q15.html", "structarm__fir__decimate__instance__q15" ],
    [ "arm_fir_decimate_instance_q31", "structarm__fir__decimate__instance__q31.html", "structarm__fir__decimate__instance__q31" ],
    [ "arm_fir_instance_f32", "structarm__fir__instance__f32.html", "structarm__fir__instance__f32" ],
    [ "arm_fir_instance_q15", "structarm__fir__instance__q15.html", "structarm__fir__instance__q15" ],
    [ "arm_fir_instance_q31", "structarm__fir__instance__q31.html", "structarm__fir__instance__q31" ],
    [ "arm_fir_instance_q7", "structarm__fir__instance__q7.html", "structarm__fir__instance__q7" ],
    [ "arm_fir_interpolate_instance_f32", "structarm__fir__interpolate__instance__f32.html", "structarm__fir__interpolate__instance__f32" ],
    [ "arm_fir_interpolate_instance_q15", "structarm__fir__interpolate__instance__q15.html", "structarm__fir__interpolate__instance__q15" ],
    [ "arm_fir_interpolate_instance_q31", "structarm__fir__interpolate__instance__q31.html", "structarm__fir__interpolate__instance__q31" ],
    [ "arm_fir_lattice_instance_f32", "structarm__fir__lattice__instance__f32.html", "structarm__fir__lattice__instance__f32" ],
    [ "arm_fir_lattice_instance_q15", "structarm__fir__lattice__instance__q15.html", "structarm__fir__lattice__instance__q15" ],
    [ "arm_fir_lattice_instance_q31", "structarm__fir__lattice__instance__q31.html", "structarm__fir__lattice__instance__q31" ],
    [ "arm_fir_sparse_instance_f32", "structarm__fir__sparse__instance__f32.html", "structarm__fir__sparse__instance__f32" ],
    [ "arm_fir_sparse_instance_q15", "structarm__fir__sparse__instance__q15.html", "structarm__fir__sparse__instance__q15" ],
    [ "arm_fir_sparse_instance_q31", "structarm__fir__sparse__instance__q31.html", "structarm__fir__sparse__instance__q31" ],
    [ "arm_fir_sparse_instance_q7", "structarm__fir__sparse__instance__q7.html", "structarm__fir__sparse__instance__q7" ],
    [ "arm_iir_lattice_instance_f32", "structarm__iir__lattice__instance__f32.html", "structarm__iir__lattice__instance__f32" ],
    [ "arm_iir_lattice_instance_q15", "structarm__iir__lattice__instance__q15.html", "structarm__iir__lattice__instance__q15" ],
    [ "arm_iir_lattice_instance_q31", "structarm__iir__lattice__instance__q31.html", "structarm__iir__lattice__instance__q31" ],
    [ "arm_linear_interp_instance_f32", "structarm__linear__interp__instance__f32.html", "structarm__linear__interp__instance__f32" ],
    [ "arm_lms_instance_f32", "structarm__lms__instance__f32.html", "structarm__lms__instance__f32" ],
    [ "arm_lms_instance_q15", "structarm__lms__instance__q15.html", "structarm__lms__instance__q15" ],
    [ "arm_lms_instance_q31", "structarm__lms__instance__q31.html", "structarm__lms__instance__q31" ],
    [ "arm_lms_norm_instance_f32", "structarm__lms__norm__instance__f32.html", "structarm__lms__norm__instance__f32" ],
    [ "arm_lms_norm_instance_q15", "structarm__lms__norm__instance__q15.html", "structarm__lms__norm__instance__q15" ],
    [ "arm_lms_norm_instance_q31", "structarm__lms__norm__instance__q31.html", "structarm__lms__norm__instance__q31" ],
    [ "arm_matrix_instance_f32", "structarm__matrix__instance__f32.html", "structarm__matrix__instance__f32" ],
    [ "arm_matrix_instance_q15", "structarm__matrix__instance__q15.html", "structarm__matrix__instance__q15" ],
    [ "arm_matrix_instance_q31", "structarm__matrix__instance__q31.html", "structarm__matrix__instance__q31" ],
    [ "arm_pid_instance_f32", "structarm__pid__instance__f32.html", "structarm__pid__instance__f32" ],
    [ "arm_pid_instance_q15", "structarm__pid__instance__q15.html", "structarm__pid__instance__q15" ],
    [ "arm_pid_instance_q31", "structarm__pid__instance__q31.html", "structarm__pid__instance__q31" ],
    [ "arm_rfft_fast_instance_f32", "structarm__rfft__fast__instance__f32.html", "structarm__rfft__fast__instance__f32" ],
    [ "arm_rfft_instance_f32", "structarm__rfft__instance__f32.html", "structarm__rfft__instance__f32" ],
    [ "arm_rfft_instance_q15", "structarm__rfft__instance__q15.html", "structarm__rfft__instance__q15" ],
    [ "arm_rfft_instance_q31", "structarm__rfft__instance__q31.html", "structarm__rfft__instance__q31" ],
    [ "CCAN_IF_T", "struct_c_c_a_n___i_f___t.html", "struct_c_c_a_n___i_f___t" ],
    [ "CCAN_MSG_OBJ_T", "struct_c_c_a_n___m_s_g___o_b_j___t.html", "struct_c_c_a_n___m_s_g___o_b_j___t" ],
    [ "CCU_CFGSTAT_T", "struct_c_c_u___c_f_g_s_t_a_t___t.html", "struct_c_c_u___c_f_g_s_t_a_t___t" ],
    [ "CGU_PLL_REG_T", "struct_c_g_u___p_l_l___r_e_g___t.html", "struct_c_g_u___p_l_l___r_e_g___t" ],
    [ "CGU_USBAUDIO_PLL_SETUP_T", "struct_c_g_u___u_s_b_a_u_d_i_o___p_l_l___s_e_t_u_p___t.html", "struct_c_g_u___u_s_b_a_u_d_i_o___p_l_l___s_e_t_u_p___t" ],
    [ "Chip_SSP_DATA_SETUP_T", "struct_chip___s_s_p___d_a_t_a___s_e_t_u_p___t.html", "struct_chip___s_s_p___d_a_t_a___s_e_t_u_p___t" ],
    [ "CLK_BASE_STATES", "struct_c_l_k___b_a_s_e___s_t_a_t_e_s.html", "struct_c_l_k___b_a_s_e___s_t_a_t_e_s" ],
    [ "CLK_PERIPH_TO_BASE_T", "struct_c_l_k___p_e_r_i_p_h___t_o___b_a_s_e___t.html", "struct_c_l_k___p_e_r_i_p_h___t_o___b_a_s_e___t" ],
    [ "CONTROL_Type", "union_c_o_n_t_r_o_l___type.html", "union_c_o_n_t_r_o_l___type" ],
    [ "CoreDebug_Type", "struct_core_debug___type.html", "struct_core_debug___type" ],
    [ "CRSDCEG_T", "struct_c_r_s_d_c_e_g___t.html", "struct_c_r_s_d_c_e_g___t" ],
    [ "DMA_ChannelHandle_t", "struct_d_m_a___channel_handle__t.html", "struct_d_m_a___channel_handle__t" ],
    [ "DMA_TransferDescriptor", "struct_d_m_a___transfer_descriptor.html", "struct_d_m_a___transfer_descriptor" ],
    [ "DWT_Type", "struct_d_w_t___type.html", "struct_d_w_t___type" ],
    [ "ENET_ENHRXDESC_T", "struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t.html", "struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t" ],
    [ "ENET_ENHTXDESC_T", "struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t.html", "struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t" ],
    [ "ENET_RXDESC_T", "struct_e_n_e_t___r_x_d_e_s_c___t.html", "struct_e_n_e_t___r_x_d_e_s_c___t" ],
    [ "ENET_TXDESC_T", "struct_e_n_e_t___t_x_d_e_s_c___t.html", "struct_e_n_e_t___t_x_d_e_s_c___t" ],
    [ "GPDMA_CH_CFG_T", "struct_g_p_d_m_a___c_h___c_f_g___t.html", "struct_g_p_d_m_a___c_h___c_f_g___t" ],
    [ "GPDMA_CH_T", "struct_g_p_d_m_a___c_h___t.html", "struct_g_p_d_m_a___c_h___t" ],
    [ "HSADCINTCTRL_T", "struct_h_s_a_d_c_i_n_t_c_t_r_l___t.html", "struct_h_s_a_d_c_i_n_t_c_t_r_l___t" ],
    [ "i2c_interface", "structi2c__interface.html", "structi2c__interface" ],
    [ "i2c_slave_interface", "structi2c__slave__interface.html", "structi2c__slave__interface" ],
    [ "I2C_XFER_T", "struct_i2_c___x_f_e_r___t.html", "struct_i2_c___x_f_e_r___t" ],
    [ "I2CM_XFER_T", "struct_i2_c_m___x_f_e_r___t.html", "struct_i2_c_m___x_f_e_r___t" ],
    [ "I2S_AUDIO_FORMAT_T", "struct_i2_s___a_u_d_i_o___f_o_r_m_a_t___t.html", "struct_i2_s___a_u_d_i_o___f_o_r_m_a_t___t" ],
    [ "IP_EMC_DYN_CONFIG_T", "struct_i_p___e_m_c___d_y_n___c_o_n_f_i_g___t.html", "struct_i_p___e_m_c___d_y_n___c_o_n_f_i_g___t" ],
    [ "IP_EMC_DYN_DEVICE_CONFIG_T", "struct_i_p___e_m_c___d_y_n___d_e_v_i_c_e___c_o_n_f_i_g___t.html", "struct_i_p___e_m_c___d_y_n___d_e_v_i_c_e___c_o_n_f_i_g___t" ],
    [ "IP_EMC_STATIC_CONFIG_T", "struct_i_p___e_m_c___s_t_a_t_i_c___c_o_n_f_i_g___t.html", "struct_i_p___e_m_c___s_t_a_t_i_c___c_o_n_f_i_g___t" ],
    [ "IPSR_Type", "union_i_p_s_r___type.html", "union_i_p_s_r___type" ],
    [ "ITM_Type", "struct_i_t_m___type.html", "struct_i_t_m___type" ],
    [ "LCD_CONFIG_T", "struct_l_c_d___c_o_n_f_i_g___t.html", "struct_l_c_d___c_o_n_f_i_g___t" ],
    [ "LCD_PALETTE_ENTRY_T", "struct_l_c_d___p_a_l_e_t_t_e___e_n_t_r_y___t.html", "struct_l_c_d___p_a_l_e_t_t_e___e_n_t_r_y___t" ],
    [ "LPC_ADC_T", "struct_l_p_c___a_d_c___t.html", "struct_l_p_c___a_d_c___t" ],
    [ "LPC_ATIMER_T", "struct_l_p_c___a_t_i_m_e_r___t.html", "struct_l_p_c___a_t_i_m_e_r___t" ],
    [ "LPC_CCAN_T", "struct_l_p_c___c_c_a_n___t.html", "struct_l_p_c___c_c_a_n___t" ],
    [ "LPC_CCU1_T", "struct_l_p_c___c_c_u1___t.html", "struct_l_p_c___c_c_u1___t" ],
    [ "LPC_CCU2_T", "struct_l_p_c___c_c_u2___t.html", "struct_l_p_c___c_c_u2___t" ],
    [ "LPC_CGU_T", "struct_l_p_c___c_g_u___t.html", "struct_l_p_c___c_g_u___t" ],
    [ "LPC_CREG_T", "struct_l_p_c___c_r_e_g___t.html", "struct_l_p_c___c_r_e_g___t" ],
    [ "LPC_DAC_T", "struct_l_p_c___d_a_c___t.html", "struct_l_p_c___d_a_c___t" ],
    [ "LPC_EEPROM_T", "struct_l_p_c___e_e_p_r_o_m___t.html", "struct_l_p_c___e_e_p_r_o_m___t" ],
    [ "LPC_EMC_T", "struct_l_p_c___e_m_c___t.html", "struct_l_p_c___e_m_c___t" ],
    [ "LPC_ENET_T", "struct_l_p_c___e_n_e_t___t.html", "struct_l_p_c___e_n_e_t___t" ],
    [ "LPC_EVRT_T", "struct_l_p_c___e_v_r_t___t.html", "struct_l_p_c___e_v_r_t___t" ],
    [ "LPC_FMC_T", "struct_l_p_c___f_m_c___t.html", "struct_l_p_c___f_m_c___t" ],
    [ "LPC_GIMA_T", "struct_l_p_c___g_i_m_a___t.html", "struct_l_p_c___g_i_m_a___t" ],
    [ "LPC_GPDMA_T", "struct_l_p_c___g_p_d_m_a___t.html", "struct_l_p_c___g_p_d_m_a___t" ],
    [ "LPC_GPIO_T", "struct_l_p_c___g_p_i_o___t.html", "struct_l_p_c___g_p_i_o___t" ],
    [ "LPC_GPIOGROUPINT_T", "struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t.html", "struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t" ],
    [ "LPC_HSADC_T", "struct_l_p_c___h_s_a_d_c___t.html", "struct_l_p_c___h_s_a_d_c___t" ],
    [ "LPC_I2C_T", "struct_l_p_c___i2_c___t.html", "struct_l_p_c___i2_c___t" ],
    [ "LPC_I2S_T", "struct_l_p_c___i2_s___t.html", "struct_l_p_c___i2_s___t" ],
    [ "LPC_LCD_T", "struct_l_p_c___l_c_d___t.html", "struct_l_p_c___l_c_d___t" ],
    [ "LPC_MCPWM_T", "struct_l_p_c___m_c_p_w_m___t.html", "struct_l_p_c___m_c_p_w_m___t" ],
    [ "LPC_OTP_T", "struct_l_p_c___o_t_p___t.html", "struct_l_p_c___o_t_p___t" ],
    [ "LPC_PIN_INT_T", "struct_l_p_c___p_i_n___i_n_t___t.html", "struct_l_p_c___p_i_n___i_n_t___t" ],
    [ "LPC_PMC_T", "struct_l_p_c___p_m_c___t.html", "struct_l_p_c___p_m_c___t" ],
    [ "LPC_QEI_T", "struct_l_p_c___q_e_i___t.html", "struct_l_p_c___q_e_i___t" ],
    [ "LPC_REGFILE_T", "struct_l_p_c___r_e_g_f_i_l_e___t.html", "struct_l_p_c___r_e_g_f_i_l_e___t" ],
    [ "LPC_RGU_T", "struct_l_p_c___r_g_u___t.html", "struct_l_p_c___r_g_u___t" ],
    [ "LPC_RITIMER_T", "struct_l_p_c___r_i_t_i_m_e_r___t.html", "struct_l_p_c___r_i_t_i_m_e_r___t" ],
    [ "LPC_ROM_API_T", "struct_l_p_c___r_o_m___a_p_i___t.html", "struct_l_p_c___r_o_m___a_p_i___t" ],
    [ "LPC_RTC_T", "struct_l_p_c___r_t_c___t.html", "struct_l_p_c___r_t_c___t" ],
    [ "LPC_SCT_T", "struct_l_p_c___s_c_t___t.html", "struct_l_p_c___s_c_t___t" ],
    [ "LPC_SCU_T", "struct_l_p_c___s_c_u___t.html", "struct_l_p_c___s_c_u___t" ],
    [ "LPC_SDMMC_T", "struct_l_p_c___s_d_m_m_c___t.html", "struct_l_p_c___s_d_m_m_c___t" ],
    [ "LPC_SPIFI_CHIPHW", "struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w.html", "struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w" ],
    [ "LPC_SSP_T", "struct_l_p_c___s_s_p___t.html", "struct_l_p_c___s_s_p___t" ],
    [ "LPC_TIMER_T", "struct_l_p_c___t_i_m_e_r___t.html", "struct_l_p_c___t_i_m_e_r___t" ],
    [ "LPC_USART_T", "struct_l_p_c___u_s_a_r_t___t.html", "struct_l_p_c___u_s_a_r_t___t" ],
    [ "LPC_USBHS_T", "struct_l_p_c___u_s_b_h_s___t.html", "struct_l_p_c___u_s_b_h_s___t" ],
    [ "LPC_WWDT_T", "struct_l_p_c___w_w_d_t___t.html", "struct_l_p_c___w_w_d_t___t" ],
    [ "NVIC_Type", "struct_n_v_i_c___type.html", "struct_n_v_i_c___type" ],
    [ "OTP_API_T", "struct_o_t_p___a_p_i___t.html", "struct_o_t_p___a_p_i___t" ],
    [ "PINMUX_GRP_T", "struct_p_i_n_m_u_x___g_r_p___t.html", "struct_p_i_n_m_u_x___g_r_p___t" ],
    [ "PLL_PARAM_T", "struct_p_l_l___p_a_r_a_m___t.html", "struct_p_l_l___p_a_r_a_m___t" ],
    [ "pSDMMC_DMA_T", "structp_s_d_m_m_c___d_m_a___t.html", "structp_s_d_m_m_c___d_m_a___t" ],
    [ "RINGBUFF_T", "struct_r_i_n_g_b_u_f_f___t.html", "struct_r_i_n_g_b_u_f_f___t" ],
    [ "RTC_EV_TIMESTAMP_T", "struct_r_t_c___e_v___t_i_m_e_s_t_a_m_p___t.html", "struct_r_t_c___e_v___t_i_m_e_s_t_a_m_p___t" ],
    [ "RTC_TIME_T", "struct_r_t_c___t_i_m_e___t.html", "struct_r_t_c___t_i_m_e___t" ],
    [ "SCB_Type", "struct_s_c_b___type.html", "struct_s_c_b___type" ],
    [ "SCnSCB_Type", "struct_s_cn_s_c_b___type.html", "struct_s_cn_s_c_b___type" ],
    [ "SDMMC_CARD_T", "struct_s_d_m_m_c___c_a_r_d___t.html", "struct_s_d_m_m_c___c_a_r_d___t" ],
    [ "SPI_Address_t", "struct_s_p_i___address__t.html", "struct_s_p_i___address__t" ],
    [ "SSP_ConfigFormat", "struct_s_s_p___config_format.html", "struct_s_s_p___config_format" ],
    [ "SysTick_Type", "struct_sys_tick___type.html", "struct_sys_tick___type" ],
    [ "TPI_Type", "struct_t_p_i___type.html", "struct_t_p_i___type" ],
    [ "xPSR_Type", "unionx_p_s_r___type.html", "unionx_p_s_r___type" ]
];