{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 22 11:16:44 2011 " "Info: Processing started: Thu Sep 22 11:16:44 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pattern_gen -c pattern_gen --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pattern_gen -c pattern_gen --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock_50Mhz " "Info: Assuming node \"clock_50Mhz\" is an undefined clock" {  } { { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 7 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_50Mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock_500Khz " "Info: Detected ripple clock \"clock_500Khz\" as buffer" {  } { { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 20 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_500Khz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock_50Mhz register address_temp\[0\] register state.start_gen 210.7 MHz 4.746 ns Internal " "Info: Clock \"clock_50Mhz\" has Internal fmax of 210.7 MHz between source register \"address_temp\[0\]\" and destination register \"state.start_gen\" (period= 4.746 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.529 ns + Longest register register " "Info: + Longest register to register delay is 4.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns address_temp\[0\] 1 REG LCFF_X1_Y34_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y34_N1; Fanout = 4; REG Node = 'address_temp\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_temp[0] } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.485 ns) 0.796 ns Add1~1 2 COMB LCCOMB_X1_Y34_N14 2 " "Info: 2: + IC(0.311 ns) + CELL(0.485 ns) = 0.796 ns; Loc. = LCCOMB_X1_Y34_N14; Fanout = 2; COMB Node = 'Add1~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.796 ns" { address_temp[0] Add1~1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.867 ns Add1~3 3 COMB LCCOMB_X1_Y34_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.867 ns; Loc. = LCCOMB_X1_Y34_N16; Fanout = 2; COMB Node = 'Add1~3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~1 Add1~3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.938 ns Add1~5 4 COMB LCCOMB_X1_Y34_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.938 ns; Loc. = LCCOMB_X1_Y34_N18; Fanout = 2; COMB Node = 'Add1~5'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~3 Add1~5 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.009 ns Add1~7 5 COMB LCCOMB_X1_Y34_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.009 ns; Loc. = LCCOMB_X1_Y34_N20; Fanout = 2; COMB Node = 'Add1~7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~5 Add1~7 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.080 ns Add1~9 6 COMB LCCOMB_X1_Y34_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.080 ns; Loc. = LCCOMB_X1_Y34_N22; Fanout = 2; COMB Node = 'Add1~9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~7 Add1~9 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.151 ns Add1~11 7 COMB LCCOMB_X1_Y34_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.151 ns; Loc. = LCCOMB_X1_Y34_N24; Fanout = 2; COMB Node = 'Add1~11'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~9 Add1~11 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.222 ns Add1~13 8 COMB LCCOMB_X1_Y34_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.222 ns; Loc. = LCCOMB_X1_Y34_N26; Fanout = 2; COMB Node = 'Add1~13'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~11 Add1~13 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.293 ns Add1~15 9 COMB LCCOMB_X1_Y34_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.293 ns; Loc. = LCCOMB_X1_Y34_N28; Fanout = 2; COMB Node = 'Add1~15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~13 Add1~15 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.439 ns Add1~17 10 COMB LCCOMB_X1_Y34_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.146 ns) = 1.439 ns; Loc. = LCCOMB_X1_Y34_N30; Fanout = 2; COMB Node = 'Add1~17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Add1~15 Add1~17 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.510 ns Add1~19 11 COMB LCCOMB_X1_Y33_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.510 ns; Loc. = LCCOMB_X1_Y33_N0; Fanout = 2; COMB Node = 'Add1~19'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~17 Add1~19 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.581 ns Add1~21 12 COMB LCCOMB_X1_Y33_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.581 ns; Loc. = LCCOMB_X1_Y33_N2; Fanout = 2; COMB Node = 'Add1~21'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~19 Add1~21 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.652 ns Add1~23 13 COMB LCCOMB_X1_Y33_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.652 ns; Loc. = LCCOMB_X1_Y33_N4; Fanout = 2; COMB Node = 'Add1~23'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~21 Add1~23 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.062 ns Add1~24 14 COMB LCCOMB_X1_Y33_N6 3 " "Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 2.062 ns; Loc. = LCCOMB_X1_Y33_N6; Fanout = 3; COMB Node = 'Add1~24'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add1~23 Add1~24 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.398 ns) 3.179 ns Equal0~3 15 COMB LCCOMB_X1_Y34_N12 1 " "Info: 15: + IC(0.719 ns) + CELL(0.398 ns) = 3.179 ns; Loc. = LCCOMB_X1_Y34_N12; Fanout = 1; COMB Node = 'Equal0~3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { Add1~24 Equal0~3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.150 ns) 4.047 ns Equal0~5 16 COMB LCCOMB_X1_Y33_N18 1 " "Info: 16: + IC(0.718 ns) + CELL(0.150 ns) = 4.047 ns; Loc. = LCCOMB_X1_Y33_N18; Fanout = 1; COMB Node = 'Equal0~5'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { Equal0~3 Equal0~5 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 4.445 ns Selector69~0 17 COMB LCCOMB_X1_Y33_N26 1 " "Info: 17: + IC(0.248 ns) + CELL(0.150 ns) = 4.445 ns; Loc. = LCCOMB_X1_Y33_N26; Fanout = 1; COMB Node = 'Selector69~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Equal0~5 Selector69~0 } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.529 ns state.start_gen 18 REG LCFF_X1_Y33_N27 25 " "Info: 18: + IC(0.000 ns) + CELL(0.084 ns) = 4.529 ns; Loc. = LCFF_X1_Y33_N27; Fanout = 25; REG Node = 'state.start_gen'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector69~0 state.start_gen } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.533 ns ( 55.93 % ) " "Info: Total cell delay = 2.533 ns ( 55.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.996 ns ( 44.07 % ) " "Info: Total interconnect delay = 1.996 ns ( 44.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.529 ns" { address_temp[0] Add1~1 Add1~3 Add1~5 Add1~7 Add1~9 Add1~11 Add1~13 Add1~15 Add1~17 Add1~19 Add1~21 Add1~23 Add1~24 Equal0~3 Equal0~5 Selector69~0 state.start_gen } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.529 ns" { address_temp[0] {} Add1~1 {} Add1~3 {} Add1~5 {} Add1~7 {} Add1~9 {} Add1~11 {} Add1~13 {} Add1~15 {} Add1~17 {} Add1~19 {} Add1~21 {} Add1~23 {} Add1~24 {} Equal0~3 {} Equal0~5 {} Selector69~0 {} state.start_gen {} } { 0.000ns 0.311ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.719ns 0.718ns 0.248ns 0.000ns } { 0.000ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.410ns 0.398ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50Mhz destination 5.406 ns + Shortest register " "Info: + Shortest clock path from clock \"clock_50Mhz\" to destination register is 5.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50Mhz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50Mhz } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.787 ns) 2.684 ns clock_500Khz 2 REG LCFF_X1_Y23_N13 2 " "Info: 2: + IC(0.898 ns) + CELL(0.787 ns) = 2.684 ns; Loc. = LCFF_X1_Y23_N13; Fanout = 2; REG Node = 'clock_500Khz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { clock_50Mhz clock_500Khz } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.000 ns) 3.848 ns clock_500Khz~clkctrl 3 COMB CLKCTRL_G0 26 " "Info: 3: + IC(1.164 ns) + CELL(0.000 ns) = 3.848 ns; Loc. = CLKCTRL_G0; Fanout = 26; COMB Node = 'clock_500Khz~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { clock_500Khz clock_500Khz~clkctrl } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 5.406 ns state.start_gen 4 REG LCFF_X1_Y33_N27 25 " "Info: 4: + IC(1.021 ns) + CELL(0.537 ns) = 5.406 ns; Loc. = LCFF_X1_Y33_N27; Fanout = 25; REG Node = 'state.start_gen'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { clock_500Khz~clkctrl state.start_gen } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 42.97 % ) " "Info: Total cell delay = 2.323 ns ( 42.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.083 ns ( 57.03 % ) " "Info: Total interconnect delay = 3.083 ns ( 57.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.406 ns" { clock_50Mhz clock_500Khz clock_500Khz~clkctrl state.start_gen } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.406 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_500Khz {} clock_500Khz~clkctrl {} state.start_gen {} } { 0.000ns 0.000ns 0.898ns 1.164ns 1.021ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50Mhz source 5.409 ns - Longest register " "Info: - Longest clock path from clock \"clock_50Mhz\" to source register is 5.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50Mhz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50Mhz } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.787 ns) 2.684 ns clock_500Khz 2 REG LCFF_X1_Y23_N13 2 " "Info: 2: + IC(0.898 ns) + CELL(0.787 ns) = 2.684 ns; Loc. = LCFF_X1_Y23_N13; Fanout = 2; REG Node = 'clock_500Khz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { clock_50Mhz clock_500Khz } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.000 ns) 3.848 ns clock_500Khz~clkctrl 3 COMB CLKCTRL_G0 26 " "Info: 3: + IC(1.164 ns) + CELL(0.000 ns) = 3.848 ns; Loc. = CLKCTRL_G0; Fanout = 26; COMB Node = 'clock_500Khz~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { clock_500Khz clock_500Khz~clkctrl } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 5.409 ns address_temp\[0\] 4 REG LCFF_X1_Y34_N1 4 " "Info: 4: + IC(1.024 ns) + CELL(0.537 ns) = 5.409 ns; Loc. = LCFF_X1_Y34_N1; Fanout = 4; REG Node = 'address_temp\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { clock_500Khz~clkctrl address_temp[0] } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 42.95 % ) " "Info: Total cell delay = 2.323 ns ( 42.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.086 ns ( 57.05 % ) " "Info: Total interconnect delay = 3.086 ns ( 57.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.409 ns" { clock_50Mhz clock_500Khz clock_500Khz~clkctrl address_temp[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.409 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_500Khz {} clock_500Khz~clkctrl {} address_temp[0] {} } { 0.000ns 0.000ns 0.898ns 1.164ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.406 ns" { clock_50Mhz clock_500Khz clock_500Khz~clkctrl state.start_gen } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.406 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_500Khz {} clock_500Khz~clkctrl {} state.start_gen {} } { 0.000ns 0.000ns 0.898ns 1.164ns 1.021ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.409 ns" { clock_50Mhz clock_500Khz clock_500Khz~clkctrl address_temp[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.409 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_500Khz {} clock_500Khz~clkctrl {} address_temp[0] {} } { 0.000ns 0.000ns 0.898ns 1.164ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 60 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.529 ns" { address_temp[0] Add1~1 Add1~3 Add1~5 Add1~7 Add1~9 Add1~11 Add1~13 Add1~15 Add1~17 Add1~19 Add1~21 Add1~23 Add1~24 Equal0~3 Equal0~5 Selector69~0 state.start_gen } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.529 ns" { address_temp[0] {} Add1~1 {} Add1~3 {} Add1~5 {} Add1~7 {} Add1~9 {} Add1~11 {} Add1~13 {} Add1~15 {} Add1~17 {} Add1~19 {} Add1~21 {} Add1~23 {} Add1~24 {} Equal0~3 {} Equal0~5 {} Selector69~0 {} state.start_gen {} } { 0.000ns 0.311ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.719ns 0.718ns 0.248ns 0.000ns } { 0.000ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.410ns 0.398ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.406 ns" { clock_50Mhz clock_500Khz clock_500Khz~clkctrl state.start_gen } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.406 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_500Khz {} clock_500Khz~clkctrl {} state.start_gen {} } { 0.000ns 0.000ns 0.898ns 1.164ns 1.021ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.409 ns" { clock_50Mhz clock_500Khz clock_500Khz~clkctrl address_temp[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.409 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_500Khz {} clock_500Khz~clkctrl {} address_temp[0] {} } { 0.000ns 0.000ns 0.898ns 1.164ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "state.start_gen start_PB clock_50Mhz 2.347 ns register " "Info: tsu for register \"state.start_gen\" (data pin = \"start_PB\", clock pin = \"clock_50Mhz\") is 2.347 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.789 ns + Longest pin register " "Info: + Longest pin to register delay is 7.789 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns start_PB 1 PIN PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'start_PB'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_PB } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.424 ns) + CELL(0.419 ns) 7.705 ns Selector69~0 2 COMB LCCOMB_X1_Y33_N26 1 " "Info: 2: + IC(6.424 ns) + CELL(0.419 ns) = 7.705 ns; Loc. = LCCOMB_X1_Y33_N26; Fanout = 1; COMB Node = 'Selector69~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.843 ns" { start_PB Selector69~0 } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.789 ns state.start_gen 3 REG LCFF_X1_Y33_N27 25 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.789 ns; Loc. = LCFF_X1_Y33_N27; Fanout = 25; REG Node = 'state.start_gen'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector69~0 state.start_gen } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 17.52 % ) " "Info: Total cell delay = 1.365 ns ( 17.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.424 ns ( 82.48 % ) " "Info: Total interconnect delay = 6.424 ns ( 82.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.789 ns" { start_PB Selector69~0 state.start_gen } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.789 ns" { start_PB {} start_PB~combout {} Selector69~0 {} state.start_gen {} } { 0.000ns 0.000ns 6.424ns 0.000ns } { 0.000ns 0.862ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50Mhz destination 5.406 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_50Mhz\" to destination register is 5.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50Mhz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50Mhz } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.787 ns) 2.684 ns clock_500Khz 2 REG LCFF_X1_Y23_N13 2 " "Info: 2: + IC(0.898 ns) + CELL(0.787 ns) = 2.684 ns; Loc. = LCFF_X1_Y23_N13; Fanout = 2; REG Node = 'clock_500Khz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { clock_50Mhz clock_500Khz } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.000 ns) 3.848 ns clock_500Khz~clkctrl 3 COMB CLKCTRL_G0 26 " "Info: 3: + IC(1.164 ns) + CELL(0.000 ns) = 3.848 ns; Loc. = CLKCTRL_G0; Fanout = 26; COMB Node = 'clock_500Khz~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { clock_500Khz clock_500Khz~clkctrl } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 5.406 ns state.start_gen 4 REG LCFF_X1_Y33_N27 25 " "Info: 4: + IC(1.021 ns) + CELL(0.537 ns) = 5.406 ns; Loc. = LCFF_X1_Y33_N27; Fanout = 25; REG Node = 'state.start_gen'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { clock_500Khz~clkctrl state.start_gen } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 42.97 % ) " "Info: Total cell delay = 2.323 ns ( 42.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.083 ns ( 57.03 % ) " "Info: Total interconnect delay = 3.083 ns ( 57.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.406 ns" { clock_50Mhz clock_500Khz clock_500Khz~clkctrl state.start_gen } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.406 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_500Khz {} clock_500Khz~clkctrl {} state.start_gen {} } { 0.000ns 0.000ns 0.898ns 1.164ns 1.021ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.789 ns" { start_PB Selector69~0 state.start_gen } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.789 ns" { start_PB {} start_PB~combout {} Selector69~0 {} state.start_gen {} } { 0.000ns 0.000ns 6.424ns 0.000ns } { 0.000ns 0.862ns 0.419ns 0.084ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.406 ns" { clock_50Mhz clock_500Khz clock_500Khz~clkctrl state.start_gen } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.406 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_500Khz {} clock_500Khz~clkctrl {} state.start_gen {} } { 0.000ns 0.000ns 0.898ns 1.164ns 1.021ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock_50Mhz sram_address\[8\] address_temp\[8\] 9.372 ns register " "Info: tco from clock \"clock_50Mhz\" to destination pin \"sram_address\[8\]\" through register \"address_temp\[8\]\" is 9.372 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50Mhz source 5.410 ns + Longest register " "Info: + Longest clock path from clock \"clock_50Mhz\" to source register is 5.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50Mhz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50Mhz } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.787 ns) 2.684 ns clock_500Khz 2 REG LCFF_X1_Y23_N13 2 " "Info: 2: + IC(0.898 ns) + CELL(0.787 ns) = 2.684 ns; Loc. = LCFF_X1_Y23_N13; Fanout = 2; REG Node = 'clock_500Khz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { clock_50Mhz clock_500Khz } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.000 ns) 3.848 ns clock_500Khz~clkctrl 3 COMB CLKCTRL_G0 26 " "Info: 3: + IC(1.164 ns) + CELL(0.000 ns) = 3.848 ns; Loc. = CLKCTRL_G0; Fanout = 26; COMB Node = 'clock_500Khz~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { clock_500Khz clock_500Khz~clkctrl } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 5.410 ns address_temp\[8\] 4 REG LCFF_X2_Y33_N7 4 " "Info: 4: + IC(1.025 ns) + CELL(0.537 ns) = 5.410 ns; Loc. = LCFF_X2_Y33_N7; Fanout = 4; REG Node = 'address_temp\[8\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { clock_500Khz~clkctrl address_temp[8] } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 42.94 % ) " "Info: Total cell delay = 2.323 ns ( 42.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.087 ns ( 57.06 % ) " "Info: Total interconnect delay = 3.087 ns ( 57.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.410 ns" { clock_50Mhz clock_500Khz clock_500Khz~clkctrl address_temp[8] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.410 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_500Khz {} clock_500Khz~clkctrl {} address_temp[8] {} } { 0.000ns 0.000ns 0.898ns 1.164ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 60 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.712 ns + Longest register pin " "Info: + Longest register to pin delay is 3.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns address_temp\[8\] 1 REG LCFF_X2_Y33_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y33_N7; Fanout = 4; REG Node = 'address_temp\[8\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_temp[8] } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(2.808 ns) 3.712 ns sram_address\[8\] 2 PIN PIN_B6 0 " "Info: 2: + IC(0.904 ns) + CELL(2.808 ns) = 3.712 ns; Loc. = PIN_B6; Fanout = 0; PIN Node = 'sram_address\[8\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.712 ns" { address_temp[8] sram_address[8] } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 75.65 % ) " "Info: Total cell delay = 2.808 ns ( 75.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.904 ns ( 24.35 % ) " "Info: Total interconnect delay = 0.904 ns ( 24.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.712 ns" { address_temp[8] sram_address[8] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.712 ns" { address_temp[8] {} sram_address[8] {} } { 0.000ns 0.904ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.410 ns" { clock_50Mhz clock_500Khz clock_500Khz~clkctrl address_temp[8] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.410 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_500Khz {} clock_500Khz~clkctrl {} address_temp[8] {} } { 0.000ns 0.000ns 0.898ns 1.164ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.712 ns" { address_temp[8] sram_address[8] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.712 ns" { address_temp[8] {} sram_address[8] {} } { 0.000ns 0.904ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "write_data~reg0 reset clock_50Mhz 2.744 ns register " "Info: th for register \"write_data~reg0\" (data pin = \"reset\", clock pin = \"clock_50Mhz\") is 2.744 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50Mhz destination 5.369 ns + Longest register " "Info: + Longest clock path from clock \"clock_50Mhz\" to destination register is 5.369 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50Mhz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50Mhz } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.787 ns) 2.684 ns clock_500Khz 2 REG LCFF_X1_Y23_N13 2 " "Info: 2: + IC(0.898 ns) + CELL(0.787 ns) = 2.684 ns; Loc. = LCFF_X1_Y23_N13; Fanout = 2; REG Node = 'clock_500Khz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { clock_50Mhz clock_500Khz } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.000 ns) 3.848 ns clock_500Khz~clkctrl 3 COMB CLKCTRL_G0 26 " "Info: 3: + IC(1.164 ns) + CELL(0.000 ns) = 3.848 ns; Loc. = CLKCTRL_G0; Fanout = 26; COMB Node = 'clock_500Khz~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { clock_500Khz clock_500Khz~clkctrl } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.537 ns) 5.369 ns write_data~reg0 4 REG LCFF_X1_Y27_N25 2 " "Info: 4: + IC(0.984 ns) + CELL(0.537 ns) = 5.369 ns; Loc. = LCFF_X1_Y27_N25; Fanout = 2; REG Node = 'write_data~reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { clock_500Khz~clkctrl write_data~reg0 } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 43.27 % ) " "Info: Total cell delay = 2.323 ns ( 43.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.046 ns ( 56.73 % ) " "Info: Total interconnect delay = 3.046 ns ( 56.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.369 ns" { clock_50Mhz clock_500Khz clock_500Khz~clkctrl write_data~reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.369 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_500Khz {} clock_500Khz~clkctrl {} write_data~reg0 {} } { 0.000ns 0.000ns 0.898ns 1.164ns 0.984ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 62 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.891 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset 1 PIN PIN_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N1; Fanout = 6; PIN Node = 'reset'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.660 ns) 2.891 ns write_data~reg0 2 REG LCFF_X1_Y27_N25 2 " "Info: 2: + IC(1.232 ns) + CELL(0.660 ns) = 2.891 ns; Loc. = LCFF_X1_Y27_N25; Fanout = 2; REG Node = 'write_data~reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.892 ns" { reset write_data~reg0 } "NODE_NAME" } } { "pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 57.38 % ) " "Info: Total cell delay = 1.659 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.232 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.891 ns" { reset write_data~reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.891 ns" { reset {} reset~combout {} write_data~reg0 {} } { 0.000ns 0.000ns 1.232ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.369 ns" { clock_50Mhz clock_500Khz clock_500Khz~clkctrl write_data~reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.369 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_500Khz {} clock_500Khz~clkctrl {} write_data~reg0 {} } { 0.000ns 0.000ns 0.898ns 1.164ns 0.984ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.891 ns" { reset write_data~reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.891 ns" { reset {} reset~combout {} write_data~reg0 {} } { 0.000ns 0.000ns 1.232ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 22 11:16:46 2011 " "Info: Processing ended: Thu Sep 22 11:16:46 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
