<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AVRGenInstrInfo.inc source code [llvm/build/lib/Target/AVR/AVRGenInstrInfo.inc] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::AVRGenInstrInfo "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/AVR/AVRGenInstrInfo.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AVR</a>/<a href='AVRGenInstrInfo.inc.html'>AVRGenInstrInfo.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* Target Instruction Enum Values and Descriptors                             *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#<span data-ppcond="9">ifdef</span> <span class="macro" data-ref="_M/GET_INSTRINFO_ENUM">GET_INSTRINFO_ENUM</span></u></td></tr>
<tr><th id="10">10</th><td><u>#undef GET_INSTRINFO_ENUM</u></td></tr>
<tr><th id="11">11</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><b>namespace</b> AVR {</td></tr>
<tr><th id="14">14</th><td>  <b>enum</b> {</td></tr>
<tr><th id="15">15</th><td>    PHI	= <var>0</var>,</td></tr>
<tr><th id="16">16</th><td>    INLINEASM	= <var>1</var>,</td></tr>
<tr><th id="17">17</th><td>    INLINEASM_BR	= <var>2</var>,</td></tr>
<tr><th id="18">18</th><td>    CFI_INSTRUCTION	= <var>3</var>,</td></tr>
<tr><th id="19">19</th><td>    EH_LABEL	= <var>4</var>,</td></tr>
<tr><th id="20">20</th><td>    GC_LABEL	= <var>5</var>,</td></tr>
<tr><th id="21">21</th><td>    ANNOTATION_LABEL	= <var>6</var>,</td></tr>
<tr><th id="22">22</th><td>    KILL	= <var>7</var>,</td></tr>
<tr><th id="23">23</th><td>    EXTRACT_SUBREG	= <var>8</var>,</td></tr>
<tr><th id="24">24</th><td>    INSERT_SUBREG	= <var>9</var>,</td></tr>
<tr><th id="25">25</th><td>    IMPLICIT_DEF	= <var>10</var>,</td></tr>
<tr><th id="26">26</th><td>    SUBREG_TO_REG	= <var>11</var>,</td></tr>
<tr><th id="27">27</th><td>    COPY_TO_REGCLASS	= <var>12</var>,</td></tr>
<tr><th id="28">28</th><td>    DBG_VALUE	= <var>13</var>,</td></tr>
<tr><th id="29">29</th><td>    DBG_INSTR_REF	= <var>14</var>,</td></tr>
<tr><th id="30">30</th><td>    DBG_LABEL	= <var>15</var>,</td></tr>
<tr><th id="31">31</th><td>    REG_SEQUENCE	= <var>16</var>,</td></tr>
<tr><th id="32">32</th><td>    COPY	= <var>17</var>,</td></tr>
<tr><th id="33">33</th><td>    BUNDLE	= <var>18</var>,</td></tr>
<tr><th id="34">34</th><td>    LIFETIME_START	= <var>19</var>,</td></tr>
<tr><th id="35">35</th><td>    LIFETIME_END	= <var>20</var>,</td></tr>
<tr><th id="36">36</th><td>    PSEUDO_PROBE	= <var>21</var>,</td></tr>
<tr><th id="37">37</th><td>    STACKMAP	= <var>22</var>,</td></tr>
<tr><th id="38">38</th><td>    FENTRY_CALL	= <var>23</var>,</td></tr>
<tr><th id="39">39</th><td>    PATCHPOINT	= <var>24</var>,</td></tr>
<tr><th id="40">40</th><td>    LOAD_STACK_GUARD	= <var>25</var>,</td></tr>
<tr><th id="41">41</th><td>    PREALLOCATED_SETUP	= <var>26</var>,</td></tr>
<tr><th id="42">42</th><td>    PREALLOCATED_ARG	= <var>27</var>,</td></tr>
<tr><th id="43">43</th><td>    STATEPOINT	= <var>28</var>,</td></tr>
<tr><th id="44">44</th><td>    LOCAL_ESCAPE	= <var>29</var>,</td></tr>
<tr><th id="45">45</th><td>    FAULTING_OP	= <var>30</var>,</td></tr>
<tr><th id="46">46</th><td>    PATCHABLE_OP	= <var>31</var>,</td></tr>
<tr><th id="47">47</th><td>    PATCHABLE_FUNCTION_ENTER	= <var>32</var>,</td></tr>
<tr><th id="48">48</th><td>    PATCHABLE_RET	= <var>33</var>,</td></tr>
<tr><th id="49">49</th><td>    PATCHABLE_FUNCTION_EXIT	= <var>34</var>,</td></tr>
<tr><th id="50">50</th><td>    PATCHABLE_TAIL_CALL	= <var>35</var>,</td></tr>
<tr><th id="51">51</th><td>    PATCHABLE_EVENT_CALL	= <var>36</var>,</td></tr>
<tr><th id="52">52</th><td>    PATCHABLE_TYPED_EVENT_CALL	= <var>37</var>,</td></tr>
<tr><th id="53">53</th><td>    ICALL_BRANCH_FUNNEL	= <var>38</var>,</td></tr>
<tr><th id="54">54</th><td>    G_ADD	= <var>39</var>,</td></tr>
<tr><th id="55">55</th><td>    G_SUB	= <var>40</var>,</td></tr>
<tr><th id="56">56</th><td>    G_MUL	= <var>41</var>,</td></tr>
<tr><th id="57">57</th><td>    G_SDIV	= <var>42</var>,</td></tr>
<tr><th id="58">58</th><td>    G_UDIV	= <var>43</var>,</td></tr>
<tr><th id="59">59</th><td>    G_SREM	= <var>44</var>,</td></tr>
<tr><th id="60">60</th><td>    G_UREM	= <var>45</var>,</td></tr>
<tr><th id="61">61</th><td>    G_AND	= <var>46</var>,</td></tr>
<tr><th id="62">62</th><td>    G_OR	= <var>47</var>,</td></tr>
<tr><th id="63">63</th><td>    G_XOR	= <var>48</var>,</td></tr>
<tr><th id="64">64</th><td>    G_IMPLICIT_DEF	= <var>49</var>,</td></tr>
<tr><th id="65">65</th><td>    G_PHI	= <var>50</var>,</td></tr>
<tr><th id="66">66</th><td>    G_FRAME_INDEX	= <var>51</var>,</td></tr>
<tr><th id="67">67</th><td>    G_GLOBAL_VALUE	= <var>52</var>,</td></tr>
<tr><th id="68">68</th><td>    G_EXTRACT	= <var>53</var>,</td></tr>
<tr><th id="69">69</th><td>    G_UNMERGE_VALUES	= <var>54</var>,</td></tr>
<tr><th id="70">70</th><td>    G_INSERT	= <var>55</var>,</td></tr>
<tr><th id="71">71</th><td>    G_MERGE_VALUES	= <var>56</var>,</td></tr>
<tr><th id="72">72</th><td>    G_BUILD_VECTOR	= <var>57</var>,</td></tr>
<tr><th id="73">73</th><td>    G_BUILD_VECTOR_TRUNC	= <var>58</var>,</td></tr>
<tr><th id="74">74</th><td>    G_CONCAT_VECTORS	= <var>59</var>,</td></tr>
<tr><th id="75">75</th><td>    G_PTRTOINT	= <var>60</var>,</td></tr>
<tr><th id="76">76</th><td>    G_INTTOPTR	= <var>61</var>,</td></tr>
<tr><th id="77">77</th><td>    G_BITCAST	= <var>62</var>,</td></tr>
<tr><th id="78">78</th><td>    G_FREEZE	= <var>63</var>,</td></tr>
<tr><th id="79">79</th><td>    G_INTRINSIC_TRUNC	= <var>64</var>,</td></tr>
<tr><th id="80">80</th><td>    G_INTRINSIC_ROUND	= <var>65</var>,</td></tr>
<tr><th id="81">81</th><td>    G_INTRINSIC_LRINT	= <var>66</var>,</td></tr>
<tr><th id="82">82</th><td>    G_INTRINSIC_ROUNDEVEN	= <var>67</var>,</td></tr>
<tr><th id="83">83</th><td>    G_READCYCLECOUNTER	= <var>68</var>,</td></tr>
<tr><th id="84">84</th><td>    G_LOAD	= <var>69</var>,</td></tr>
<tr><th id="85">85</th><td>    G_SEXTLOAD	= <var>70</var>,</td></tr>
<tr><th id="86">86</th><td>    G_ZEXTLOAD	= <var>71</var>,</td></tr>
<tr><th id="87">87</th><td>    G_INDEXED_LOAD	= <var>72</var>,</td></tr>
<tr><th id="88">88</th><td>    G_INDEXED_SEXTLOAD	= <var>73</var>,</td></tr>
<tr><th id="89">89</th><td>    G_INDEXED_ZEXTLOAD	= <var>74</var>,</td></tr>
<tr><th id="90">90</th><td>    G_STORE	= <var>75</var>,</td></tr>
<tr><th id="91">91</th><td>    G_INDEXED_STORE	= <var>76</var>,</td></tr>
<tr><th id="92">92</th><td>    G_ATOMIC_CMPXCHG_WITH_SUCCESS	= <var>77</var>,</td></tr>
<tr><th id="93">93</th><td>    G_ATOMIC_CMPXCHG	= <var>78</var>,</td></tr>
<tr><th id="94">94</th><td>    G_ATOMICRMW_XCHG	= <var>79</var>,</td></tr>
<tr><th id="95">95</th><td>    G_ATOMICRMW_ADD	= <var>80</var>,</td></tr>
<tr><th id="96">96</th><td>    G_ATOMICRMW_SUB	= <var>81</var>,</td></tr>
<tr><th id="97">97</th><td>    G_ATOMICRMW_AND	= <var>82</var>,</td></tr>
<tr><th id="98">98</th><td>    G_ATOMICRMW_NAND	= <var>83</var>,</td></tr>
<tr><th id="99">99</th><td>    G_ATOMICRMW_OR	= <var>84</var>,</td></tr>
<tr><th id="100">100</th><td>    G_ATOMICRMW_XOR	= <var>85</var>,</td></tr>
<tr><th id="101">101</th><td>    G_ATOMICRMW_MAX	= <var>86</var>,</td></tr>
<tr><th id="102">102</th><td>    G_ATOMICRMW_MIN	= <var>87</var>,</td></tr>
<tr><th id="103">103</th><td>    G_ATOMICRMW_UMAX	= <var>88</var>,</td></tr>
<tr><th id="104">104</th><td>    G_ATOMICRMW_UMIN	= <var>89</var>,</td></tr>
<tr><th id="105">105</th><td>    G_ATOMICRMW_FADD	= <var>90</var>,</td></tr>
<tr><th id="106">106</th><td>    G_ATOMICRMW_FSUB	= <var>91</var>,</td></tr>
<tr><th id="107">107</th><td>    G_FENCE	= <var>92</var>,</td></tr>
<tr><th id="108">108</th><td>    G_BRCOND	= <var>93</var>,</td></tr>
<tr><th id="109">109</th><td>    G_BRINDIRECT	= <var>94</var>,</td></tr>
<tr><th id="110">110</th><td>    G_INTRINSIC	= <var>95</var>,</td></tr>
<tr><th id="111">111</th><td>    G_INTRINSIC_W_SIDE_EFFECTS	= <var>96</var>,</td></tr>
<tr><th id="112">112</th><td>    G_ANYEXT	= <var>97</var>,</td></tr>
<tr><th id="113">113</th><td>    G_TRUNC	= <var>98</var>,</td></tr>
<tr><th id="114">114</th><td>    G_CONSTANT	= <var>99</var>,</td></tr>
<tr><th id="115">115</th><td>    G_FCONSTANT	= <var>100</var>,</td></tr>
<tr><th id="116">116</th><td>    G_VASTART	= <var>101</var>,</td></tr>
<tr><th id="117">117</th><td>    G_VAARG	= <var>102</var>,</td></tr>
<tr><th id="118">118</th><td>    G_SEXT	= <var>103</var>,</td></tr>
<tr><th id="119">119</th><td>    G_SEXT_INREG	= <var>104</var>,</td></tr>
<tr><th id="120">120</th><td>    G_ZEXT	= <var>105</var>,</td></tr>
<tr><th id="121">121</th><td>    G_SHL	= <var>106</var>,</td></tr>
<tr><th id="122">122</th><td>    G_LSHR	= <var>107</var>,</td></tr>
<tr><th id="123">123</th><td>    G_ASHR	= <var>108</var>,</td></tr>
<tr><th id="124">124</th><td>    G_FSHL	= <var>109</var>,</td></tr>
<tr><th id="125">125</th><td>    G_FSHR	= <var>110</var>,</td></tr>
<tr><th id="126">126</th><td>    G_ICMP	= <var>111</var>,</td></tr>
<tr><th id="127">127</th><td>    G_FCMP	= <var>112</var>,</td></tr>
<tr><th id="128">128</th><td>    G_SELECT	= <var>113</var>,</td></tr>
<tr><th id="129">129</th><td>    G_UADDO	= <var>114</var>,</td></tr>
<tr><th id="130">130</th><td>    G_UADDE	= <var>115</var>,</td></tr>
<tr><th id="131">131</th><td>    G_USUBO	= <var>116</var>,</td></tr>
<tr><th id="132">132</th><td>    G_USUBE	= <var>117</var>,</td></tr>
<tr><th id="133">133</th><td>    G_SADDO	= <var>118</var>,</td></tr>
<tr><th id="134">134</th><td>    G_SADDE	= <var>119</var>,</td></tr>
<tr><th id="135">135</th><td>    G_SSUBO	= <var>120</var>,</td></tr>
<tr><th id="136">136</th><td>    G_SSUBE	= <var>121</var>,</td></tr>
<tr><th id="137">137</th><td>    G_UMULO	= <var>122</var>,</td></tr>
<tr><th id="138">138</th><td>    G_SMULO	= <var>123</var>,</td></tr>
<tr><th id="139">139</th><td>    G_UMULH	= <var>124</var>,</td></tr>
<tr><th id="140">140</th><td>    G_SMULH	= <var>125</var>,</td></tr>
<tr><th id="141">141</th><td>    G_UADDSAT	= <var>126</var>,</td></tr>
<tr><th id="142">142</th><td>    G_SADDSAT	= <var>127</var>,</td></tr>
<tr><th id="143">143</th><td>    G_USUBSAT	= <var>128</var>,</td></tr>
<tr><th id="144">144</th><td>    G_SSUBSAT	= <var>129</var>,</td></tr>
<tr><th id="145">145</th><td>    G_USHLSAT	= <var>130</var>,</td></tr>
<tr><th id="146">146</th><td>    G_SSHLSAT	= <var>131</var>,</td></tr>
<tr><th id="147">147</th><td>    G_SMULFIX	= <var>132</var>,</td></tr>
<tr><th id="148">148</th><td>    G_UMULFIX	= <var>133</var>,</td></tr>
<tr><th id="149">149</th><td>    G_SMULFIXSAT	= <var>134</var>,</td></tr>
<tr><th id="150">150</th><td>    G_UMULFIXSAT	= <var>135</var>,</td></tr>
<tr><th id="151">151</th><td>    G_SDIVFIX	= <var>136</var>,</td></tr>
<tr><th id="152">152</th><td>    G_UDIVFIX	= <var>137</var>,</td></tr>
<tr><th id="153">153</th><td>    G_SDIVFIXSAT	= <var>138</var>,</td></tr>
<tr><th id="154">154</th><td>    G_UDIVFIXSAT	= <var>139</var>,</td></tr>
<tr><th id="155">155</th><td>    G_FADD	= <var>140</var>,</td></tr>
<tr><th id="156">156</th><td>    G_FSUB	= <var>141</var>,</td></tr>
<tr><th id="157">157</th><td>    G_FMUL	= <var>142</var>,</td></tr>
<tr><th id="158">158</th><td>    G_FMA	= <var>143</var>,</td></tr>
<tr><th id="159">159</th><td>    G_FMAD	= <var>144</var>,</td></tr>
<tr><th id="160">160</th><td>    G_FDIV	= <var>145</var>,</td></tr>
<tr><th id="161">161</th><td>    G_FREM	= <var>146</var>,</td></tr>
<tr><th id="162">162</th><td>    G_FPOW	= <var>147</var>,</td></tr>
<tr><th id="163">163</th><td>    G_FPOWI	= <var>148</var>,</td></tr>
<tr><th id="164">164</th><td>    G_FEXP	= <var>149</var>,</td></tr>
<tr><th id="165">165</th><td>    G_FEXP2	= <var>150</var>,</td></tr>
<tr><th id="166">166</th><td>    G_FLOG	= <var>151</var>,</td></tr>
<tr><th id="167">167</th><td>    G_FLOG2	= <var>152</var>,</td></tr>
<tr><th id="168">168</th><td>    G_FLOG10	= <var>153</var>,</td></tr>
<tr><th id="169">169</th><td>    G_FNEG	= <var>154</var>,</td></tr>
<tr><th id="170">170</th><td>    G_FPEXT	= <var>155</var>,</td></tr>
<tr><th id="171">171</th><td>    G_FPTRUNC	= <var>156</var>,</td></tr>
<tr><th id="172">172</th><td>    G_FPTOSI	= <var>157</var>,</td></tr>
<tr><th id="173">173</th><td>    G_FPTOUI	= <var>158</var>,</td></tr>
<tr><th id="174">174</th><td>    G_SITOFP	= <var>159</var>,</td></tr>
<tr><th id="175">175</th><td>    G_UITOFP	= <var>160</var>,</td></tr>
<tr><th id="176">176</th><td>    G_FABS	= <var>161</var>,</td></tr>
<tr><th id="177">177</th><td>    G_FCOPYSIGN	= <var>162</var>,</td></tr>
<tr><th id="178">178</th><td>    G_FCANONICALIZE	= <var>163</var>,</td></tr>
<tr><th id="179">179</th><td>    G_FMINNUM	= <var>164</var>,</td></tr>
<tr><th id="180">180</th><td>    G_FMAXNUM	= <var>165</var>,</td></tr>
<tr><th id="181">181</th><td>    G_FMINNUM_IEEE	= <var>166</var>,</td></tr>
<tr><th id="182">182</th><td>    G_FMAXNUM_IEEE	= <var>167</var>,</td></tr>
<tr><th id="183">183</th><td>    G_FMINIMUM	= <var>168</var>,</td></tr>
<tr><th id="184">184</th><td>    G_FMAXIMUM	= <var>169</var>,</td></tr>
<tr><th id="185">185</th><td>    G_PTR_ADD	= <var>170</var>,</td></tr>
<tr><th id="186">186</th><td>    G_PTRMASK	= <var>171</var>,</td></tr>
<tr><th id="187">187</th><td>    G_SMIN	= <var>172</var>,</td></tr>
<tr><th id="188">188</th><td>    G_SMAX	= <var>173</var>,</td></tr>
<tr><th id="189">189</th><td>    G_UMIN	= <var>174</var>,</td></tr>
<tr><th id="190">190</th><td>    G_UMAX	= <var>175</var>,</td></tr>
<tr><th id="191">191</th><td>    G_ABS	= <var>176</var>,</td></tr>
<tr><th id="192">192</th><td>    G_BR	= <var>177</var>,</td></tr>
<tr><th id="193">193</th><td>    G_BRJT	= <var>178</var>,</td></tr>
<tr><th id="194">194</th><td>    G_INSERT_VECTOR_ELT	= <var>179</var>,</td></tr>
<tr><th id="195">195</th><td>    G_EXTRACT_VECTOR_ELT	= <var>180</var>,</td></tr>
<tr><th id="196">196</th><td>    G_SHUFFLE_VECTOR	= <var>181</var>,</td></tr>
<tr><th id="197">197</th><td>    G_CTTZ	= <var>182</var>,</td></tr>
<tr><th id="198">198</th><td>    G_CTTZ_ZERO_UNDEF	= <var>183</var>,</td></tr>
<tr><th id="199">199</th><td>    G_CTLZ	= <var>184</var>,</td></tr>
<tr><th id="200">200</th><td>    G_CTLZ_ZERO_UNDEF	= <var>185</var>,</td></tr>
<tr><th id="201">201</th><td>    G_CTPOP	= <var>186</var>,</td></tr>
<tr><th id="202">202</th><td>    G_BSWAP	= <var>187</var>,</td></tr>
<tr><th id="203">203</th><td>    G_BITREVERSE	= <var>188</var>,</td></tr>
<tr><th id="204">204</th><td>    G_FCEIL	= <var>189</var>,</td></tr>
<tr><th id="205">205</th><td>    G_FCOS	= <var>190</var>,</td></tr>
<tr><th id="206">206</th><td>    G_FSIN	= <var>191</var>,</td></tr>
<tr><th id="207">207</th><td>    G_FSQRT	= <var>192</var>,</td></tr>
<tr><th id="208">208</th><td>    G_FFLOOR	= <var>193</var>,</td></tr>
<tr><th id="209">209</th><td>    G_FRINT	= <var>194</var>,</td></tr>
<tr><th id="210">210</th><td>    G_FNEARBYINT	= <var>195</var>,</td></tr>
<tr><th id="211">211</th><td>    G_ADDRSPACE_CAST	= <var>196</var>,</td></tr>
<tr><th id="212">212</th><td>    G_BLOCK_ADDR	= <var>197</var>,</td></tr>
<tr><th id="213">213</th><td>    G_JUMP_TABLE	= <var>198</var>,</td></tr>
<tr><th id="214">214</th><td>    G_DYN_STACKALLOC	= <var>199</var>,</td></tr>
<tr><th id="215">215</th><td>    G_STRICT_FADD	= <var>200</var>,</td></tr>
<tr><th id="216">216</th><td>    G_STRICT_FSUB	= <var>201</var>,</td></tr>
<tr><th id="217">217</th><td>    G_STRICT_FMUL	= <var>202</var>,</td></tr>
<tr><th id="218">218</th><td>    G_STRICT_FDIV	= <var>203</var>,</td></tr>
<tr><th id="219">219</th><td>    G_STRICT_FREM	= <var>204</var>,</td></tr>
<tr><th id="220">220</th><td>    G_STRICT_FMA	= <var>205</var>,</td></tr>
<tr><th id="221">221</th><td>    G_STRICT_FSQRT	= <var>206</var>,</td></tr>
<tr><th id="222">222</th><td>    G_READ_REGISTER	= <var>207</var>,</td></tr>
<tr><th id="223">223</th><td>    G_WRITE_REGISTER	= <var>208</var>,</td></tr>
<tr><th id="224">224</th><td>    G_MEMCPY	= <var>209</var>,</td></tr>
<tr><th id="225">225</th><td>    G_MEMMOVE	= <var>210</var>,</td></tr>
<tr><th id="226">226</th><td>    G_MEMSET	= <var>211</var>,</td></tr>
<tr><th id="227">227</th><td>    G_VECREDUCE_SEQ_FADD	= <var>212</var>,</td></tr>
<tr><th id="228">228</th><td>    G_VECREDUCE_SEQ_FMUL	= <var>213</var>,</td></tr>
<tr><th id="229">229</th><td>    G_VECREDUCE_FADD	= <var>214</var>,</td></tr>
<tr><th id="230">230</th><td>    G_VECREDUCE_FMUL	= <var>215</var>,</td></tr>
<tr><th id="231">231</th><td>    G_VECREDUCE_FMAX	= <var>216</var>,</td></tr>
<tr><th id="232">232</th><td>    G_VECREDUCE_FMIN	= <var>217</var>,</td></tr>
<tr><th id="233">233</th><td>    G_VECREDUCE_ADD	= <var>218</var>,</td></tr>
<tr><th id="234">234</th><td>    G_VECREDUCE_MUL	= <var>219</var>,</td></tr>
<tr><th id="235">235</th><td>    G_VECREDUCE_AND	= <var>220</var>,</td></tr>
<tr><th id="236">236</th><td>    G_VECREDUCE_OR	= <var>221</var>,</td></tr>
<tr><th id="237">237</th><td>    G_VECREDUCE_XOR	= <var>222</var>,</td></tr>
<tr><th id="238">238</th><td>    G_VECREDUCE_SMAX	= <var>223</var>,</td></tr>
<tr><th id="239">239</th><td>    G_VECREDUCE_SMIN	= <var>224</var>,</td></tr>
<tr><th id="240">240</th><td>    G_VECREDUCE_UMAX	= <var>225</var>,</td></tr>
<tr><th id="241">241</th><td>    G_VECREDUCE_UMIN	= <var>226</var>,</td></tr>
<tr><th id="242">242</th><td>    ADCWRdRr	= <var>227</var>,</td></tr>
<tr><th id="243">243</th><td>    ADDWRdRr	= <var>228</var>,</td></tr>
<tr><th id="244">244</th><td>    ADJCALLSTACKDOWN	= <var>229</var>,</td></tr>
<tr><th id="245">245</th><td>    ADJCALLSTACKUP	= <var>230</var>,</td></tr>
<tr><th id="246">246</th><td>    ANDIWRdK	= <var>231</var>,</td></tr>
<tr><th id="247">247</th><td>    ANDWRdRr	= <var>232</var>,</td></tr>
<tr><th id="248">248</th><td>    ASRB7Rd	= <var>233</var>,</td></tr>
<tr><th id="249">249</th><td>    ASRWRd	= <var>234</var>,</td></tr>
<tr><th id="250">250</th><td>    Asr16	= <var>235</var>,</td></tr>
<tr><th id="251">251</th><td>    Asr8	= <var>236</var>,</td></tr>
<tr><th id="252">252</th><td>    AtomicFence	= <var>237</var>,</td></tr>
<tr><th id="253">253</th><td>    AtomicLoad16	= <var>238</var>,</td></tr>
<tr><th id="254">254</th><td>    AtomicLoad8	= <var>239</var>,</td></tr>
<tr><th id="255">255</th><td>    AtomicLoadAdd16	= <var>240</var>,</td></tr>
<tr><th id="256">256</th><td>    AtomicLoadAdd8	= <var>241</var>,</td></tr>
<tr><th id="257">257</th><td>    AtomicLoadAnd16	= <var>242</var>,</td></tr>
<tr><th id="258">258</th><td>    AtomicLoadAnd8	= <var>243</var>,</td></tr>
<tr><th id="259">259</th><td>    AtomicLoadOr16	= <var>244</var>,</td></tr>
<tr><th id="260">260</th><td>    AtomicLoadOr8	= <var>245</var>,</td></tr>
<tr><th id="261">261</th><td>    AtomicLoadSub16	= <var>246</var>,</td></tr>
<tr><th id="262">262</th><td>    AtomicLoadSub8	= <var>247</var>,</td></tr>
<tr><th id="263">263</th><td>    AtomicLoadXor16	= <var>248</var>,</td></tr>
<tr><th id="264">264</th><td>    AtomicLoadXor8	= <var>249</var>,</td></tr>
<tr><th id="265">265</th><td>    AtomicStore16	= <var>250</var>,</td></tr>
<tr><th id="266">266</th><td>    AtomicStore8	= <var>251</var>,</td></tr>
<tr><th id="267">267</th><td>    COMWRd	= <var>252</var>,</td></tr>
<tr><th id="268">268</th><td>    CPCWRdRr	= <var>253</var>,</td></tr>
<tr><th id="269">269</th><td>    CPWRdRr	= <var>254</var>,</td></tr>
<tr><th id="270">270</th><td>    EORWRdRr	= <var>255</var>,</td></tr>
<tr><th id="271">271</th><td>    FRMIDX	= <var>256</var>,</td></tr>
<tr><th id="272">272</th><td>    INWRdA	= <var>257</var>,</td></tr>
<tr><th id="273">273</th><td>    LDDWRdPtrQ	= <var>258</var>,</td></tr>
<tr><th id="274">274</th><td>    LDDWRdYQ	= <var>259</var>,</td></tr>
<tr><th id="275">275</th><td>    LDIWRdK	= <var>260</var>,</td></tr>
<tr><th id="276">276</th><td>    LDSWRdK	= <var>261</var>,</td></tr>
<tr><th id="277">277</th><td>    LDWRdPtr	= <var>262</var>,</td></tr>
<tr><th id="278">278</th><td>    LDWRdPtrPd	= <var>263</var>,</td></tr>
<tr><th id="279">279</th><td>    LDWRdPtrPi	= <var>264</var>,</td></tr>
<tr><th id="280">280</th><td>    LPMWRdZ	= <var>265</var>,</td></tr>
<tr><th id="281">281</th><td>    LPMWRdZPi	= <var>266</var>,</td></tr>
<tr><th id="282">282</th><td>    LSLB7Rd	= <var>267</var>,</td></tr>
<tr><th id="283">283</th><td>    LSLWRd	= <var>268</var>,</td></tr>
<tr><th id="284">284</th><td>    LSRB7Rd	= <var>269</var>,</td></tr>
<tr><th id="285">285</th><td>    LSRWRd	= <var>270</var>,</td></tr>
<tr><th id="286">286</th><td>    Lsl16	= <var>271</var>,</td></tr>
<tr><th id="287">287</th><td>    Lsl8	= <var>272</var>,</td></tr>
<tr><th id="288">288</th><td>    Lsr16	= <var>273</var>,</td></tr>
<tr><th id="289">289</th><td>    Lsr8	= <var>274</var>,</td></tr>
<tr><th id="290">290</th><td>    NEGWRd	= <var>275</var>,</td></tr>
<tr><th id="291">291</th><td>    ORIWRdK	= <var>276</var>,</td></tr>
<tr><th id="292">292</th><td>    ORWRdRr	= <var>277</var>,</td></tr>
<tr><th id="293">293</th><td>    OUTWARr	= <var>278</var>,</td></tr>
<tr><th id="294">294</th><td>    POPWRd	= <var>279</var>,</td></tr>
<tr><th id="295">295</th><td>    PUSHWRr	= <var>280</var>,</td></tr>
<tr><th id="296">296</th><td>    ROLBRd	= <var>281</var>,</td></tr>
<tr><th id="297">297</th><td>    ROLWRd	= <var>282</var>,</td></tr>
<tr><th id="298">298</th><td>    RORBRd	= <var>283</var>,</td></tr>
<tr><th id="299">299</th><td>    RORWRd	= <var>284</var>,</td></tr>
<tr><th id="300">300</th><td>    Rol16	= <var>285</var>,</td></tr>
<tr><th id="301">301</th><td>    Rol8	= <var>286</var>,</td></tr>
<tr><th id="302">302</th><td>    Ror16	= <var>287</var>,</td></tr>
<tr><th id="303">303</th><td>    Ror8	= <var>288</var>,</td></tr>
<tr><th id="304">304</th><td>    SBCIWRdK	= <var>289</var>,</td></tr>
<tr><th id="305">305</th><td>    SBCWRdRr	= <var>290</var>,</td></tr>
<tr><th id="306">306</th><td>    SEXT	= <var>291</var>,</td></tr>
<tr><th id="307">307</th><td>    SPREAD	= <var>292</var>,</td></tr>
<tr><th id="308">308</th><td>    SPWRITE	= <var>293</var>,</td></tr>
<tr><th id="309">309</th><td>    STDSPQRr	= <var>294</var>,</td></tr>
<tr><th id="310">310</th><td>    STDWPtrQRr	= <var>295</var>,</td></tr>
<tr><th id="311">311</th><td>    STDWSPQRr	= <var>296</var>,</td></tr>
<tr><th id="312">312</th><td>    STSWKRr	= <var>297</var>,</td></tr>
<tr><th id="313">313</th><td>    STWPtrPdRr	= <var>298</var>,</td></tr>
<tr><th id="314">314</th><td>    STWPtrPiRr	= <var>299</var>,</td></tr>
<tr><th id="315">315</th><td>    STWPtrRr	= <var>300</var>,</td></tr>
<tr><th id="316">316</th><td>    SUBIWRdK	= <var>301</var>,</td></tr>
<tr><th id="317">317</th><td>    SUBWRdRr	= <var>302</var>,</td></tr>
<tr><th id="318">318</th><td>    Select16	= <var>303</var>,</td></tr>
<tr><th id="319">319</th><td>    Select8	= <var>304</var>,</td></tr>
<tr><th id="320">320</th><td>    ZEXT	= <var>305</var>,</td></tr>
<tr><th id="321">321</th><td>    ADCRdRr	= <var>306</var>,</td></tr>
<tr><th id="322">322</th><td>    ADDRdRr	= <var>307</var>,</td></tr>
<tr><th id="323">323</th><td>    ADIWRdK	= <var>308</var>,</td></tr>
<tr><th id="324">324</th><td>    ANDIRdK	= <var>309</var>,</td></tr>
<tr><th id="325">325</th><td>    ANDRdRr	= <var>310</var>,</td></tr>
<tr><th id="326">326</th><td>    ASRRd	= <var>311</var>,</td></tr>
<tr><th id="327">327</th><td>    BCLRs	= <var>312</var>,</td></tr>
<tr><th id="328">328</th><td>    BLD	= <var>313</var>,</td></tr>
<tr><th id="329">329</th><td>    BRBCsk	= <var>314</var>,</td></tr>
<tr><th id="330">330</th><td>    BRBSsk	= <var>315</var>,</td></tr>
<tr><th id="331">331</th><td>    BREAK	= <var>316</var>,</td></tr>
<tr><th id="332">332</th><td>    BREQk	= <var>317</var>,</td></tr>
<tr><th id="333">333</th><td>    BRGEk	= <var>318</var>,</td></tr>
<tr><th id="334">334</th><td>    BRLOk	= <var>319</var>,</td></tr>
<tr><th id="335">335</th><td>    BRLTk	= <var>320</var>,</td></tr>
<tr><th id="336">336</th><td>    BRMIk	= <var>321</var>,</td></tr>
<tr><th id="337">337</th><td>    BRNEk	= <var>322</var>,</td></tr>
<tr><th id="338">338</th><td>    BRPLk	= <var>323</var>,</td></tr>
<tr><th id="339">339</th><td>    BRSHk	= <var>324</var>,</td></tr>
<tr><th id="340">340</th><td>    BSETs	= <var>325</var>,</td></tr>
<tr><th id="341">341</th><td>    BST	= <var>326</var>,</td></tr>
<tr><th id="342">342</th><td>    CALLk	= <var>327</var>,</td></tr>
<tr><th id="343">343</th><td>    CBIAb	= <var>328</var>,</td></tr>
<tr><th id="344">344</th><td>    COMRd	= <var>329</var>,</td></tr>
<tr><th id="345">345</th><td>    CPCRdRr	= <var>330</var>,</td></tr>
<tr><th id="346">346</th><td>    CPIRdK	= <var>331</var>,</td></tr>
<tr><th id="347">347</th><td>    CPRdRr	= <var>332</var>,</td></tr>
<tr><th id="348">348</th><td>    CPSE	= <var>333</var>,</td></tr>
<tr><th id="349">349</th><td>    DECRd	= <var>334</var>,</td></tr>
<tr><th id="350">350</th><td>    DESK	= <var>335</var>,</td></tr>
<tr><th id="351">351</th><td>    EICALL	= <var>336</var>,</td></tr>
<tr><th id="352">352</th><td>    EIJMP	= <var>337</var>,</td></tr>
<tr><th id="353">353</th><td>    ELPM	= <var>338</var>,</td></tr>
<tr><th id="354">354</th><td>    ELPMRdZ	= <var>339</var>,</td></tr>
<tr><th id="355">355</th><td>    ELPMRdZPi	= <var>340</var>,</td></tr>
<tr><th id="356">356</th><td>    EORRdRr	= <var>341</var>,</td></tr>
<tr><th id="357">357</th><td>    FMUL	= <var>342</var>,</td></tr>
<tr><th id="358">358</th><td>    FMULS	= <var>343</var>,</td></tr>
<tr><th id="359">359</th><td>    FMULSU	= <var>344</var>,</td></tr>
<tr><th id="360">360</th><td>    ICALL	= <var>345</var>,</td></tr>
<tr><th id="361">361</th><td>    IJMP	= <var>346</var>,</td></tr>
<tr><th id="362">362</th><td>    INCRd	= <var>347</var>,</td></tr>
<tr><th id="363">363</th><td>    INRdA	= <var>348</var>,</td></tr>
<tr><th id="364">364</th><td>    JMPk	= <var>349</var>,</td></tr>
<tr><th id="365">365</th><td>    LACZRd	= <var>350</var>,</td></tr>
<tr><th id="366">366</th><td>    LASZRd	= <var>351</var>,</td></tr>
<tr><th id="367">367</th><td>    LATZRd	= <var>352</var>,</td></tr>
<tr><th id="368">368</th><td>    LDDRdPtrQ	= <var>353</var>,</td></tr>
<tr><th id="369">369</th><td>    LDIRdK	= <var>354</var>,</td></tr>
<tr><th id="370">370</th><td>    LDRdPtr	= <var>355</var>,</td></tr>
<tr><th id="371">371</th><td>    LDRdPtrPd	= <var>356</var>,</td></tr>
<tr><th id="372">372</th><td>    LDRdPtrPi	= <var>357</var>,</td></tr>
<tr><th id="373">373</th><td>    LDSRdK	= <var>358</var>,</td></tr>
<tr><th id="374">374</th><td>    LPM	= <var>359</var>,</td></tr>
<tr><th id="375">375</th><td>    LPMRdZ	= <var>360</var>,</td></tr>
<tr><th id="376">376</th><td>    LPMRdZPi	= <var>361</var>,</td></tr>
<tr><th id="377">377</th><td>    LSRRd	= <var>362</var>,</td></tr>
<tr><th id="378">378</th><td>    MOVRdRr	= <var>363</var>,</td></tr>
<tr><th id="379">379</th><td>    MOVWRdRr	= <var>364</var>,</td></tr>
<tr><th id="380">380</th><td>    MULRdRr	= <var>365</var>,</td></tr>
<tr><th id="381">381</th><td>    MULSRdRr	= <var>366</var>,</td></tr>
<tr><th id="382">382</th><td>    MULSURdRr	= <var>367</var>,</td></tr>
<tr><th id="383">383</th><td>    NEGRd	= <var>368</var>,</td></tr>
<tr><th id="384">384</th><td>    NOP	= <var>369</var>,</td></tr>
<tr><th id="385">385</th><td>    ORIRdK	= <var>370</var>,</td></tr>
<tr><th id="386">386</th><td>    ORRdRr	= <var>371</var>,</td></tr>
<tr><th id="387">387</th><td>    OUTARr	= <var>372</var>,</td></tr>
<tr><th id="388">388</th><td>    POPRd	= <var>373</var>,</td></tr>
<tr><th id="389">389</th><td>    PUSHRr	= <var>374</var>,</td></tr>
<tr><th id="390">390</th><td>    RCALLk	= <var>375</var>,</td></tr>
<tr><th id="391">391</th><td>    RET	= <var>376</var>,</td></tr>
<tr><th id="392">392</th><td>    RETI	= <var>377</var>,</td></tr>
<tr><th id="393">393</th><td>    RJMPk	= <var>378</var>,</td></tr>
<tr><th id="394">394</th><td>    RORRd	= <var>379</var>,</td></tr>
<tr><th id="395">395</th><td>    SBCIRdK	= <var>380</var>,</td></tr>
<tr><th id="396">396</th><td>    SBCRdRr	= <var>381</var>,</td></tr>
<tr><th id="397">397</th><td>    SBIAb	= <var>382</var>,</td></tr>
<tr><th id="398">398</th><td>    SBICAb	= <var>383</var>,</td></tr>
<tr><th id="399">399</th><td>    SBISAb	= <var>384</var>,</td></tr>
<tr><th id="400">400</th><td>    SBIWRdK	= <var>385</var>,</td></tr>
<tr><th id="401">401</th><td>    SBRCRrB	= <var>386</var>,</td></tr>
<tr><th id="402">402</th><td>    SBRSRrB	= <var>387</var>,</td></tr>
<tr><th id="403">403</th><td>    SLEEP	= <var>388</var>,</td></tr>
<tr><th id="404">404</th><td>    SPM	= <var>389</var>,</td></tr>
<tr><th id="405">405</th><td>    SPMZPi	= <var>390</var>,</td></tr>
<tr><th id="406">406</th><td>    STDPtrQRr	= <var>391</var>,</td></tr>
<tr><th id="407">407</th><td>    STPtrPdRr	= <var>392</var>,</td></tr>
<tr><th id="408">408</th><td>    STPtrPiRr	= <var>393</var>,</td></tr>
<tr><th id="409">409</th><td>    STPtrRr	= <var>394</var>,</td></tr>
<tr><th id="410">410</th><td>    STSKRr	= <var>395</var>,</td></tr>
<tr><th id="411">411</th><td>    SUBIRdK	= <var>396</var>,</td></tr>
<tr><th id="412">412</th><td>    SUBRdRr	= <var>397</var>,</td></tr>
<tr><th id="413">413</th><td>    SWAPRd	= <var>398</var>,</td></tr>
<tr><th id="414">414</th><td>    WDR	= <var>399</var>,</td></tr>
<tr><th id="415">415</th><td>    XCHZRd	= <var>400</var>,</td></tr>
<tr><th id="416">416</th><td>    INSTRUCTION_LIST_END = <var>401</var></td></tr>
<tr><th id="417">417</th><td>  };</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td>} <i>// end namespace AVR</i></td></tr>
<tr><th id="420">420</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="421">421</th><td><u>#<span data-ppcond="9">endif</span> // GET_INSTRINFO_ENUM</u></td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td><u>#<span data-ppcond="423">ifdef</span> <span class="macro" data-ref="_M/GET_INSTRINFO_SCHED_ENUM">GET_INSTRINFO_SCHED_ENUM</span></u></td></tr>
<tr><th id="424">424</th><td><u>#undef GET_INSTRINFO_SCHED_ENUM</u></td></tr>
<tr><th id="425">425</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td><b>namespace</b> AVR {</td></tr>
<tr><th id="428">428</th><td><b>namespace</b> Sched {</td></tr>
<tr><th id="429">429</th><td>  <b>enum</b> {</td></tr>
<tr><th id="430">430</th><td>    NoInstrModel	= <var>0</var>,</td></tr>
<tr><th id="431">431</th><td>    SCHED_LIST_END = <var>1</var></td></tr>
<tr><th id="432">432</th><td>  };</td></tr>
<tr><th id="433">433</th><td>} <i>// end namespace Sched</i></td></tr>
<tr><th id="434">434</th><td>} <i>// end namespace AVR</i></td></tr>
<tr><th id="435">435</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="436">436</th><td><u>#<span data-ppcond="423">endif</span> // GET_INSTRINFO_SCHED_ENUM</u></td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td><u>#<span data-ppcond="438">ifdef</span> <span class="macro" data-ref="_M/GET_INSTRINFO_MC_DESC">GET_INSTRINFO_MC_DESC</span></u></td></tr>
<tr><th id="439">439</th><td><u>#undef GET_INSTRINFO_MC_DESC</u></td></tr>
<tr><th id="440">440</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td><em>static</em> <em>const</em> MCPhysReg ImplicitList1[] = { AVR::SREG, <var>0</var> };</td></tr>
<tr><th id="443">443</th><td><em>static</em> <em>const</em> MCPhysReg ImplicitList2[] = { AVR::SP, <var>0</var> };</td></tr>
<tr><th id="444">444</th><td><em>static</em> <em>const</em> MCPhysReg ImplicitList3[] = { AVR::SP, AVR::SREG, <var>0</var> };</td></tr>
<tr><th id="445">445</th><td><em>static</em> <em>const</em> MCPhysReg ImplicitList4[] = { AVR::R31R30, <var>0</var> };</td></tr>
<tr><th id="446">446</th><td><em>static</em> <em>const</em> MCPhysReg ImplicitList5[] = { AVR::R15, AVR::R14, AVR::R13, AVR::R12, AVR::R11, AVR::R10, AVR::R9, AVR::R8, AVR::R7, AVR::R6, AVR::R5, AVR::R4, AVR::R3, AVR::R2, AVR::R1, AVR::R0, <var>0</var> };</td></tr>
<tr><th id="447">447</th><td><em>static</em> <em>const</em> MCPhysReg ImplicitList6[] = { AVR::SP, AVR::R31R30, <var>0</var> };</td></tr>
<tr><th id="448">448</th><td><em>static</em> <em>const</em> MCPhysReg ImplicitList7[] = { AVR::R0, <var>0</var> };</td></tr>
<tr><th id="449">449</th><td><em>static</em> <em>const</em> MCPhysReg ImplicitList8[] = { AVR::R1, AVR::R0, AVR::SREG, <var>0</var> };</td></tr>
<tr><th id="450">450</th><td><em>static</em> <em>const</em> MCPhysReg ImplicitList9[] = { AVR::R31R30, AVR::R1, AVR::R0, <var>0</var> };</td></tr>
<tr><th id="451">451</th><td><em>static</em> <em>const</em> MCPhysReg ImplicitList10[] = { AVR::R1, AVR::R0, <var>0</var> };</td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo2[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="454">454</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo3[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="455">455</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo4[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="456">456</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo5[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, MCOI_TIED_TO(<var>0</var>) }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="457">457</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo6[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="458">458</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo7[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="459">459</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo8[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="460">460</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo9[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="461">461</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo10[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="462">462</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo11[] = { { <var>0</var>, <var>0</var>|(<var>1</var>&lt;&lt;MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="463">463</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo12[] = { { <var>0</var>, <var>0</var>|(<var>1</var>&lt;&lt;MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="464">464</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo13[] = { { <var>0</var>, <var>0</var>|(<var>1</var>&lt;&lt;MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="465">465</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo14[] = { { <var>0</var>, <var>0</var>|(<var>1</var>&lt;&lt;MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="466">466</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo15[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { <var>0</var>, <var>0</var>|(<var>1</var>&lt;&lt;MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="467">467</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo16[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, };</td></tr>
<tr><th id="468">468</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo17[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, };</td></tr>
<tr><th id="469">469</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo18[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="470">470</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo19[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_IMM_0, <var>0</var> }, };</td></tr>
<tr><th id="471">471</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo20[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, };</td></tr>
<tr><th id="472">472</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo21[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_IMM_0, <var>0</var> }, };</td></tr>
<tr><th id="473">473</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo22[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, };</td></tr>
<tr><th id="474">474</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo23[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_2, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="475">475</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo24[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_2, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="476">476</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo25[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_2, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, };</td></tr>
<tr><th id="477">477</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo26[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, };</td></tr>
<tr><th id="478">478</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo27[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, };</td></tr>
<tr><th id="479">479</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo28[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="480">480</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo29[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_IMM_0, <var>0</var> }, };</td></tr>
<tr><th id="481">481</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo30[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, };</td></tr>
<tr><th id="482">482</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo31[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, };</td></tr>
<tr><th id="483">483</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo32[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, };</td></tr>
<tr><th id="484">484</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo33[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, };</td></tr>
<tr><th id="485">485</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo34[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_IMM_0, <var>0</var> }, };</td></tr>
<tr><th id="486">486</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo35[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, };</td></tr>
<tr><th id="487">487</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo36[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, };</td></tr>
<tr><th id="488">488</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo37[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_2, <var>0</var> }, };</td></tr>
<tr><th id="489">489</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo38[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_2, <var>0</var> }, };</td></tr>
<tr><th id="490">490</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo39[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="491">491</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo40[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="492">492</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo41[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, };</td></tr>
<tr><th id="493">493</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo42[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_2, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_IMM_0, <var>0</var> }, };</td></tr>
<tr><th id="494">494</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo43[] = { { AVR::DREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::DREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(<var>0</var>) }, { AVR::DREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="495">495</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo44[] = { { AVR::DLDREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::DLDREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(<var>0</var>) }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="496">496</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo45[] = { { AVR::GPR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::GPR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(<var>0</var>) }, };</td></tr>
<tr><th id="497">497</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo46[] = { { AVR::DREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::DREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(<var>0</var>) }, };</td></tr>
<tr><th id="498">498</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo47[] = { { AVR::DREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::DREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::GPR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="499">499</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo48[] = { { AVR::GPR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::GPR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::GPR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="500">500</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo49[] = { { AVR::DREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::PTRDISPREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="501">501</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo50[] = { { AVR::GPR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::PTRREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="502">502</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo51[] = { { AVR::DREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::PTRDISPREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::DREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="503">503</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo52[] = { { AVR::GPR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::PTRREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::GPR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="504">504</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo53[] = { { AVR::PTRDISPREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::DREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="505">505</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo54[] = { { AVR::PTRREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::GPR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="506">506</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo55[] = { { AVR::DREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::DREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="507">507</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo56[] = { { AVR::DLDREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::DLDREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="508">508</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo57[] = { { AVR::DREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="509">509</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo58[] = { { AVR::DREGS_WITHOUT_YZ_WORKAROUNDRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, MCOI_EARLY_CLOBBER }, { AVR::PTRDISPREGSRegClassID, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="510">510</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo59[] = { { AVR::DREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::PTRDISPREGSRegClassID, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="511">511</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo60[] = { { AVR::DLDREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="512">512</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo61[] = { { AVR::DREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="513">513</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo62[] = { { AVR::DREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, MCOI_EARLY_CLOBBER }, { AVR::PTRDISPREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="514">514</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo63[] = { { AVR::DREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, MCOI_EARLY_CLOBBER }, { AVR::PTRREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::PTRREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(<var>1</var>) }, };</td></tr>
<tr><th id="515">515</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo64[] = { { AVR::DREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::ZREGRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="516">516</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo65[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { AVR::DREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="517">517</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo66[] = { { AVR::DREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="518">518</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo67[] = { { AVR::DREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::GPR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="519">519</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo68[] = { { AVR::DREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::GPRSPRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="520">520</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo69[] = { { AVR::GPRSPRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::DREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="521">521</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo70[] = { { AVR::GPRSPRegClassID, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { AVR::GPR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="522">522</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo71[] = { { AVR::PTRDISPREGSRegClassID, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { AVR::DREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="523">523</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo72[] = { { AVR::GPRSPRegClassID, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { AVR::DREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="524">524</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo73[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, { AVR::DREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="525">525</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo74[] = { { AVR::PTRREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, MCOI_EARLY_CLOBBER }, { AVR::PTRREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(<var>0</var>) }, { AVR::DREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="526">526</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo75[] = { { AVR::DREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::DREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::DREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="527">527</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo76[] = { { AVR::GPR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::GPR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::GPR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="528">528</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo77[] = { { AVR::GPR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::GPR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(<var>0</var>) }, { AVR::GPR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="529">529</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo78[] = { { AVR::IWREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::IWREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(<var>0</var>) }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="530">530</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo79[] = { { AVR::LD8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::LD8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(<var>0</var>) }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="531">531</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo80[] = { { AVR::GPR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="532">532</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo81[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="533">533</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo82[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="534">534</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo83[] = { { AVR::GPR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::GPR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="535">535</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo84[] = { { AVR::LD8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="536">536</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo85[] = { { AVR::GPR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::ZREGRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="537">537</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo86[] = { { AVR::LD8loRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::LD8loRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="538">538</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo87[] = { { AVR::GPR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="539">539</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo88[] = { { AVR::GPR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, MCOI_EARLY_CLOBBER }, { AVR::PTRDISPREGSRegClassID, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="540">540</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo89[] = { { AVR::GPR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::PTRREGSRegClassID, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="541">541</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo90[] = { { AVR::GPR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, MCOI_EARLY_CLOBBER }, { AVR::PTRREGSRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::PTRREGSRegClassID, <var>0</var>, MCOI::OPERAND_UNKNOWN, MCOI_TIED_TO(<var>1</var>) }, };</td></tr>
<tr><th id="542">542</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo91[] = { { AVR::LD8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { AVR::LD8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="543">543</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo92[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { AVR::GPR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="544">544</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo93[] = { { AVR::GPR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="545">545</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo94[] = { { AVR::ZREGRegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="546">546</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo95[] = { { AVR::PTRDISPREGSRegClassID, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { AVR::GPR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="547">547</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo96[] = { { AVR::PTRREGSRegClassID, <var>0</var>, MCOI::OPERAND_UNKNOWN, MCOI_EARLY_CLOBBER }, { AVR::PTRREGSRegClassID, <var>0</var>, MCOI::OPERAND_UNKNOWN, MCOI_TIED_TO(<var>0</var>) }, { AVR::GPR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="548">548</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo97[] = { { AVR::PTRREGSRegClassID, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { AVR::GPR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td><b>extern</b> <em>const</em> MCInstrDesc AVRInsts[] = {</td></tr>
<tr><th id="551">551</th><td>  { <var>0</var>,	<var>1</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #0 = PHI</i></td></tr>
<tr><th id="552">552</th><td>  { <var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #1 = INLINEASM</i></td></tr>
<tr><th id="553">553</th><td>  { <var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #2 = INLINEASM_BR</i></td></tr>
<tr><th id="554">554</th><td>  { <var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::NotDuplicable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #3 = CFI_INSTRUCTION</i></td></tr>
<tr><th id="555">555</th><td>  { <var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::NotDuplicable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #4 = EH_LABEL</i></td></tr>
<tr><th id="556">556</th><td>  { <var>5</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::NotDuplicable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #5 = GC_LABEL</i></td></tr>
<tr><th id="557">557</th><td>  { <var>6</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::NotDuplicable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #6 = ANNOTATION_LABEL</i></td></tr>
<tr><th id="558">558</th><td>  { <var>7</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #7 = KILL</i></td></tr>
<tr><th id="559">559</th><td>  { <var>8</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo4 },  <i>// Inst #8 = EXTRACT_SUBREG</i></td></tr>
<tr><th id="560">560</th><td>  { <var>9</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo5 },  <i>// Inst #9 = INSERT_SUBREG</i></td></tr>
<tr><th id="561">561</th><td>  { <var>10</var>,	<var>1</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::CheapAsAMove)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #10 = IMPLICIT_DEF</i></td></tr>
<tr><th id="562">562</th><td>  { <var>11</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo6 },  <i>// Inst #11 = SUBREG_TO_REG</i></td></tr>
<tr><th id="563">563</th><td>  { <var>12</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::CheapAsAMove)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo4 },  <i>// Inst #12 = COPY_TO_REGCLASS</i></td></tr>
<tr><th id="564">564</th><td>  { <var>13</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #13 = DBG_VALUE</i></td></tr>
<tr><th id="565">565</th><td>  { <var>14</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #14 = DBG_INSTR_REF</i></td></tr>
<tr><th id="566">566</th><td>  { <var>15</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #15 = DBG_LABEL</i></td></tr>
<tr><th id="567">567</th><td>  { <var>16</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::CheapAsAMove)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo7 },  <i>// Inst #16 = REG_SEQUENCE</i></td></tr>
<tr><th id="568">568</th><td>  { <var>17</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::CheapAsAMove)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo7 },  <i>// Inst #17 = COPY</i></td></tr>
<tr><th id="569">569</th><td>  { <var>18</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #18 = BUNDLE</i></td></tr>
<tr><th id="570">570</th><td>  { <var>19</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #19 = LIFETIME_START</i></td></tr>
<tr><th id="571">571</th><td>  { <var>20</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #20 = LIFETIME_END</i></td></tr>
<tr><th id="572">572</th><td>  { <var>21</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo8 },  <i>// Inst #21 = PSEUDO_PROBE</i></td></tr>
<tr><th id="573">573</th><td>  { <var>22</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo9 },  <i>// Inst #22 = STACKMAP</i></td></tr>
<tr><th id="574">574</th><td>  { <var>23</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #23 = FENTRY_CALL</i></td></tr>
<tr><th id="575">575</th><td>  { <var>24</var>,	<var>6</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo10 },  <i>// Inst #24 = PATCHPOINT</i></td></tr>
<tr><th id="576">576</th><td>  { <var>25</var>,	<var>1</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo11 },  <i>// Inst #25 = LOAD_STACK_GUARD</i></td></tr>
<tr><th id="577">577</th><td>  { <var>26</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #26 = PREALLOCATED_SETUP</i></td></tr>
<tr><th id="578">578</th><td>  { <var>27</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo12 },  <i>// Inst #27 = PREALLOCATED_ARG</i></td></tr>
<tr><th id="579">579</th><td>  { <var>28</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #28 = STATEPOINT</i></td></tr>
<tr><th id="580">580</th><td>  { <var>29</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo13 },  <i>// Inst #29 = LOCAL_ESCAPE</i></td></tr>
<tr><th id="581">581</th><td>  { <var>30</var>,	<var>1</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #30 = FAULTING_OP</i></td></tr>
<tr><th id="582">582</th><td>  { <var>31</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #31 = PATCHABLE_OP</i></td></tr>
<tr><th id="583">583</th><td>  { <var>32</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #32 = PATCHABLE_FUNCTION_ENTER</i></td></tr>
<tr><th id="584">584</th><td>  { <var>33</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Return)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #33 = PATCHABLE_RET</i></td></tr>
<tr><th id="585">585</th><td>  { <var>34</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #34 = PATCHABLE_FUNCTION_EXIT</i></td></tr>
<tr><th id="586">586</th><td>  { <var>35</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Return)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #35 = PATCHABLE_TAIL_CALL</i></td></tr>
<tr><th id="587">587</th><td>  { <var>36</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo14 },  <i>// Inst #36 = PATCHABLE_EVENT_CALL</i></td></tr>
<tr><th id="588">588</th><td>  { <var>37</var>,	<var>3</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo15 },  <i>// Inst #37 = PATCHABLE_TYPED_EVENT_CALL</i></td></tr>
<tr><th id="589">589</th><td>  { <var>38</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #38 = ICALL_BRANCH_FUNNEL</i></td></tr>
<tr><th id="590">590</th><td>  { <var>39</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #39 = G_ADD</i></td></tr>
<tr><th id="591">591</th><td>  { <var>40</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #40 = G_SUB</i></td></tr>
<tr><th id="592">592</th><td>  { <var>41</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #41 = G_MUL</i></td></tr>
<tr><th id="593">593</th><td>  { <var>42</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #42 = G_SDIV</i></td></tr>
<tr><th id="594">594</th><td>  { <var>43</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #43 = G_UDIV</i></td></tr>
<tr><th id="595">595</th><td>  { <var>44</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #44 = G_SREM</i></td></tr>
<tr><th id="596">596</th><td>  { <var>45</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #45 = G_UREM</i></td></tr>
<tr><th id="597">597</th><td>  { <var>46</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #46 = G_AND</i></td></tr>
<tr><th id="598">598</th><td>  { <var>47</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #47 = G_OR</i></td></tr>
<tr><th id="599">599</th><td>  { <var>48</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #48 = G_XOR</i></td></tr>
<tr><th id="600">600</th><td>  { <var>49</var>,	<var>1</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo17 },  <i>// Inst #49 = G_IMPLICIT_DEF</i></td></tr>
<tr><th id="601">601</th><td>  { <var>50</var>,	<var>1</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo17 },  <i>// Inst #50 = G_PHI</i></td></tr>
<tr><th id="602">602</th><td>  { <var>51</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo18 },  <i>// Inst #51 = G_FRAME_INDEX</i></td></tr>
<tr><th id="603">603</th><td>  { <var>52</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo18 },  <i>// Inst #52 = G_GLOBAL_VALUE</i></td></tr>
<tr><th id="604">604</th><td>  { <var>53</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo19 },  <i>// Inst #53 = G_EXTRACT</i></td></tr>
<tr><th id="605">605</th><td>  { <var>54</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #54 = G_UNMERGE_VALUES</i></td></tr>
<tr><th id="606">606</th><td>  { <var>55</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo21 },  <i>// Inst #55 = G_INSERT</i></td></tr>
<tr><th id="607">607</th><td>  { <var>56</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #56 = G_MERGE_VALUES</i></td></tr>
<tr><th id="608">608</th><td>  { <var>57</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #57 = G_BUILD_VECTOR</i></td></tr>
<tr><th id="609">609</th><td>  { <var>58</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #58 = G_BUILD_VECTOR_TRUNC</i></td></tr>
<tr><th id="610">610</th><td>  { <var>59</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #59 = G_CONCAT_VECTORS</i></td></tr>
<tr><th id="611">611</th><td>  { <var>60</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #60 = G_PTRTOINT</i></td></tr>
<tr><th id="612">612</th><td>  { <var>61</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #61 = G_INTTOPTR</i></td></tr>
<tr><th id="613">613</th><td>  { <var>62</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #62 = G_BITCAST</i></td></tr>
<tr><th id="614">614</th><td>  { <var>63</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #63 = G_FREEZE</i></td></tr>
<tr><th id="615">615</th><td>  { <var>64</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #64 = G_INTRINSIC_TRUNC</i></td></tr>
<tr><th id="616">616</th><td>  { <var>65</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #65 = G_INTRINSIC_ROUND</i></td></tr>
<tr><th id="617">617</th><td>  { <var>66</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #66 = G_INTRINSIC_LRINT</i></td></tr>
<tr><th id="618">618</th><td>  { <var>67</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #67 = G_INTRINSIC_ROUNDEVEN</i></td></tr>
<tr><th id="619">619</th><td>  { <var>68</var>,	<var>1</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo17 },  <i>// Inst #68 = G_READCYCLECOUNTER</i></td></tr>
<tr><th id="620">620</th><td>  { <var>69</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #69 = G_LOAD</i></td></tr>
<tr><th id="621">621</th><td>  { <var>70</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #70 = G_SEXTLOAD</i></td></tr>
<tr><th id="622">622</th><td>  { <var>71</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #71 = G_ZEXTLOAD</i></td></tr>
<tr><th id="623">623</th><td>  { <var>72</var>,	<var>5</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo23 },  <i>// Inst #72 = G_INDEXED_LOAD</i></td></tr>
<tr><th id="624">624</th><td>  { <var>73</var>,	<var>5</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo23 },  <i>// Inst #73 = G_INDEXED_SEXTLOAD</i></td></tr>
<tr><th id="625">625</th><td>  { <var>74</var>,	<var>5</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo23 },  <i>// Inst #74 = G_INDEXED_ZEXTLOAD</i></td></tr>
<tr><th id="626">626</th><td>  { <var>75</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #75 = G_STORE</i></td></tr>
<tr><th id="627">627</th><td>  { <var>76</var>,	<var>5</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo24 },  <i>// Inst #76 = G_INDEXED_STORE</i></td></tr>
<tr><th id="628">628</th><td>  { <var>77</var>,	<var>5</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo25 },  <i>// Inst #77 = G_ATOMIC_CMPXCHG_WITH_SUCCESS</i></td></tr>
<tr><th id="629">629</th><td>  { <var>78</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo26 },  <i>// Inst #78 = G_ATOMIC_CMPXCHG</i></td></tr>
<tr><th id="630">630</th><td>  { <var>79</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #79 = G_ATOMICRMW_XCHG</i></td></tr>
<tr><th id="631">631</th><td>  { <var>80</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #80 = G_ATOMICRMW_ADD</i></td></tr>
<tr><th id="632">632</th><td>  { <var>81</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #81 = G_ATOMICRMW_SUB</i></td></tr>
<tr><th id="633">633</th><td>  { <var>82</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #82 = G_ATOMICRMW_AND</i></td></tr>
<tr><th id="634">634</th><td>  { <var>83</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #83 = G_ATOMICRMW_NAND</i></td></tr>
<tr><th id="635">635</th><td>  { <var>84</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #84 = G_ATOMICRMW_OR</i></td></tr>
<tr><th id="636">636</th><td>  { <var>85</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #85 = G_ATOMICRMW_XOR</i></td></tr>
<tr><th id="637">637</th><td>  { <var>86</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #86 = G_ATOMICRMW_MAX</i></td></tr>
<tr><th id="638">638</th><td>  { <var>87</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #87 = G_ATOMICRMW_MIN</i></td></tr>
<tr><th id="639">639</th><td>  { <var>88</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #88 = G_ATOMICRMW_UMAX</i></td></tr>
<tr><th id="640">640</th><td>  { <var>89</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #89 = G_ATOMICRMW_UMIN</i></td></tr>
<tr><th id="641">641</th><td>  { <var>90</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #90 = G_ATOMICRMW_FADD</i></td></tr>
<tr><th id="642">642</th><td>  { <var>91</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #91 = G_ATOMICRMW_FSUB</i></td></tr>
<tr><th id="643">643</th><td>  { <var>92</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo9 },  <i>// Inst #92 = G_FENCE</i></td></tr>
<tr><th id="644">644</th><td>  { <var>93</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo18 },  <i>// Inst #93 = G_BRCOND</i></td></tr>
<tr><th id="645">645</th><td>  { <var>94</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::IndirectBranch)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo17 },  <i>// Inst #94 = G_BRINDIRECT</i></td></tr>
<tr><th id="646">646</th><td>  { <var>95</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::Convergent), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #95 = G_INTRINSIC</i></td></tr>
<tr><th id="647">647</th><td>  { <var>96</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::Convergent), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #96 = G_INTRINSIC_W_SIDE_EFFECTS</i></td></tr>
<tr><th id="648">648</th><td>  { <var>97</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #97 = G_ANYEXT</i></td></tr>
<tr><th id="649">649</th><td>  { <var>98</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #98 = G_TRUNC</i></td></tr>
<tr><th id="650">650</th><td>  { <var>99</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo18 },  <i>// Inst #99 = G_CONSTANT</i></td></tr>
<tr><th id="651">651</th><td>  { <var>100</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo18 },  <i>// Inst #100 = G_FCONSTANT</i></td></tr>
<tr><th id="652">652</th><td>  { <var>101</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo17 },  <i>// Inst #101 = G_VASTART</i></td></tr>
<tr><th id="653">653</th><td>  { <var>102</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo28 },  <i>// Inst #102 = G_VAARG</i></td></tr>
<tr><th id="654">654</th><td>  { <var>103</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #103 = G_SEXT</i></td></tr>
<tr><th id="655">655</th><td>  { <var>104</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo29 },  <i>// Inst #104 = G_SEXT_INREG</i></td></tr>
<tr><th id="656">656</th><td>  { <var>105</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #105 = G_ZEXT</i></td></tr>
<tr><th id="657">657</th><td>  { <var>106</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo30 },  <i>// Inst #106 = G_SHL</i></td></tr>
<tr><th id="658">658</th><td>  { <var>107</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo30 },  <i>// Inst #107 = G_LSHR</i></td></tr>
<tr><th id="659">659</th><td>  { <var>108</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo30 },  <i>// Inst #108 = G_ASHR</i></td></tr>
<tr><th id="660">660</th><td>  { <var>109</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo31 },  <i>// Inst #109 = G_FSHL</i></td></tr>
<tr><th id="661">661</th><td>  { <var>110</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo31 },  <i>// Inst #110 = G_FSHR</i></td></tr>
<tr><th id="662">662</th><td>  { <var>111</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo32 },  <i>// Inst #111 = G_ICMP</i></td></tr>
<tr><th id="663">663</th><td>  { <var>112</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo32 },  <i>// Inst #112 = G_FCMP</i></td></tr>
<tr><th id="664">664</th><td>  { <var>113</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo26 },  <i>// Inst #113 = G_SELECT</i></td></tr>
<tr><th id="665">665</th><td>  { <var>114</var>,	<var>4</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo26 },  <i>// Inst #114 = G_UADDO</i></td></tr>
<tr><th id="666">666</th><td>  { <var>115</var>,	<var>5</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo33 },  <i>// Inst #115 = G_UADDE</i></td></tr>
<tr><th id="667">667</th><td>  { <var>116</var>,	<var>4</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo26 },  <i>// Inst #116 = G_USUBO</i></td></tr>
<tr><th id="668">668</th><td>  { <var>117</var>,	<var>5</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo33 },  <i>// Inst #117 = G_USUBE</i></td></tr>
<tr><th id="669">669</th><td>  { <var>118</var>,	<var>4</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo26 },  <i>// Inst #118 = G_SADDO</i></td></tr>
<tr><th id="670">670</th><td>  { <var>119</var>,	<var>5</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo33 },  <i>// Inst #119 = G_SADDE</i></td></tr>
<tr><th id="671">671</th><td>  { <var>120</var>,	<var>4</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo26 },  <i>// Inst #120 = G_SSUBO</i></td></tr>
<tr><th id="672">672</th><td>  { <var>121</var>,	<var>5</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo33 },  <i>// Inst #121 = G_SSUBE</i></td></tr>
<tr><th id="673">673</th><td>  { <var>122</var>,	<var>4</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo26 },  <i>// Inst #122 = G_UMULO</i></td></tr>
<tr><th id="674">674</th><td>  { <var>123</var>,	<var>4</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo26 },  <i>// Inst #123 = G_SMULO</i></td></tr>
<tr><th id="675">675</th><td>  { <var>124</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #124 = G_UMULH</i></td></tr>
<tr><th id="676">676</th><td>  { <var>125</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #125 = G_SMULH</i></td></tr>
<tr><th id="677">677</th><td>  { <var>126</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #126 = G_UADDSAT</i></td></tr>
<tr><th id="678">678</th><td>  { <var>127</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #127 = G_SADDSAT</i></td></tr>
<tr><th id="679">679</th><td>  { <var>128</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #128 = G_USUBSAT</i></td></tr>
<tr><th id="680">680</th><td>  { <var>129</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #129 = G_SSUBSAT</i></td></tr>
<tr><th id="681">681</th><td>  { <var>130</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo30 },  <i>// Inst #130 = G_USHLSAT</i></td></tr>
<tr><th id="682">682</th><td>  { <var>131</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo30 },  <i>// Inst #131 = G_SSHLSAT</i></td></tr>
<tr><th id="683">683</th><td>  { <var>132</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo34 },  <i>// Inst #132 = G_SMULFIX</i></td></tr>
<tr><th id="684">684</th><td>  { <var>133</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo34 },  <i>// Inst #133 = G_UMULFIX</i></td></tr>
<tr><th id="685">685</th><td>  { <var>134</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo34 },  <i>// Inst #134 = G_SMULFIXSAT</i></td></tr>
<tr><th id="686">686</th><td>  { <var>135</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo34 },  <i>// Inst #135 = G_UMULFIXSAT</i></td></tr>
<tr><th id="687">687</th><td>  { <var>136</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo34 },  <i>// Inst #136 = G_SDIVFIX</i></td></tr>
<tr><th id="688">688</th><td>  { <var>137</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo34 },  <i>// Inst #137 = G_UDIVFIX</i></td></tr>
<tr><th id="689">689</th><td>  { <var>138</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo34 },  <i>// Inst #138 = G_SDIVFIXSAT</i></td></tr>
<tr><th id="690">690</th><td>  { <var>139</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo34 },  <i>// Inst #139 = G_UDIVFIXSAT</i></td></tr>
<tr><th id="691">691</th><td>  { <var>140</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #140 = G_FADD</i></td></tr>
<tr><th id="692">692</th><td>  { <var>141</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #141 = G_FSUB</i></td></tr>
<tr><th id="693">693</th><td>  { <var>142</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #142 = G_FMUL</i></td></tr>
<tr><th id="694">694</th><td>  { <var>143</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo35 },  <i>// Inst #143 = G_FMA</i></td></tr>
<tr><th id="695">695</th><td>  { <var>144</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo35 },  <i>// Inst #144 = G_FMAD</i></td></tr>
<tr><th id="696">696</th><td>  { <var>145</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #145 = G_FDIV</i></td></tr>
<tr><th id="697">697</th><td>  { <var>146</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #146 = G_FREM</i></td></tr>
<tr><th id="698">698</th><td>  { <var>147</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #147 = G_FPOW</i></td></tr>
<tr><th id="699">699</th><td>  { <var>148</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo30 },  <i>// Inst #148 = G_FPOWI</i></td></tr>
<tr><th id="700">700</th><td>  { <var>149</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #149 = G_FEXP</i></td></tr>
<tr><th id="701">701</th><td>  { <var>150</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #150 = G_FEXP2</i></td></tr>
<tr><th id="702">702</th><td>  { <var>151</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #151 = G_FLOG</i></td></tr>
<tr><th id="703">703</th><td>  { <var>152</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #152 = G_FLOG2</i></td></tr>
<tr><th id="704">704</th><td>  { <var>153</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #153 = G_FLOG10</i></td></tr>
<tr><th id="705">705</th><td>  { <var>154</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #154 = G_FNEG</i></td></tr>
<tr><th id="706">706</th><td>  { <var>155</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #155 = G_FPEXT</i></td></tr>
<tr><th id="707">707</th><td>  { <var>156</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #156 = G_FPTRUNC</i></td></tr>
<tr><th id="708">708</th><td>  { <var>157</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #157 = G_FPTOSI</i></td></tr>
<tr><th id="709">709</th><td>  { <var>158</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #158 = G_FPTOUI</i></td></tr>
<tr><th id="710">710</th><td>  { <var>159</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #159 = G_SITOFP</i></td></tr>
<tr><th id="711">711</th><td>  { <var>160</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #160 = G_UITOFP</i></td></tr>
<tr><th id="712">712</th><td>  { <var>161</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #161 = G_FABS</i></td></tr>
<tr><th id="713">713</th><td>  { <var>162</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo30 },  <i>// Inst #162 = G_FCOPYSIGN</i></td></tr>
<tr><th id="714">714</th><td>  { <var>163</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #163 = G_FCANONICALIZE</i></td></tr>
<tr><th id="715">715</th><td>  { <var>164</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #164 = G_FMINNUM</i></td></tr>
<tr><th id="716">716</th><td>  { <var>165</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #165 = G_FMAXNUM</i></td></tr>
<tr><th id="717">717</th><td>  { <var>166</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #166 = G_FMINNUM_IEEE</i></td></tr>
<tr><th id="718">718</th><td>  { <var>167</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #167 = G_FMAXNUM_IEEE</i></td></tr>
<tr><th id="719">719</th><td>  { <var>168</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #168 = G_FMINIMUM</i></td></tr>
<tr><th id="720">720</th><td>  { <var>169</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #169 = G_FMAXIMUM</i></td></tr>
<tr><th id="721">721</th><td>  { <var>170</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo30 },  <i>// Inst #170 = G_PTR_ADD</i></td></tr>
<tr><th id="722">722</th><td>  { <var>171</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo30 },  <i>// Inst #171 = G_PTRMASK</i></td></tr>
<tr><th id="723">723</th><td>  { <var>172</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #172 = G_SMIN</i></td></tr>
<tr><th id="724">724</th><td>  { <var>173</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #173 = G_SMAX</i></td></tr>
<tr><th id="725">725</th><td>  { <var>174</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #174 = G_UMIN</i></td></tr>
<tr><th id="726">726</th><td>  { <var>175</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #175 = G_UMAX</i></td></tr>
<tr><th id="727">727</th><td>  { <var>176</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #176 = G_ABS</i></td></tr>
<tr><th id="728">728</th><td>  { <var>177</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #177 = G_BR</i></td></tr>
<tr><th id="729">729</th><td>  { <var>178</var>,	<var>3</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::IndirectBranch)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo36 },  <i>// Inst #178 = G_BRJT</i></td></tr>
<tr><th id="730">730</th><td>  { <var>179</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo37 },  <i>// Inst #179 = G_INSERT_VECTOR_ELT</i></td></tr>
<tr><th id="731">731</th><td>  { <var>180</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo38 },  <i>// Inst #180 = G_EXTRACT_VECTOR_ELT</i></td></tr>
<tr><th id="732">732</th><td>  { <var>181</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo39 },  <i>// Inst #181 = G_SHUFFLE_VECTOR</i></td></tr>
<tr><th id="733">733</th><td>  { <var>182</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #182 = G_CTTZ</i></td></tr>
<tr><th id="734">734</th><td>  { <var>183</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #183 = G_CTTZ_ZERO_UNDEF</i></td></tr>
<tr><th id="735">735</th><td>  { <var>184</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #184 = G_CTLZ</i></td></tr>
<tr><th id="736">736</th><td>  { <var>185</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #185 = G_CTLZ_ZERO_UNDEF</i></td></tr>
<tr><th id="737">737</th><td>  { <var>186</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #186 = G_CTPOP</i></td></tr>
<tr><th id="738">738</th><td>  { <var>187</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #187 = G_BSWAP</i></td></tr>
<tr><th id="739">739</th><td>  { <var>188</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #188 = G_BITREVERSE</i></td></tr>
<tr><th id="740">740</th><td>  { <var>189</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #189 = G_FCEIL</i></td></tr>
<tr><th id="741">741</th><td>  { <var>190</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #190 = G_FCOS</i></td></tr>
<tr><th id="742">742</th><td>  { <var>191</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #191 = G_FSIN</i></td></tr>
<tr><th id="743">743</th><td>  { <var>192</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #192 = G_FSQRT</i></td></tr>
<tr><th id="744">744</th><td>  { <var>193</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #193 = G_FFLOOR</i></td></tr>
<tr><th id="745">745</th><td>  { <var>194</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #194 = G_FRINT</i></td></tr>
<tr><th id="746">746</th><td>  { <var>195</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #195 = G_FNEARBYINT</i></td></tr>
<tr><th id="747">747</th><td>  { <var>196</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #196 = G_ADDRSPACE_CAST</i></td></tr>
<tr><th id="748">748</th><td>  { <var>197</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo18 },  <i>// Inst #197 = G_BLOCK_ADDR</i></td></tr>
<tr><th id="749">749</th><td>  { <var>198</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo18 },  <i>// Inst #198 = G_JUMP_TABLE</i></td></tr>
<tr><th id="750">750</th><td>  { <var>199</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo40 },  <i>// Inst #199 = G_DYN_STACKALLOC</i></td></tr>
<tr><th id="751">751</th><td>  { <var>200</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayRaiseFPException)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #200 = G_STRICT_FADD</i></td></tr>
<tr><th id="752">752</th><td>  { <var>201</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayRaiseFPException)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #201 = G_STRICT_FSUB</i></td></tr>
<tr><th id="753">753</th><td>  { <var>202</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayRaiseFPException)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #202 = G_STRICT_FMUL</i></td></tr>
<tr><th id="754">754</th><td>  { <var>203</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayRaiseFPException)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #203 = G_STRICT_FDIV</i></td></tr>
<tr><th id="755">755</th><td>  { <var>204</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayRaiseFPException)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #204 = G_STRICT_FREM</i></td></tr>
<tr><th id="756">756</th><td>  { <var>205</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayRaiseFPException)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo35 },  <i>// Inst #205 = G_STRICT_FMA</i></td></tr>
<tr><th id="757">757</th><td>  { <var>206</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayRaiseFPException)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #206 = G_STRICT_FSQRT</i></td></tr>
<tr><th id="758">758</th><td>  { <var>207</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::Convergent), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo18 },  <i>// Inst #207 = G_READ_REGISTER</i></td></tr>
<tr><th id="759">759</th><td>  { <var>208</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::Convergent), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo41 },  <i>// Inst #208 = G_WRITE_REGISTER</i></td></tr>
<tr><th id="760">760</th><td>  { <var>209</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo42 },  <i>// Inst #209 = G_MEMCPY</i></td></tr>
<tr><th id="761">761</th><td>  { <var>210</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo42 },  <i>// Inst #210 = G_MEMMOVE</i></td></tr>
<tr><th id="762">762</th><td>  { <var>211</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo42 },  <i>// Inst #211 = G_MEMSET</i></td></tr>
<tr><th id="763">763</th><td>  { <var>212</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo38 },  <i>// Inst #212 = G_VECREDUCE_SEQ_FADD</i></td></tr>
<tr><th id="764">764</th><td>  { <var>213</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo38 },  <i>// Inst #213 = G_VECREDUCE_SEQ_FMUL</i></td></tr>
<tr><th id="765">765</th><td>  { <var>214</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #214 = G_VECREDUCE_FADD</i></td></tr>
<tr><th id="766">766</th><td>  { <var>215</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #215 = G_VECREDUCE_FMUL</i></td></tr>
<tr><th id="767">767</th><td>  { <var>216</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #216 = G_VECREDUCE_FMAX</i></td></tr>
<tr><th id="768">768</th><td>  { <var>217</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #217 = G_VECREDUCE_FMIN</i></td></tr>
<tr><th id="769">769</th><td>  { <var>218</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #218 = G_VECREDUCE_ADD</i></td></tr>
<tr><th id="770">770</th><td>  { <var>219</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #219 = G_VECREDUCE_MUL</i></td></tr>
<tr><th id="771">771</th><td>  { <var>220</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #220 = G_VECREDUCE_AND</i></td></tr>
<tr><th id="772">772</th><td>  { <var>221</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #221 = G_VECREDUCE_OR</i></td></tr>
<tr><th id="773">773</th><td>  { <var>222</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #222 = G_VECREDUCE_XOR</i></td></tr>
<tr><th id="774">774</th><td>  { <var>223</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #223 = G_VECREDUCE_SMAX</i></td></tr>
<tr><th id="775">775</th><td>  { <var>224</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #224 = G_VECREDUCE_SMIN</i></td></tr>
<tr><th id="776">776</th><td>  { <var>225</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #225 = G_VECREDUCE_UMAX</i></td></tr>
<tr><th id="777">777</th><td>  { <var>226</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #226 = G_VECREDUCE_UMIN</i></td></tr>
<tr><th id="778">778</th><td>  { <var>227</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo43 },  <i>// Inst #227 = ADCWRdRr</i></td></tr>
<tr><th id="779">779</th><td>  { <var>228</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo43 },  <i>// Inst #228 = ADDWRdRr</i></td></tr>
<tr><th id="780">780</th><td>  { <var>229</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList2, ImplicitList3, OperandInfo9 },  <i>// Inst #229 = ADJCALLSTACKDOWN</i></td></tr>
<tr><th id="781">781</th><td>  { <var>230</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList2, ImplicitList3, OperandInfo9 },  <i>// Inst #230 = ADJCALLSTACKUP</i></td></tr>
<tr><th id="782">782</th><td>  { <var>231</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo44 },  <i>// Inst #231 = ANDIWRdK</i></td></tr>
<tr><th id="783">783</th><td>  { <var>232</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo43 },  <i>// Inst #232 = ANDWRdRr</i></td></tr>
<tr><th id="784">784</th><td>  { <var>233</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo45 },  <i>// Inst #233 = ASRB7Rd</i></td></tr>
<tr><th id="785">785</th><td>  { <var>234</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #234 = ASRWRd</i></td></tr>
<tr><th id="786">786</th><td>  { <var>235</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo47 },  <i>// Inst #235 = Asr16</i></td></tr>
<tr><th id="787">787</th><td>  { <var>236</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo48 },  <i>// Inst #236 = Asr8</i></td></tr>
<tr><th id="788">788</th><td>  { <var>237</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #237 = AtomicFence</i></td></tr>
<tr><th id="789">789</th><td>  { <var>238</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo49 },  <i>// Inst #238 = AtomicLoad16</i></td></tr>
<tr><th id="790">790</th><td>  { <var>239</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo50 },  <i>// Inst #239 = AtomicLoad8</i></td></tr>
<tr><th id="791">791</th><td>  { <var>240</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo51 },  <i>// Inst #240 = AtomicLoadAdd16</i></td></tr>
<tr><th id="792">792</th><td>  { <var>241</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo52 },  <i>// Inst #241 = AtomicLoadAdd8</i></td></tr>
<tr><th id="793">793</th><td>  { <var>242</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo51 },  <i>// Inst #242 = AtomicLoadAnd16</i></td></tr>
<tr><th id="794">794</th><td>  { <var>243</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo52 },  <i>// Inst #243 = AtomicLoadAnd8</i></td></tr>
<tr><th id="795">795</th><td>  { <var>244</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo51 },  <i>// Inst #244 = AtomicLoadOr16</i></td></tr>
<tr><th id="796">796</th><td>  { <var>245</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo52 },  <i>// Inst #245 = AtomicLoadOr8</i></td></tr>
<tr><th id="797">797</th><td>  { <var>246</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo51 },  <i>// Inst #246 = AtomicLoadSub16</i></td></tr>
<tr><th id="798">798</th><td>  { <var>247</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo52 },  <i>// Inst #247 = AtomicLoadSub8</i></td></tr>
<tr><th id="799">799</th><td>  { <var>248</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo51 },  <i>// Inst #248 = AtomicLoadXor16</i></td></tr>
<tr><th id="800">800</th><td>  { <var>249</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo52 },  <i>// Inst #249 = AtomicLoadXor8</i></td></tr>
<tr><th id="801">801</th><td>  { <var>250</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo53 },  <i>// Inst #250 = AtomicStore16</i></td></tr>
<tr><th id="802">802</th><td>  { <var>251</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo54 },  <i>// Inst #251 = AtomicStore8</i></td></tr>
<tr><th id="803">803</th><td>  { <var>252</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #252 = COMWRd</i></td></tr>
<tr><th id="804">804</th><td>  { <var>253</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo55 },  <i>// Inst #253 = CPCWRdRr</i></td></tr>
<tr><th id="805">805</th><td>  { <var>254</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo55 },  <i>// Inst #254 = CPWRdRr</i></td></tr>
<tr><th id="806">806</th><td>  { <var>255</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo43 },  <i>// Inst #255 = EORWRdRr</i></td></tr>
<tr><th id="807">807</th><td>  { <var>256</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo56 },  <i>// Inst #256 = FRMIDX</i></td></tr>
<tr><th id="808">808</th><td>  { <var>257</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::FoldableAsLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo57 },  <i>// Inst #257 = INWRdA</i></td></tr>
<tr><th id="809">809</th><td>  { <var>258</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::FoldableAsLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo58 },  <i>// Inst #258 = LDDWRdPtrQ</i></td></tr>
<tr><th id="810">810</th><td>  { <var>259</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::FoldableAsLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo59 },  <i>// Inst #259 = LDDWRdYQ</i></td></tr>
<tr><th id="811">811</th><td>  { <var>260</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo60 },  <i>// Inst #260 = LDIWRdK</i></td></tr>
<tr><th id="812">812</th><td>  { <var>261</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::FoldableAsLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo61 },  <i>// Inst #261 = LDSWRdK</i></td></tr>
<tr><th id="813">813</th><td>  { <var>262</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::FoldableAsLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo62 },  <i>// Inst #262 = LDWRdPtr</i></td></tr>
<tr><th id="814">814</th><td>  { <var>263</var>,	<var>3</var>,	<var>2</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo63 },  <i>// Inst #263 = LDWRdPtrPd</i></td></tr>
<tr><th id="815">815</th><td>  { <var>264</var>,	<var>3</var>,	<var>2</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo63 },  <i>// Inst #264 = LDWRdPtrPi</i></td></tr>
<tr><th id="816">816</th><td>  { <var>265</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::FoldableAsLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList4, OperandInfo64 },  <i>// Inst #265 = LPMWRdZ</i></td></tr>
<tr><th id="817">817</th><td>  { <var>266</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::FoldableAsLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList4, OperandInfo64 },  <i>// Inst #266 = LPMWRdZPi</i></td></tr>
<tr><th id="818">818</th><td>  { <var>267</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo45 },  <i>// Inst #267 = LSLB7Rd</i></td></tr>
<tr><th id="819">819</th><td>  { <var>268</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #268 = LSLWRd</i></td></tr>
<tr><th id="820">820</th><td>  { <var>269</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo45 },  <i>// Inst #269 = LSRB7Rd</i></td></tr>
<tr><th id="821">821</th><td>  { <var>270</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #270 = LSRWRd</i></td></tr>
<tr><th id="822">822</th><td>  { <var>271</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo47 },  <i>// Inst #271 = Lsl16</i></td></tr>
<tr><th id="823">823</th><td>  { <var>272</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo48 },  <i>// Inst #272 = Lsl8</i></td></tr>
<tr><th id="824">824</th><td>  { <var>273</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo47 },  <i>// Inst #273 = Lsr16</i></td></tr>
<tr><th id="825">825</th><td>  { <var>274</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo48 },  <i>// Inst #274 = Lsr8</i></td></tr>
<tr><th id="826">826</th><td>  { <var>275</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #275 = NEGWRd</i></td></tr>
<tr><th id="827">827</th><td>  { <var>276</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo44 },  <i>// Inst #276 = ORIWRdK</i></td></tr>
<tr><th id="828">828</th><td>  { <var>277</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo43 },  <i>// Inst #277 = ORWRdRr</i></td></tr>
<tr><th id="829">829</th><td>  { <var>278</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo65 },  <i>// Inst #278 = OUTWARr</i></td></tr>
<tr><th id="830">830</th><td>  { <var>279</var>,	<var>1</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList2, ImplicitList2, OperandInfo66 },  <i>// Inst #279 = POPWRd</i></td></tr>
<tr><th id="831">831</th><td>  { <var>280</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList2, ImplicitList2, OperandInfo66 },  <i>// Inst #280 = PUSHWRr</i></td></tr>
<tr><th id="832">832</th><td>  { <var>281</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo45 },  <i>// Inst #281 = ROLBRd</i></td></tr>
<tr><th id="833">833</th><td>  { <var>282</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo46 },  <i>// Inst #282 = ROLWRd</i></td></tr>
<tr><th id="834">834</th><td>  { <var>283</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo45 },  <i>// Inst #283 = RORBRd</i></td></tr>
<tr><th id="835">835</th><td>  { <var>284</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo46 },  <i>// Inst #284 = RORWRd</i></td></tr>
<tr><th id="836">836</th><td>  { <var>285</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo47 },  <i>// Inst #285 = Rol16</i></td></tr>
<tr><th id="837">837</th><td>  { <var>286</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo48 },  <i>// Inst #286 = Rol8</i></td></tr>
<tr><th id="838">838</th><td>  { <var>287</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo47 },  <i>// Inst #287 = Ror16</i></td></tr>
<tr><th id="839">839</th><td>  { <var>288</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo48 },  <i>// Inst #288 = Ror8</i></td></tr>
<tr><th id="840">840</th><td>  { <var>289</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo44 },  <i>// Inst #289 = SBCIWRdK</i></td></tr>
<tr><th id="841">841</th><td>  { <var>290</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo43 },  <i>// Inst #290 = SBCWRdRr</i></td></tr>
<tr><th id="842">842</th><td>  { <var>291</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo67 },  <i>// Inst #291 = SEXT</i></td></tr>
<tr><th id="843">843</th><td>  { <var>292</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList2, <b>nullptr</b>, OperandInfo68 },  <i>// Inst #292 = SPREAD</i></td></tr>
<tr><th id="844">844</th><td>  { <var>293</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList2, OperandInfo69 },  <i>// Inst #293 = SPWRITE</i></td></tr>
<tr><th id="845">845</th><td>  { <var>294</var>,	<var>3</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList2, OperandInfo70 },  <i>// Inst #294 = STDSPQRr</i></td></tr>
<tr><th id="846">846</th><td>  { <var>295</var>,	<var>3</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo71 },  <i>// Inst #295 = STDWPtrQRr</i></td></tr>
<tr><th id="847">847</th><td>  { <var>296</var>,	<var>3</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList2, OperandInfo72 },  <i>// Inst #296 = STDWSPQRr</i></td></tr>
<tr><th id="848">848</th><td>  { <var>297</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo73 },  <i>// Inst #297 = STSWKRr</i></td></tr>
<tr><th id="849">849</th><td>  { <var>298</var>,	<var>4</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo74 },  <i>// Inst #298 = STWPtrPdRr</i></td></tr>
<tr><th id="850">850</th><td>  { <var>299</var>,	<var>4</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo74 },  <i>// Inst #299 = STWPtrPiRr</i></td></tr>
<tr><th id="851">851</th><td>  { <var>300</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo53 },  <i>// Inst #300 = STWPtrRr</i></td></tr>
<tr><th id="852">852</th><td>  { <var>301</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo44 },  <i>// Inst #301 = SUBIWRdK</i></td></tr>
<tr><th id="853">853</th><td>  { <var>302</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo43 },  <i>// Inst #302 = SUBWRdRr</i></td></tr>
<tr><th id="854">854</th><td>  { <var>303</var>,	<var>4</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, <b>nullptr</b>, OperandInfo75 },  <i>// Inst #303 = Select16</i></td></tr>
<tr><th id="855">855</th><td>  { <var>304</var>,	<var>4</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, <b>nullptr</b>, OperandInfo76 },  <i>// Inst #304 = Select8</i></td></tr>
<tr><th id="856">856</th><td>  { <var>305</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo67 },  <i>// Inst #305 = ZEXT</i></td></tr>
<tr><th id="857">857</th><td>  { <var>306</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo77 },  <i>// Inst #306 = ADCRdRr</i></td></tr>
<tr><th id="858">858</th><td>  { <var>307</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo77 },  <i>// Inst #307 = ADDRdRr</i></td></tr>
<tr><th id="859">859</th><td>  { <var>308</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo78 },  <i>// Inst #308 = ADIWRdK</i></td></tr>
<tr><th id="860">860</th><td>  { <var>309</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::CheapAsAMove)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo79 },  <i>// Inst #309 = ANDIRdK</i></td></tr>
<tr><th id="861">861</th><td>  { <var>310</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo77 },  <i>// Inst #310 = ANDRdRr</i></td></tr>
<tr><th id="862">862</th><td>  { <var>311</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo45 },  <i>// Inst #311 = ASRRd</i></td></tr>
<tr><th id="863">863</th><td>  { <var>312</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo3 },  <i>// Inst #312 = BCLRs</i></td></tr>
<tr><th id="864">864</th><td>  { <var>313</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, <b>nullptr</b>, OperandInfo80 },  <i>// Inst #313 = BLD</i></td></tr>
<tr><th id="865">865</th><td>  { <var>314</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, <b>nullptr</b>, OperandInfo81 },  <i>// Inst #314 = BRBCsk</i></td></tr>
<tr><th id="866">866</th><td>  { <var>315</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, <b>nullptr</b>, OperandInfo81 },  <i>// Inst #315 = BRBSsk</i></td></tr>
<tr><th id="867">867</th><td>  { <var>316</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #316 = BREAK</i></td></tr>
<tr><th id="868">868</th><td>  { <var>317</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #317 = BREQk</i></td></tr>
<tr><th id="869">869</th><td>  { <var>318</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #318 = BRGEk</i></td></tr>
<tr><th id="870">870</th><td>  { <var>319</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #319 = BRLOk</i></td></tr>
<tr><th id="871">871</th><td>  { <var>320</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #320 = BRLTk</i></td></tr>
<tr><th id="872">872</th><td>  { <var>321</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #321 = BRMIk</i></td></tr>
<tr><th id="873">873</th><td>  { <var>322</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #322 = BRNEk</i></td></tr>
<tr><th id="874">874</th><td>  { <var>323</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #323 = BRPLk</i></td></tr>
<tr><th id="875">875</th><td>  { <var>324</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #324 = BRSHk</i></td></tr>
<tr><th id="876">876</th><td>  { <var>325</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo3 },  <i>// Inst #325 = BSETs</i></td></tr>
<tr><th id="877">877</th><td>  { <var>326</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo80 },  <i>// Inst #326 = BST</i></td></tr>
<tr><th id="878">878</th><td>  { <var>327</var>,	<var>1</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList2, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #327 = CALLk</i></td></tr>
<tr><th id="879">879</th><td>  { <var>328</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo82 },  <i>// Inst #328 = CBIAb</i></td></tr>
<tr><th id="880">880</th><td>  { <var>329</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo45 },  <i>// Inst #329 = COMRd</i></td></tr>
<tr><th id="881">881</th><td>  { <var>330</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo83 },  <i>// Inst #330 = CPCRdRr</i></td></tr>
<tr><th id="882">882</th><td>  { <var>331</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::CheapAsAMove)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo84 },  <i>// Inst #331 = CPIRdK</i></td></tr>
<tr><th id="883">883</th><td>  { <var>332</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo83 },  <i>// Inst #332 = CPRdRr</i></td></tr>
<tr><th id="884">884</th><td>  { <var>333</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo83 },  <i>// Inst #333 = CPSE</i></td></tr>
<tr><th id="885">885</th><td>  { <var>334</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo45 },  <i>// Inst #334 = DECRd</i></td></tr>
<tr><th id="886">886</th><td>  { <var>335</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList5, OperandInfo3 },  <i>// Inst #335 = DESK</i></td></tr>
<tr><th id="887">887</th><td>  { <var>336</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList6, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #336 = EICALL</i></td></tr>
<tr><th id="888">888</th><td>  { <var>337</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::IndirectBranch)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList4, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #337 = EIJMP</i></td></tr>
<tr><th id="889">889</th><td>  { <var>338</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList4, ImplicitList7, <b>nullptr</b> },  <i>// Inst #338 = ELPM</i></td></tr>
<tr><th id="890">890</th><td>  { <var>339</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo85 },  <i>// Inst #339 = ELPMRdZ</i></td></tr>
<tr><th id="891">891</th><td>  { <var>340</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList4, OperandInfo85 },  <i>// Inst #340 = ELPMRdZPi</i></td></tr>
<tr><th id="892">892</th><td>  { <var>341</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo77 },  <i>// Inst #341 = EORRdRr</i></td></tr>
<tr><th id="893">893</th><td>  { <var>342</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList8, OperandInfo86 },  <i>// Inst #342 = FMUL</i></td></tr>
<tr><th id="894">894</th><td>  { <var>343</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList8, OperandInfo86 },  <i>// Inst #343 = FMULS</i></td></tr>
<tr><th id="895">895</th><td>  { <var>344</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList8, OperandInfo86 },  <i>// Inst #344 = FMULSU</i></td></tr>
<tr><th id="896">896</th><td>  { <var>345</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList6, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #345 = ICALL</i></td></tr>
<tr><th id="897">897</th><td>  { <var>346</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::IndirectBranch)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList4, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #346 = IJMP</i></td></tr>
<tr><th id="898">898</th><td>  { <var>347</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo45 },  <i>// Inst #347 = INCRd</i></td></tr>
<tr><th id="899">899</th><td>  { <var>348</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::FoldableAsLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo87 },  <i>// Inst #348 = INRdA</i></td></tr>
<tr><th id="900">900</th><td>  { <var>349</var>,	<var>1</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #349 = JMPk</i></td></tr>
<tr><th id="901">901</th><td>  { <var>350</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo85 },  <i>// Inst #350 = LACZRd</i></td></tr>
<tr><th id="902">902</th><td>  { <var>351</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo85 },  <i>// Inst #351 = LASZRd</i></td></tr>
<tr><th id="903">903</th><td>  { <var>352</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo85 },  <i>// Inst #352 = LATZRd</i></td></tr>
<tr><th id="904">904</th><td>  { <var>353</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::FoldableAsLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo88 },  <i>// Inst #353 = LDDRdPtrQ</i></td></tr>
<tr><th id="905">905</th><td>  { <var>354</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::CheapAsAMove)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo84 },  <i>// Inst #354 = LDIRdK</i></td></tr>
<tr><th id="906">906</th><td>  { <var>355</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::FoldableAsLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo89 },  <i>// Inst #355 = LDRdPtr</i></td></tr>
<tr><th id="907">907</th><td>  { <var>356</var>,	<var>3</var>,	<var>2</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo90 },  <i>// Inst #356 = LDRdPtrPd</i></td></tr>
<tr><th id="908">908</th><td>  { <var>357</var>,	<var>3</var>,	<var>2</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo90 },  <i>// Inst #357 = LDRdPtrPi</i></td></tr>
<tr><th id="909">909</th><td>  { <var>358</var>,	<var>2</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::FoldableAsLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo87 },  <i>// Inst #358 = LDSRdK</i></td></tr>
<tr><th id="910">910</th><td>  { <var>359</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::FoldableAsLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList4, ImplicitList7, <b>nullptr</b> },  <i>// Inst #359 = LPM</i></td></tr>
<tr><th id="911">911</th><td>  { <var>360</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::FoldableAsLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo85 },  <i>// Inst #360 = LPMRdZ</i></td></tr>
<tr><th id="912">912</th><td>  { <var>361</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::FoldableAsLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList4, OperandInfo85 },  <i>// Inst #361 = LPMRdZPi</i></td></tr>
<tr><th id="913">913</th><td>  { <var>362</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo45 },  <i>// Inst #362 = LSRRd</i></td></tr>
<tr><th id="914">914</th><td>  { <var>363</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo83 },  <i>// Inst #363 = MOVRdRr</i></td></tr>
<tr><th id="915">915</th><td>  { <var>364</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo55 },  <i>// Inst #364 = MOVWRdRr</i></td></tr>
<tr><th id="916">916</th><td>  { <var>365</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList8, OperandInfo83 },  <i>// Inst #365 = MULRdRr</i></td></tr>
<tr><th id="917">917</th><td>  { <var>366</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList8, OperandInfo91 },  <i>// Inst #366 = MULSRdRr</i></td></tr>
<tr><th id="918">918</th><td>  { <var>367</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList8, OperandInfo86 },  <i>// Inst #367 = MULSURdRr</i></td></tr>
<tr><th id="919">919</th><td>  { <var>368</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo45 },  <i>// Inst #368 = NEGRd</i></td></tr>
<tr><th id="920">920</th><td>  { <var>369</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #369 = NOP</i></td></tr>
<tr><th id="921">921</th><td>  { <var>370</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::CheapAsAMove)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo79 },  <i>// Inst #370 = ORIRdK</i></td></tr>
<tr><th id="922">922</th><td>  { <var>371</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo77 },  <i>// Inst #371 = ORRdRr</i></td></tr>
<tr><th id="923">923</th><td>  { <var>372</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo92 },  <i>// Inst #372 = OUTARr</i></td></tr>
<tr><th id="924">924</th><td>  { <var>373</var>,	<var>1</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList2, ImplicitList2, OperandInfo93 },  <i>// Inst #373 = POPRd</i></td></tr>
<tr><th id="925">925</th><td>  { <var>374</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList2, ImplicitList2, OperandInfo93 },  <i>// Inst #374 = PUSHRr</i></td></tr>
<tr><th id="926">926</th><td>  { <var>375</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList2, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #375 = RCALLk</i></td></tr>
<tr><th id="927">927</th><td>  { <var>376</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Return)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #376 = RET</i></td></tr>
<tr><th id="928">928</th><td>  { <var>377</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Return)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #377 = RETI</i></td></tr>
<tr><th id="929">929</th><td>  { <var>378</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #378 = RJMPk</i></td></tr>
<tr><th id="930">930</th><td>  { <var>379</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo45 },  <i>// Inst #379 = RORRd</i></td></tr>
<tr><th id="931">931</th><td>  { <var>380</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::CheapAsAMove)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo79 },  <i>// Inst #380 = SBCIRdK</i></td></tr>
<tr><th id="932">932</th><td>  { <var>381</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo77 },  <i>// Inst #381 = SBCRdRr</i></td></tr>
<tr><th id="933">933</th><td>  { <var>382</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo82 },  <i>// Inst #382 = SBIAb</i></td></tr>
<tr><th id="934">934</th><td>  { <var>383</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo82 },  <i>// Inst #383 = SBICAb</i></td></tr>
<tr><th id="935">935</th><td>  { <var>384</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo82 },  <i>// Inst #384 = SBISAb</i></td></tr>
<tr><th id="936">936</th><td>  { <var>385</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo78 },  <i>// Inst #385 = SBIWRdK</i></td></tr>
<tr><th id="937">937</th><td>  { <var>386</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo80 },  <i>// Inst #386 = SBRCRrB</i></td></tr>
<tr><th id="938">938</th><td>  { <var>387</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo80 },  <i>// Inst #387 = SBRSRrB</i></td></tr>
<tr><th id="939">939</th><td>  { <var>388</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #388 = SLEEP</i></td></tr>
<tr><th id="940">940</th><td>  { <var>389</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList9, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #389 = SPM</i></td></tr>
<tr><th id="941">941</th><td>  { <var>390</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList10, ImplicitList4, OperandInfo94 },  <i>// Inst #390 = SPMZPi</i></td></tr>
<tr><th id="942">942</th><td>  { <var>391</var>,	<var>3</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo95 },  <i>// Inst #391 = STDPtrQRr</i></td></tr>
<tr><th id="943">943</th><td>  { <var>392</var>,	<var>4</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo96 },  <i>// Inst #392 = STPtrPdRr</i></td></tr>
<tr><th id="944">944</th><td>  { <var>393</var>,	<var>4</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo96 },  <i>// Inst #393 = STPtrPiRr</i></td></tr>
<tr><th id="945">945</th><td>  { <var>394</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo97 },  <i>// Inst #394 = STPtrRr</i></td></tr>
<tr><th id="946">946</th><td>  { <var>395</var>,	<var>2</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo92 },  <i>// Inst #395 = STSKRr</i></td></tr>
<tr><th id="947">947</th><td>  { <var>396</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::CheapAsAMove)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo79 },  <i>// Inst #396 = SUBIRdK</i></td></tr>
<tr><th id="948">948</th><td>  { <var>397</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo77 },  <i>// Inst #397 = SUBRdRr</i></td></tr>
<tr><th id="949">949</th><td>  { <var>398</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo45 },  <i>// Inst #398 = SWAPRd</i></td></tr>
<tr><th id="950">950</th><td>  { <var>399</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #399 = WDR</i></td></tr>
<tr><th id="951">951</th><td>  { <var>400</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo85 },  <i>// Inst #400 = XCHZRd</i></td></tr>
<tr><th id="952">952</th><td>};</td></tr>
<tr><th id="953">953</th><td></td></tr>
<tr><th id="954">954</th><td></td></tr>
<tr><th id="955">955</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="956">956</th><td><u>#pragma GCC diagnostic push</u></td></tr>
<tr><th id="957">957</th><td><u>#pragma GCC diagnostic ignored "-Woverlength-strings"</u></td></tr>
<tr><th id="958">958</th><td><u>#endif</u></td></tr>
<tr><th id="959">959</th><td><b>extern</b> <em>const</em> <em>char</em> AVRInstrNameData[] = {</td></tr>
<tr><th id="960">960</th><td>  <i>/* 0 */</i> <q>"G_FLOG10\0"</q></td></tr>
<tr><th id="961">961</th><td>  <i>/* 9 */</i> <q>"G_FLOG2\0"</q></td></tr>
<tr><th id="962">962</th><td>  <i>/* 17 */</i> <q>"G_FEXP2\0"</q></td></tr>
<tr><th id="963">963</th><td>  <i>/* 25 */</i> <q>"AtomicLoadSub16\0"</q></td></tr>
<tr><th id="964">964</th><td>  <i>/* 41 */</i> <q>"AtomicLoad16\0"</q></td></tr>
<tr><th id="965">965</th><td>  <i>/* 54 */</i> <q>"AtomicLoadAdd16\0"</q></td></tr>
<tr><th id="966">966</th><td>  <i>/* 70 */</i> <q>"AtomicLoadAnd16\0"</q></td></tr>
<tr><th id="967">967</th><td>  <i>/* 86 */</i> <q>"AtomicStore16\0"</q></td></tr>
<tr><th id="968">968</th><td>  <i>/* 100 */</i> <q>"Rol16\0"</q></td></tr>
<tr><th id="969">969</th><td>  <i>/* 106 */</i> <q>"Lsl16\0"</q></td></tr>
<tr><th id="970">970</th><td>  <i>/* 112 */</i> <q>"AtomicLoadOr16\0"</q></td></tr>
<tr><th id="971">971</th><td>  <i>/* 127 */</i> <q>"Ror16\0"</q></td></tr>
<tr><th id="972">972</th><td>  <i>/* 133 */</i> <q>"AtomicLoadXor16\0"</q></td></tr>
<tr><th id="973">973</th><td>  <i>/* 149 */</i> <q>"Asr16\0"</q></td></tr>
<tr><th id="974">974</th><td>  <i>/* 155 */</i> <q>"Lsr16\0"</q></td></tr>
<tr><th id="975">975</th><td>  <i>/* 161 */</i> <q>"Select16\0"</q></td></tr>
<tr><th id="976">976</th><td>  <i>/* 170 */</i> <q>"AtomicLoadSub8\0"</q></td></tr>
<tr><th id="977">977</th><td>  <i>/* 185 */</i> <q>"AtomicLoad8\0"</q></td></tr>
<tr><th id="978">978</th><td>  <i>/* 197 */</i> <q>"AtomicLoadAdd8\0"</q></td></tr>
<tr><th id="979">979</th><td>  <i>/* 212 */</i> <q>"AtomicLoadAnd8\0"</q></td></tr>
<tr><th id="980">980</th><td>  <i>/* 227 */</i> <q>"AtomicStore8\0"</q></td></tr>
<tr><th id="981">981</th><td>  <i>/* 240 */</i> <q>"Rol8\0"</q></td></tr>
<tr><th id="982">982</th><td>  <i>/* 245 */</i> <q>"Lsl8\0"</q></td></tr>
<tr><th id="983">983</th><td>  <i>/* 250 */</i> <q>"AtomicLoadOr8\0"</q></td></tr>
<tr><th id="984">984</th><td>  <i>/* 264 */</i> <q>"Ror8\0"</q></td></tr>
<tr><th id="985">985</th><td>  <i>/* 269 */</i> <q>"AtomicLoadXor8\0"</q></td></tr>
<tr><th id="986">986</th><td>  <i>/* 284 */</i> <q>"Asr8\0"</q></td></tr>
<tr><th id="987">987</th><td>  <i>/* 289 */</i> <q>"Lsr8\0"</q></td></tr>
<tr><th id="988">988</th><td>  <i>/* 294 */</i> <q>"Select8\0"</q></td></tr>
<tr><th id="989">989</th><td>  <i>/* 302 */</i> <q>"G_FMA\0"</q></td></tr>
<tr><th id="990">990</th><td>  <i>/* 308 */</i> <q>"G_STRICT_FMA\0"</q></td></tr>
<tr><th id="991">991</th><td>  <i>/* 321 */</i> <q>"INRdA\0"</q></td></tr>
<tr><th id="992">992</th><td>  <i>/* 327 */</i> <q>"INWRdA\0"</q></td></tr>
<tr><th id="993">993</th><td>  <i>/* 334 */</i> <q>"G_FSUB\0"</q></td></tr>
<tr><th id="994">994</th><td>  <i>/* 341 */</i> <q>"G_STRICT_FSUB\0"</q></td></tr>
<tr><th id="995">995</th><td>  <i>/* 355 */</i> <q>"G_ATOMICRMW_FSUB\0"</q></td></tr>
<tr><th id="996">996</th><td>  <i>/* 372 */</i> <q>"G_SUB\0"</q></td></tr>
<tr><th id="997">997</th><td>  <i>/* 378 */</i> <q>"G_ATOMICRMW_SUB\0"</q></td></tr>
<tr><th id="998">998</th><td>  <i>/* 394 */</i> <q>"SBRCRrB\0"</q></td></tr>
<tr><th id="999">999</th><td>  <i>/* 402 */</i> <q>"SBRSRrB\0"</q></td></tr>
<tr><th id="1000">1000</th><td>  <i>/* 410 */</i> <q>"G_INTRINSIC\0"</q></td></tr>
<tr><th id="1001">1001</th><td>  <i>/* 422 */</i> <q>"G_FPTRUNC\0"</q></td></tr>
<tr><th id="1002">1002</th><td>  <i>/* 432 */</i> <q>"G_INTRINSIC_TRUNC\0"</q></td></tr>
<tr><th id="1003">1003</th><td>  <i>/* 450 */</i> <q>"G_TRUNC\0"</q></td></tr>
<tr><th id="1004">1004</th><td>  <i>/* 458 */</i> <q>"G_BUILD_VECTOR_TRUNC\0"</q></td></tr>
<tr><th id="1005">1005</th><td>  <i>/* 479 */</i> <q>"G_DYN_STACKALLOC\0"</q></td></tr>
<tr><th id="1006">1006</th><td>  <i>/* 496 */</i> <q>"SPREAD\0"</q></td></tr>
<tr><th id="1007">1007</th><td>  <i>/* 503 */</i> <q>"G_FMAD\0"</q></td></tr>
<tr><th id="1008">1008</th><td>  <i>/* 510 */</i> <q>"G_INDEXED_SEXTLOAD\0"</q></td></tr>
<tr><th id="1009">1009</th><td>  <i>/* 529 */</i> <q>"G_SEXTLOAD\0"</q></td></tr>
<tr><th id="1010">1010</th><td>  <i>/* 540 */</i> <q>"G_INDEXED_ZEXTLOAD\0"</q></td></tr>
<tr><th id="1011">1011</th><td>  <i>/* 559 */</i> <q>"G_ZEXTLOAD\0"</q></td></tr>
<tr><th id="1012">1012</th><td>  <i>/* 570 */</i> <q>"G_INDEXED_LOAD\0"</q></td></tr>
<tr><th id="1013">1013</th><td>  <i>/* 585 */</i> <q>"G_LOAD\0"</q></td></tr>
<tr><th id="1014">1014</th><td>  <i>/* 592 */</i> <q>"G_VECREDUCE_FADD\0"</q></td></tr>
<tr><th id="1015">1015</th><td>  <i>/* 609 */</i> <q>"G_FADD\0"</q></td></tr>
<tr><th id="1016">1016</th><td>  <i>/* 616 */</i> <q>"G_VECREDUCE_SEQ_FADD\0"</q></td></tr>
<tr><th id="1017">1017</th><td>  <i>/* 637 */</i> <q>"G_STRICT_FADD\0"</q></td></tr>
<tr><th id="1018">1018</th><td>  <i>/* 651 */</i> <q>"G_ATOMICRMW_FADD\0"</q></td></tr>
<tr><th id="1019">1019</th><td>  <i>/* 668 */</i> <q>"G_VECREDUCE_ADD\0"</q></td></tr>
<tr><th id="1020">1020</th><td>  <i>/* 684 */</i> <q>"G_ADD\0"</q></td></tr>
<tr><th id="1021">1021</th><td>  <i>/* 690 */</i> <q>"G_PTR_ADD\0"</q></td></tr>
<tr><th id="1022">1022</th><td>  <i>/* 700 */</i> <q>"G_ATOMICRMW_ADD\0"</q></td></tr>
<tr><th id="1023">1023</th><td>  <i>/* 716 */</i> <q>"BLD\0"</q></td></tr>
<tr><th id="1024">1024</th><td>  <i>/* 720 */</i> <q>"G_ATOMICRMW_NAND\0"</q></td></tr>
<tr><th id="1025">1025</th><td>  <i>/* 737 */</i> <q>"G_VECREDUCE_AND\0"</q></td></tr>
<tr><th id="1026">1026</th><td>  <i>/* 753 */</i> <q>"G_AND\0"</q></td></tr>
<tr><th id="1027">1027</th><td>  <i>/* 759 */</i> <q>"G_ATOMICRMW_AND\0"</q></td></tr>
<tr><th id="1028">1028</th><td>  <i>/* 775 */</i> <q>"LIFETIME_END\0"</q></td></tr>
<tr><th id="1029">1029</th><td>  <i>/* 788 */</i> <q>"G_BRCOND\0"</q></td></tr>
<tr><th id="1030">1030</th><td>  <i>/* 797 */</i> <q>"G_INTRINSIC_ROUND\0"</q></td></tr>
<tr><th id="1031">1031</th><td>  <i>/* 815 */</i> <q>"LOAD_STACK_GUARD\0"</q></td></tr>
<tr><th id="1032">1032</th><td>  <i>/* 832 */</i> <q>"PSEUDO_PROBE\0"</q></td></tr>
<tr><th id="1033">1033</th><td>  <i>/* 845 */</i> <q>"G_SSUBE\0"</q></td></tr>
<tr><th id="1034">1034</th><td>  <i>/* 853 */</i> <q>"G_USUBE\0"</q></td></tr>
<tr><th id="1035">1035</th><td>  <i>/* 861 */</i> <q>"G_FENCE\0"</q></td></tr>
<tr><th id="1036">1036</th><td>  <i>/* 869 */</i> <q>"REG_SEQUENCE\0"</q></td></tr>
<tr><th id="1037">1037</th><td>  <i>/* 882 */</i> <q>"G_SADDE\0"</q></td></tr>
<tr><th id="1038">1038</th><td>  <i>/* 890 */</i> <q>"G_UADDE\0"</q></td></tr>
<tr><th id="1039">1039</th><td>  <i>/* 898 */</i> <q>"G_FMINNUM_IEEE\0"</q></td></tr>
<tr><th id="1040">1040</th><td>  <i>/* 913 */</i> <q>"G_FMAXNUM_IEEE\0"</q></td></tr>
<tr><th id="1041">1041</th><td>  <i>/* 928 */</i> <q>"G_JUMP_TABLE\0"</q></td></tr>
<tr><th id="1042">1042</th><td>  <i>/* 941 */</i> <q>"BUNDLE\0"</q></td></tr>
<tr><th id="1043">1043</th><td>  <i>/* 948 */</i> <q>"LOCAL_ESCAPE\0"</q></td></tr>
<tr><th id="1044">1044</th><td>  <i>/* 961 */</i> <q>"G_INDEXED_STORE\0"</q></td></tr>
<tr><th id="1045">1045</th><td>  <i>/* 977 */</i> <q>"G_STORE\0"</q></td></tr>
<tr><th id="1046">1046</th><td>  <i>/* 985 */</i> <q>"CPSE\0"</q></td></tr>
<tr><th id="1047">1047</th><td>  <i>/* 990 */</i> <q>"G_BITREVERSE\0"</q></td></tr>
<tr><th id="1048">1048</th><td>  <i>/* 1003 */</i> <q>"SPWRITE\0"</q></td></tr>
<tr><th id="1049">1049</th><td>  <i>/* 1011 */</i> <q>"DBG_VALUE\0"</q></td></tr>
<tr><th id="1050">1050</th><td>  <i>/* 1021 */</i> <q>"G_GLOBAL_VALUE\0"</q></td></tr>
<tr><th id="1051">1051</th><td>  <i>/* 1036 */</i> <q>"G_MEMMOVE\0"</q></td></tr>
<tr><th id="1052">1052</th><td>  <i>/* 1046 */</i> <q>"G_FREEZE\0"</q></td></tr>
<tr><th id="1053">1053</th><td>  <i>/* 1055 */</i> <q>"G_FCANONICALIZE\0"</q></td></tr>
<tr><th id="1054">1054</th><td>  <i>/* 1071 */</i> <q>"G_CTLZ_ZERO_UNDEF\0"</q></td></tr>
<tr><th id="1055">1055</th><td>  <i>/* 1089 */</i> <q>"G_CTTZ_ZERO_UNDEF\0"</q></td></tr>
<tr><th id="1056">1056</th><td>  <i>/* 1107 */</i> <q>"G_IMPLICIT_DEF\0"</q></td></tr>
<tr><th id="1057">1057</th><td>  <i>/* 1122 */</i> <q>"DBG_INSTR_REF\0"</q></td></tr>
<tr><th id="1058">1058</th><td>  <i>/* 1136 */</i> <q>"G_FNEG\0"</q></td></tr>
<tr><th id="1059">1059</th><td>  <i>/* 1143 */</i> <q>"EXTRACT_SUBREG\0"</q></td></tr>
<tr><th id="1060">1060</th><td>  <i>/* 1158 */</i> <q>"INSERT_SUBREG\0"</q></td></tr>
<tr><th id="1061">1061</th><td>  <i>/* 1172 */</i> <q>"G_SEXT_INREG\0"</q></td></tr>
<tr><th id="1062">1062</th><td>  <i>/* 1185 */</i> <q>"SUBREG_TO_REG\0"</q></td></tr>
<tr><th id="1063">1063</th><td>  <i>/* 1199 */</i> <q>"G_ATOMIC_CMPXCHG\0"</q></td></tr>
<tr><th id="1064">1064</th><td>  <i>/* 1216 */</i> <q>"G_ATOMICRMW_XCHG\0"</q></td></tr>
<tr><th id="1065">1065</th><td>  <i>/* 1233 */</i> <q>"G_FLOG\0"</q></td></tr>
<tr><th id="1066">1066</th><td>  <i>/* 1240 */</i> <q>"G_VAARG\0"</q></td></tr>
<tr><th id="1067">1067</th><td>  <i>/* 1248 */</i> <q>"PREALLOCATED_ARG\0"</q></td></tr>
<tr><th id="1068">1068</th><td>  <i>/* 1265 */</i> <q>"G_SMULH\0"</q></td></tr>
<tr><th id="1069">1069</th><td>  <i>/* 1273 */</i> <q>"G_UMULH\0"</q></td></tr>
<tr><th id="1070">1070</th><td>  <i>/* 1281 */</i> <q>"G_PHI\0"</q></td></tr>
<tr><th id="1071">1071</th><td>  <i>/* 1287 */</i> <q>"G_FPTOSI\0"</q></td></tr>
<tr><th id="1072">1072</th><td>  <i>/* 1296 */</i> <q>"RETI\0"</q></td></tr>
<tr><th id="1073">1073</th><td>  <i>/* 1301 */</i> <q>"G_FPTOUI\0"</q></td></tr>
<tr><th id="1074">1074</th><td>  <i>/* 1310 */</i> <q>"G_FPOWI\0"</q></td></tr>
<tr><th id="1075">1075</th><td>  <i>/* 1318 */</i> <q>"BREAK\0"</q></td></tr>
<tr><th id="1076">1076</th><td>  <i>/* 1324 */</i> <q>"G_PTRMASK\0"</q></td></tr>
<tr><th id="1077">1077</th><td>  <i>/* 1334 */</i> <q>"DESK\0"</q></td></tr>
<tr><th id="1078">1078</th><td>  <i>/* 1339 */</i> <q>"SUBIRdK\0"</q></td></tr>
<tr><th id="1079">1079</th><td>  <i>/* 1347 */</i> <q>"SBCIRdK\0"</q></td></tr>
<tr><th id="1080">1080</th><td>  <i>/* 1355 */</i> <q>"LDIRdK\0"</q></td></tr>
<tr><th id="1081">1081</th><td>  <i>/* 1362 */</i> <q>"ANDIRdK\0"</q></td></tr>
<tr><th id="1082">1082</th><td>  <i>/* 1370 */</i> <q>"CPIRdK\0"</q></td></tr>
<tr><th id="1083">1083</th><td>  <i>/* 1377 */</i> <q>"ORIRdK\0"</q></td></tr>
<tr><th id="1084">1084</th><td>  <i>/* 1384 */</i> <q>"LDSRdK\0"</q></td></tr>
<tr><th id="1085">1085</th><td>  <i>/* 1391 */</i> <q>"SBIWRdK\0"</q></td></tr>
<tr><th id="1086">1086</th><td>  <i>/* 1399 */</i> <q>"SUBIWRdK\0"</q></td></tr>
<tr><th id="1087">1087</th><td>  <i>/* 1408 */</i> <q>"SBCIWRdK\0"</q></td></tr>
<tr><th id="1088">1088</th><td>  <i>/* 1417 */</i> <q>"ADIWRdK\0"</q></td></tr>
<tr><th id="1089">1089</th><td>  <i>/* 1425 */</i> <q>"LDIWRdK\0"</q></td></tr>
<tr><th id="1090">1090</th><td>  <i>/* 1433 */</i> <q>"ANDIWRdK\0"</q></td></tr>
<tr><th id="1091">1091</th><td>  <i>/* 1442 */</i> <q>"ORIWRdK\0"</q></td></tr>
<tr><th id="1092">1092</th><td>  <i>/* 1450 */</i> <q>"LDSWRdK\0"</q></td></tr>
<tr><th id="1093">1093</th><td>  <i>/* 1458 */</i> <q>"GC_LABEL\0"</q></td></tr>
<tr><th id="1094">1094</th><td>  <i>/* 1467 */</i> <q>"DBG_LABEL\0"</q></td></tr>
<tr><th id="1095">1095</th><td>  <i>/* 1477 */</i> <q>"EH_LABEL\0"</q></td></tr>
<tr><th id="1096">1096</th><td>  <i>/* 1486 */</i> <q>"ANNOTATION_LABEL\0"</q></td></tr>
<tr><th id="1097">1097</th><td>  <i>/* 1503 */</i> <q>"ICALL_BRANCH_FUNNEL\0"</q></td></tr>
<tr><th id="1098">1098</th><td>  <i>/* 1523 */</i> <q>"G_FSHL\0"</q></td></tr>
<tr><th id="1099">1099</th><td>  <i>/* 1530 */</i> <q>"G_SHL\0"</q></td></tr>
<tr><th id="1100">1100</th><td>  <i>/* 1536 */</i> <q>"G_FCEIL\0"</q></td></tr>
<tr><th id="1101">1101</th><td>  <i>/* 1544 */</i> <q>"EICALL\0"</q></td></tr>
<tr><th id="1102">1102</th><td>  <i>/* 1551 */</i> <q>"PATCHABLE_TAIL_CALL\0"</q></td></tr>
<tr><th id="1103">1103</th><td>  <i>/* 1571 */</i> <q>"PATCHABLE_TYPED_EVENT_CALL\0"</q></td></tr>
<tr><th id="1104">1104</th><td>  <i>/* 1598 */</i> <q>"PATCHABLE_EVENT_CALL\0"</q></td></tr>
<tr><th id="1105">1105</th><td>  <i>/* 1619 */</i> <q>"FENTRY_CALL\0"</q></td></tr>
<tr><th id="1106">1106</th><td>  <i>/* 1631 */</i> <q>"KILL\0"</q></td></tr>
<tr><th id="1107">1107</th><td>  <i>/* 1636 */</i> <q>"G_VECREDUCE_FMUL\0"</q></td></tr>
<tr><th id="1108">1108</th><td>  <i>/* 1653 */</i> <q>"G_FMUL\0"</q></td></tr>
<tr><th id="1109">1109</th><td>  <i>/* 1660 */</i> <q>"G_VECREDUCE_SEQ_FMUL\0"</q></td></tr>
<tr><th id="1110">1110</th><td>  <i>/* 1681 */</i> <q>"G_STRICT_FMUL\0"</q></td></tr>
<tr><th id="1111">1111</th><td>  <i>/* 1695 */</i> <q>"G_VECREDUCE_MUL\0"</q></td></tr>
<tr><th id="1112">1112</th><td>  <i>/* 1711 */</i> <q>"G_MUL\0"</q></td></tr>
<tr><th id="1113">1113</th><td>  <i>/* 1717 */</i> <q>"G_FREM\0"</q></td></tr>
<tr><th id="1114">1114</th><td>  <i>/* 1724 */</i> <q>"G_STRICT_FREM\0"</q></td></tr>
<tr><th id="1115">1115</th><td>  <i>/* 1738 */</i> <q>"G_SREM\0"</q></td></tr>
<tr><th id="1116">1116</th><td>  <i>/* 1745 */</i> <q>"G_UREM\0"</q></td></tr>
<tr><th id="1117">1117</th><td>  <i>/* 1752 */</i> <q>"ELPM\0"</q></td></tr>
<tr><th id="1118">1118</th><td>  <i>/* 1757 */</i> <q>"SPM\0"</q></td></tr>
<tr><th id="1119">1119</th><td>  <i>/* 1761 */</i> <q>"INLINEASM\0"</q></td></tr>
<tr><th id="1120">1120</th><td>  <i>/* 1771 */</i> <q>"G_FMINIMUM\0"</q></td></tr>
<tr><th id="1121">1121</th><td>  <i>/* 1782 */</i> <q>"G_FMAXIMUM\0"</q></td></tr>
<tr><th id="1122">1122</th><td>  <i>/* 1793 */</i> <q>"G_FMINNUM\0"</q></td></tr>
<tr><th id="1123">1123</th><td>  <i>/* 1803 */</i> <q>"G_FMAXNUM\0"</q></td></tr>
<tr><th id="1124">1124</th><td>  <i>/* 1813 */</i> <q>"G_INTRINSIC_ROUNDEVEN\0"</q></td></tr>
<tr><th id="1125">1125</th><td>  <i>/* 1835 */</i> <q>"G_FCOPYSIGN\0"</q></td></tr>
<tr><th id="1126">1126</th><td>  <i>/* 1847 */</i> <q>"G_VECREDUCE_FMIN\0"</q></td></tr>
<tr><th id="1127">1127</th><td>  <i>/* 1864 */</i> <q>"G_VECREDUCE_SMIN\0"</q></td></tr>
<tr><th id="1128">1128</th><td>  <i>/* 1881 */</i> <q>"G_SMIN\0"</q></td></tr>
<tr><th id="1129">1129</th><td>  <i>/* 1888 */</i> <q>"G_VECREDUCE_UMIN\0"</q></td></tr>
<tr><th id="1130">1130</th><td>  <i>/* 1905 */</i> <q>"G_UMIN\0"</q></td></tr>
<tr><th id="1131">1131</th><td>  <i>/* 1912 */</i> <q>"G_ATOMICRMW_UMIN\0"</q></td></tr>
<tr><th id="1132">1132</th><td>  <i>/* 1929 */</i> <q>"G_ATOMICRMW_MIN\0"</q></td></tr>
<tr><th id="1133">1133</th><td>  <i>/* 1945 */</i> <q>"G_FSIN\0"</q></td></tr>
<tr><th id="1134">1134</th><td>  <i>/* 1952 */</i> <q>"CFI_INSTRUCTION\0"</q></td></tr>
<tr><th id="1135">1135</th><td>  <i>/* 1968 */</i> <q>"ADJCALLSTACKDOWN\0"</q></td></tr>
<tr><th id="1136">1136</th><td>  <i>/* 1985 */</i> <q>"G_SSUBO\0"</q></td></tr>
<tr><th id="1137">1137</th><td>  <i>/* 1993 */</i> <q>"G_USUBO\0"</q></td></tr>
<tr><th id="1138">1138</th><td>  <i>/* 2001 */</i> <q>"G_SADDO\0"</q></td></tr>
<tr><th id="1139">1139</th><td>  <i>/* 2009 */</i> <q>"G_UADDO\0"</q></td></tr>
<tr><th id="1140">1140</th><td>  <i>/* 2017 */</i> <q>"G_SMULO\0"</q></td></tr>
<tr><th id="1141">1141</th><td>  <i>/* 2025 */</i> <q>"G_UMULO\0"</q></td></tr>
<tr><th id="1142">1142</th><td>  <i>/* 2033 */</i> <q>"STACKMAP\0"</q></td></tr>
<tr><th id="1143">1143</th><td>  <i>/* 2042 */</i> <q>"G_BSWAP\0"</q></td></tr>
<tr><th id="1144">1144</th><td>  <i>/* 2050 */</i> <q>"SLEEP\0"</q></td></tr>
<tr><th id="1145">1145</th><td>  <i>/* 2056 */</i> <q>"G_SITOFP\0"</q></td></tr>
<tr><th id="1146">1146</th><td>  <i>/* 2065 */</i> <q>"G_UITOFP\0"</q></td></tr>
<tr><th id="1147">1147</th><td>  <i>/* 2074 */</i> <q>"G_FCMP\0"</q></td></tr>
<tr><th id="1148">1148</th><td>  <i>/* 2081 */</i> <q>"G_ICMP\0"</q></td></tr>
<tr><th id="1149">1149</th><td>  <i>/* 2088 */</i> <q>"EIJMP\0"</q></td></tr>
<tr><th id="1150">1150</th><td>  <i>/* 2094 */</i> <q>"NOP\0"</q></td></tr>
<tr><th id="1151">1151</th><td>  <i>/* 2098 */</i> <q>"G_CTPOP\0"</q></td></tr>
<tr><th id="1152">1152</th><td>  <i>/* 2106 */</i> <q>"PATCHABLE_OP\0"</q></td></tr>
<tr><th id="1153">1153</th><td>  <i>/* 2119 */</i> <q>"FAULTING_OP\0"</q></td></tr>
<tr><th id="1154">1154</th><td>  <i>/* 2131 */</i> <q>"ADJCALLSTACKUP\0"</q></td></tr>
<tr><th id="1155">1155</th><td>  <i>/* 2146 */</i> <q>"PREALLOCATED_SETUP\0"</q></td></tr>
<tr><th id="1156">1156</th><td>  <i>/* 2165 */</i> <q>"G_FEXP\0"</q></td></tr>
<tr><th id="1157">1157</th><td>  <i>/* 2172 */</i> <q>"LDDWRdYQ\0"</q></td></tr>
<tr><th id="1158">1158</th><td>  <i>/* 2181 */</i> <q>"LDDRdPtrQ\0"</q></td></tr>
<tr><th id="1159">1159</th><td>  <i>/* 2191 */</i> <q>"LDDWRdPtrQ\0"</q></td></tr>
<tr><th id="1160">1160</th><td>  <i>/* 2202 */</i> <q>"G_BR\0"</q></td></tr>
<tr><th id="1161">1161</th><td>  <i>/* 2207 */</i> <q>"INLINEASM_BR\0"</q></td></tr>
<tr><th id="1162">1162</th><td>  <i>/* 2220 */</i> <q>"G_BLOCK_ADDR\0"</q></td></tr>
<tr><th id="1163">1163</th><td>  <i>/* 2233 */</i> <q>"WDR\0"</q></td></tr>
<tr><th id="1164">1164</th><td>  <i>/* 2237 */</i> <q>"PATCHABLE_FUNCTION_ENTER\0"</q></td></tr>
<tr><th id="1165">1165</th><td>  <i>/* 2262 */</i> <q>"G_READCYCLECOUNTER\0"</q></td></tr>
<tr><th id="1166">1166</th><td>  <i>/* 2281 */</i> <q>"G_READ_REGISTER\0"</q></td></tr>
<tr><th id="1167">1167</th><td>  <i>/* 2297 */</i> <q>"G_WRITE_REGISTER\0"</q></td></tr>
<tr><th id="1168">1168</th><td>  <i>/* 2314 */</i> <q>"G_ASHR\0"</q></td></tr>
<tr><th id="1169">1169</th><td>  <i>/* 2321 */</i> <q>"G_FSHR\0"</q></td></tr>
<tr><th id="1170">1170</th><td>  <i>/* 2328 */</i> <q>"G_LSHR\0"</q></td></tr>
<tr><th id="1171">1171</th><td>  <i>/* 2335 */</i> <q>"G_FFLOOR\0"</q></td></tr>
<tr><th id="1172">1172</th><td>  <i>/* 2344 */</i> <q>"G_BUILD_VECTOR\0"</q></td></tr>
<tr><th id="1173">1173</th><td>  <i>/* 2359 */</i> <q>"G_SHUFFLE_VECTOR\0"</q></td></tr>
<tr><th id="1174">1174</th><td>  <i>/* 2376 */</i> <q>"G_VECREDUCE_XOR\0"</q></td></tr>
<tr><th id="1175">1175</th><td>  <i>/* 2392 */</i> <q>"G_XOR\0"</q></td></tr>
<tr><th id="1176">1176</th><td>  <i>/* 2398 */</i> <q>"G_ATOMICRMW_XOR\0"</q></td></tr>
<tr><th id="1177">1177</th><td>  <i>/* 2414 */</i> <q>"G_VECREDUCE_OR\0"</q></td></tr>
<tr><th id="1178">1178</th><td>  <i>/* 2429 */</i> <q>"G_OR\0"</q></td></tr>
<tr><th id="1179">1179</th><td>  <i>/* 2434 */</i> <q>"G_ATOMICRMW_OR\0"</q></td></tr>
<tr><th id="1180">1180</th><td>  <i>/* 2449 */</i> <q>"G_INTTOPTR\0"</q></td></tr>
<tr><th id="1181">1181</th><td>  <i>/* 2460 */</i> <q>"G_FABS\0"</q></td></tr>
<tr><th id="1182">1182</th><td>  <i>/* 2467 */</i> <q>"G_ABS\0"</q></td></tr>
<tr><th id="1183">1183</th><td>  <i>/* 2473 */</i> <q>"G_UNMERGE_VALUES\0"</q></td></tr>
<tr><th id="1184">1184</th><td>  <i>/* 2490 */</i> <q>"G_MERGE_VALUES\0"</q></td></tr>
<tr><th id="1185">1185</th><td>  <i>/* 2505 */</i> <q>"FMULS\0"</q></td></tr>
<tr><th id="1186">1186</th><td>  <i>/* 2511 */</i> <q>"G_FCOS\0"</q></td></tr>
<tr><th id="1187">1187</th><td>  <i>/* 2518 */</i> <q>"G_CONCAT_VECTORS\0"</q></td></tr>
<tr><th id="1188">1188</th><td>  <i>/* 2535 */</i> <q>"COPY_TO_REGCLASS\0"</q></td></tr>
<tr><th id="1189">1189</th><td>  <i>/* 2552 */</i> <q>"G_ATOMIC_CMPXCHG_WITH_SUCCESS\0"</q></td></tr>
<tr><th id="1190">1190</th><td>  <i>/* 2582 */</i> <q>"G_INTRINSIC_W_SIDE_EFFECTS\0"</q></td></tr>
<tr><th id="1191">1191</th><td>  <i>/* 2609 */</i> <q>"G_SSUBSAT\0"</q></td></tr>
<tr><th id="1192">1192</th><td>  <i>/* 2619 */</i> <q>"G_USUBSAT\0"</q></td></tr>
<tr><th id="1193">1193</th><td>  <i>/* 2629 */</i> <q>"G_SADDSAT\0"</q></td></tr>
<tr><th id="1194">1194</th><td>  <i>/* 2639 */</i> <q>"G_UADDSAT\0"</q></td></tr>
<tr><th id="1195">1195</th><td>  <i>/* 2649 */</i> <q>"G_SSHLSAT\0"</q></td></tr>
<tr><th id="1196">1196</th><td>  <i>/* 2659 */</i> <q>"G_USHLSAT\0"</q></td></tr>
<tr><th id="1197">1197</th><td>  <i>/* 2669 */</i> <q>"G_SMULFIXSAT\0"</q></td></tr>
<tr><th id="1198">1198</th><td>  <i>/* 2682 */</i> <q>"G_UMULFIXSAT\0"</q></td></tr>
<tr><th id="1199">1199</th><td>  <i>/* 2695 */</i> <q>"G_SDIVFIXSAT\0"</q></td></tr>
<tr><th id="1200">1200</th><td>  <i>/* 2708 */</i> <q>"G_UDIVFIXSAT\0"</q></td></tr>
<tr><th id="1201">1201</th><td>  <i>/* 2721 */</i> <q>"G_EXTRACT\0"</q></td></tr>
<tr><th id="1202">1202</th><td>  <i>/* 2731 */</i> <q>"G_SELECT\0"</q></td></tr>
<tr><th id="1203">1203</th><td>  <i>/* 2740 */</i> <q>"G_BRINDIRECT\0"</q></td></tr>
<tr><th id="1204">1204</th><td>  <i>/* 2753 */</i> <q>"PATCHABLE_RET\0"</q></td></tr>
<tr><th id="1205">1205</th><td>  <i>/* 2767 */</i> <q>"G_MEMSET\0"</q></td></tr>
<tr><th id="1206">1206</th><td>  <i>/* 2776 */</i> <q>"PATCHABLE_FUNCTION_EXIT\0"</q></td></tr>
<tr><th id="1207">1207</th><td>  <i>/* 2800 */</i> <q>"G_BRJT\0"</q></td></tr>
<tr><th id="1208">1208</th><td>  <i>/* 2807 */</i> <q>"G_EXTRACT_VECTOR_ELT\0"</q></td></tr>
<tr><th id="1209">1209</th><td>  <i>/* 2828 */</i> <q>"G_INSERT_VECTOR_ELT\0"</q></td></tr>
<tr><th id="1210">1210</th><td>  <i>/* 2848 */</i> <q>"G_FCONSTANT\0"</q></td></tr>
<tr><th id="1211">1211</th><td>  <i>/* 2860 */</i> <q>"G_CONSTANT\0"</q></td></tr>
<tr><th id="1212">1212</th><td>  <i>/* 2871 */</i> <q>"STATEPOINT\0"</q></td></tr>
<tr><th id="1213">1213</th><td>  <i>/* 2882 */</i> <q>"PATCHPOINT\0"</q></td></tr>
<tr><th id="1214">1214</th><td>  <i>/* 2893 */</i> <q>"G_PTRTOINT\0"</q></td></tr>
<tr><th id="1215">1215</th><td>  <i>/* 2904 */</i> <q>"G_FRINT\0"</q></td></tr>
<tr><th id="1216">1216</th><td>  <i>/* 2912 */</i> <q>"G_INTRINSIC_LRINT\0"</q></td></tr>
<tr><th id="1217">1217</th><td>  <i>/* 2930 */</i> <q>"G_FNEARBYINT\0"</q></td></tr>
<tr><th id="1218">1218</th><td>  <i>/* 2943 */</i> <q>"G_VASTART\0"</q></td></tr>
<tr><th id="1219">1219</th><td>  <i>/* 2953 */</i> <q>"LIFETIME_START\0"</q></td></tr>
<tr><th id="1220">1220</th><td>  <i>/* 2968 */</i> <q>"G_INSERT\0"</q></td></tr>
<tr><th id="1221">1221</th><td>  <i>/* 2977 */</i> <q>"G_FSQRT\0"</q></td></tr>
<tr><th id="1222">1222</th><td>  <i>/* 2985 */</i> <q>"G_STRICT_FSQRT\0"</q></td></tr>
<tr><th id="1223">1223</th><td>  <i>/* 3000 */</i> <q>"G_BITCAST\0"</q></td></tr>
<tr><th id="1224">1224</th><td>  <i>/* 3010 */</i> <q>"G_ADDRSPACE_CAST\0"</q></td></tr>
<tr><th id="1225">1225</th><td>  <i>/* 3027 */</i> <q>"BST\0"</q></td></tr>
<tr><th id="1226">1226</th><td>  <i>/* 3031 */</i> <q>"G_FPEXT\0"</q></td></tr>
<tr><th id="1227">1227</th><td>  <i>/* 3039 */</i> <q>"G_SEXT\0"</q></td></tr>
<tr><th id="1228">1228</th><td>  <i>/* 3046 */</i> <q>"G_ANYEXT\0"</q></td></tr>
<tr><th id="1229">1229</th><td>  <i>/* 3055 */</i> <q>"G_ZEXT\0"</q></td></tr>
<tr><th id="1230">1230</th><td>  <i>/* 3062 */</i> <q>"FMULSU\0"</q></td></tr>
<tr><th id="1231">1231</th><td>  <i>/* 3069 */</i> <q>"G_FDIV\0"</q></td></tr>
<tr><th id="1232">1232</th><td>  <i>/* 3076 */</i> <q>"G_STRICT_FDIV\0"</q></td></tr>
<tr><th id="1233">1233</th><td>  <i>/* 3090 */</i> <q>"G_SDIV\0"</q></td></tr>
<tr><th id="1234">1234</th><td>  <i>/* 3097 */</i> <q>"G_UDIV\0"</q></td></tr>
<tr><th id="1235">1235</th><td>  <i>/* 3104 */</i> <q>"G_FPOW\0"</q></td></tr>
<tr><th id="1236">1236</th><td>  <i>/* 3111 */</i> <q>"G_VECREDUCE_FMAX\0"</q></td></tr>
<tr><th id="1237">1237</th><td>  <i>/* 3128 */</i> <q>"G_VECREDUCE_SMAX\0"</q></td></tr>
<tr><th id="1238">1238</th><td>  <i>/* 3145 */</i> <q>"G_SMAX\0"</q></td></tr>
<tr><th id="1239">1239</th><td>  <i>/* 3152 */</i> <q>"G_VECREDUCE_UMAX\0"</q></td></tr>
<tr><th id="1240">1240</th><td>  <i>/* 3169 */</i> <q>"G_UMAX\0"</q></td></tr>
<tr><th id="1241">1241</th><td>  <i>/* 3176 */</i> <q>"G_ATOMICRMW_UMAX\0"</q></td></tr>
<tr><th id="1242">1242</th><td>  <i>/* 3193 */</i> <q>"G_ATOMICRMW_MAX\0"</q></td></tr>
<tr><th id="1243">1243</th><td>  <i>/* 3209 */</i> <q>"FRMIDX\0"</q></td></tr>
<tr><th id="1244">1244</th><td>  <i>/* 3216 */</i> <q>"G_FRAME_INDEX\0"</q></td></tr>
<tr><th id="1245">1245</th><td>  <i>/* 3230 */</i> <q>"G_SMULFIX\0"</q></td></tr>
<tr><th id="1246">1246</th><td>  <i>/* 3240 */</i> <q>"G_UMULFIX\0"</q></td></tr>
<tr><th id="1247">1247</th><td>  <i>/* 3250 */</i> <q>"G_SDIVFIX\0"</q></td></tr>
<tr><th id="1248">1248</th><td>  <i>/* 3260 */</i> <q>"G_UDIVFIX\0"</q></td></tr>
<tr><th id="1249">1249</th><td>  <i>/* 3270 */</i> <q>"G_MEMCPY\0"</q></td></tr>
<tr><th id="1250">1250</th><td>  <i>/* 3279 */</i> <q>"COPY\0"</q></td></tr>
<tr><th id="1251">1251</th><td>  <i>/* 3284 */</i> <q>"G_CTLZ\0"</q></td></tr>
<tr><th id="1252">1252</th><td>  <i>/* 3291 */</i> <q>"G_CTTZ\0"</q></td></tr>
<tr><th id="1253">1253</th><td>  <i>/* 3298 */</i> <q>"ELPMRdZ\0"</q></td></tr>
<tr><th id="1254">1254</th><td>  <i>/* 3306 */</i> <q>"LPMWRdZ\0"</q></td></tr>
<tr><th id="1255">1255</th><td>  <i>/* 3314 */</i> <q>"SBICAb\0"</q></td></tr>
<tr><th id="1256">1256</th><td>  <i>/* 3321 */</i> <q>"CBIAb\0"</q></td></tr>
<tr><th id="1257">1257</th><td>  <i>/* 3327 */</i> <q>"SBIAb\0"</q></td></tr>
<tr><th id="1258">1258</th><td>  <i>/* 3333 */</i> <q>"SBISAb\0"</q></td></tr>
<tr><th id="1259">1259</th><td>  <i>/* 3340 */</i> <q>"LDRdPtrPd\0"</q></td></tr>
<tr><th id="1260">1260</th><td>  <i>/* 3350 */</i> <q>"LDWRdPtrPd\0"</q></td></tr>
<tr><th id="1261">1261</th><td>  <i>/* 3361 */</i> <q>"LSLB7Rd\0"</q></td></tr>
<tr><th id="1262">1262</th><td>  <i>/* 3369 */</i> <q>"ASRB7Rd\0"</q></td></tr>
<tr><th id="1263">1263</th><td>  <i>/* 3377 */</i> <q>"LSRB7Rd\0"</q></td></tr>
<tr><th id="1264">1264</th><td>  <i>/* 3385 */</i> <q>"ROLBRd\0"</q></td></tr>
<tr><th id="1265">1265</th><td>  <i>/* 3392 */</i> <q>"RORBRd\0"</q></td></tr>
<tr><th id="1266">1266</th><td>  <i>/* 3399 */</i> <q>"DECRd\0"</q></td></tr>
<tr><th id="1267">1267</th><td>  <i>/* 3405 */</i> <q>"INCRd\0"</q></td></tr>
<tr><th id="1268">1268</th><td>  <i>/* 3411 */</i> <q>"NEGRd\0"</q></td></tr>
<tr><th id="1269">1269</th><td>  <i>/* 3417 */</i> <q>"COMRd\0"</q></td></tr>
<tr><th id="1270">1270</th><td>  <i>/* 3423 */</i> <q>"SWAPRd\0"</q></td></tr>
<tr><th id="1271">1271</th><td>  <i>/* 3430 */</i> <q>"POPRd\0"</q></td></tr>
<tr><th id="1272">1272</th><td>  <i>/* 3436 */</i> <q>"RORRd\0"</q></td></tr>
<tr><th id="1273">1273</th><td>  <i>/* 3442 */</i> <q>"ASRRd\0"</q></td></tr>
<tr><th id="1274">1274</th><td>  <i>/* 3448 */</i> <q>"LSRRd\0"</q></td></tr>
<tr><th id="1275">1275</th><td>  <i>/* 3454 */</i> <q>"NEGWRd\0"</q></td></tr>
<tr><th id="1276">1276</th><td>  <i>/* 3461 */</i> <q>"ROLWRd\0"</q></td></tr>
<tr><th id="1277">1277</th><td>  <i>/* 3468 */</i> <q>"LSLWRd\0"</q></td></tr>
<tr><th id="1278">1278</th><td>  <i>/* 3475 */</i> <q>"COMWRd\0"</q></td></tr>
<tr><th id="1279">1279</th><td>  <i>/* 3482 */</i> <q>"POPWRd\0"</q></td></tr>
<tr><th id="1280">1280</th><td>  <i>/* 3489 */</i> <q>"RORWRd\0"</q></td></tr>
<tr><th id="1281">1281</th><td>  <i>/* 3496 */</i> <q>"ASRWRd\0"</q></td></tr>
<tr><th id="1282">1282</th><td>  <i>/* 3503 */</i> <q>"LSRWRd\0"</q></td></tr>
<tr><th id="1283">1283</th><td>  <i>/* 3510 */</i> <q>"LACZRd\0"</q></td></tr>
<tr><th id="1284">1284</th><td>  <i>/* 3517 */</i> <q>"XCHZRd\0"</q></td></tr>
<tr><th id="1285">1285</th><td>  <i>/* 3524 */</i> <q>"LASZRd\0"</q></td></tr>
<tr><th id="1286">1286</th><td>  <i>/* 3531 */</i> <q>"LATZRd\0"</q></td></tr>
<tr><th id="1287">1287</th><td>  <i>/* 3538 */</i> <q>"AtomicFence\0"</q></td></tr>
<tr><th id="1288">1288</th><td>  <i>/* 3550 */</i> <q>"SPMZPi\0"</q></td></tr>
<tr><th id="1289">1289</th><td>  <i>/* 3557 */</i> <q>"ELPMRdZPi\0"</q></td></tr>
<tr><th id="1290">1290</th><td>  <i>/* 3567 */</i> <q>"LPMWRdZPi\0"</q></td></tr>
<tr><th id="1291">1291</th><td>  <i>/* 3577 */</i> <q>"LDRdPtrPi\0"</q></td></tr>
<tr><th id="1292">1292</th><td>  <i>/* 3587 */</i> <q>"LDWRdPtrPi\0"</q></td></tr>
<tr><th id="1293">1293</th><td>  <i>/* 3598 */</i> <q>"BRGEk\0"</q></td></tr>
<tr><th id="1294">1294</th><td>  <i>/* 3604 */</i> <q>"BRNEk\0"</q></td></tr>
<tr><th id="1295">1295</th><td>  <i>/* 3610 */</i> <q>"BRSHk\0"</q></td></tr>
<tr><th id="1296">1296</th><td>  <i>/* 3616 */</i> <q>"BRMIk\0"</q></td></tr>
<tr><th id="1297">1297</th><td>  <i>/* 3622 */</i> <q>"RCALLk\0"</q></td></tr>
<tr><th id="1298">1298</th><td>  <i>/* 3629 */</i> <q>"BRPLk\0"</q></td></tr>
<tr><th id="1299">1299</th><td>  <i>/* 3635 */</i> <q>"BRLOk\0"</q></td></tr>
<tr><th id="1300">1300</th><td>  <i>/* 3641 */</i> <q>"RJMPk\0"</q></td></tr>
<tr><th id="1301">1301</th><td>  <i>/* 3647 */</i> <q>"BREQk\0"</q></td></tr>
<tr><th id="1302">1302</th><td>  <i>/* 3653 */</i> <q>"BRLTk\0"</q></td></tr>
<tr><th id="1303">1303</th><td>  <i>/* 3659 */</i> <q>"BRBCsk\0"</q></td></tr>
<tr><th id="1304">1304</th><td>  <i>/* 3666 */</i> <q>"BRBSsk\0"</q></td></tr>
<tr><th id="1305">1305</th><td>  <i>/* 3673 */</i> <q>"OUTARr\0"</q></td></tr>
<tr><th id="1306">1306</th><td>  <i>/* 3680 */</i> <q>"OUTWARr\0"</q></td></tr>
<tr><th id="1307">1307</th><td>  <i>/* 3688 */</i> <q>"PUSHRr\0"</q></td></tr>
<tr><th id="1308">1308</th><td>  <i>/* 3695 */</i> <q>"STSKRr\0"</q></td></tr>
<tr><th id="1309">1309</th><td>  <i>/* 3702 */</i> <q>"STSWKRr\0"</q></td></tr>
<tr><th id="1310">1310</th><td>  <i>/* 3710 */</i> <q>"STDSPQRr\0"</q></td></tr>
<tr><th id="1311">1311</th><td>  <i>/* 3719 */</i> <q>"STDWSPQRr\0"</q></td></tr>
<tr><th id="1312">1312</th><td>  <i>/* 3729 */</i> <q>"STDPtrQRr\0"</q></td></tr>
<tr><th id="1313">1313</th><td>  <i>/* 3739 */</i> <q>"STDWPtrQRr\0"</q></td></tr>
<tr><th id="1314">1314</th><td>  <i>/* 3750 */</i> <q>"PUSHWRr\0"</q></td></tr>
<tr><th id="1315">1315</th><td>  <i>/* 3758 */</i> <q>"STPtrPdRr\0"</q></td></tr>
<tr><th id="1316">1316</th><td>  <i>/* 3768 */</i> <q>"STWPtrPdRr\0"</q></td></tr>
<tr><th id="1317">1317</th><td>  <i>/* 3779 */</i> <q>"SUBRdRr\0"</q></td></tr>
<tr><th id="1318">1318</th><td>  <i>/* 3787 */</i> <q>"SBCRdRr\0"</q></td></tr>
<tr><th id="1319">1319</th><td>  <i>/* 3795 */</i> <q>"ADCRdRr\0"</q></td></tr>
<tr><th id="1320">1320</th><td>  <i>/* 3803 */</i> <q>"CPCRdRr\0"</q></td></tr>
<tr><th id="1321">1321</th><td>  <i>/* 3811 */</i> <q>"ADDRdRr\0"</q></td></tr>
<tr><th id="1322">1322</th><td>  <i>/* 3819 */</i> <q>"ANDRdRr\0"</q></td></tr>
<tr><th id="1323">1323</th><td>  <i>/* 3827 */</i> <q>"MULRdRr\0"</q></td></tr>
<tr><th id="1324">1324</th><td>  <i>/* 3835 */</i> <q>"CPRdRr\0"</q></td></tr>
<tr><th id="1325">1325</th><td>  <i>/* 3842 */</i> <q>"EORRdRr\0"</q></td></tr>
<tr><th id="1326">1326</th><td>  <i>/* 3850 */</i> <q>"MULSRdRr\0"</q></td></tr>
<tr><th id="1327">1327</th><td>  <i>/* 3859 */</i> <q>"MULSURdRr\0"</q></td></tr>
<tr><th id="1328">1328</th><td>  <i>/* 3869 */</i> <q>"MOVRdRr\0"</q></td></tr>
<tr><th id="1329">1329</th><td>  <i>/* 3877 */</i> <q>"SUBWRdRr\0"</q></td></tr>
<tr><th id="1330">1330</th><td>  <i>/* 3886 */</i> <q>"SBCWRdRr\0"</q></td></tr>
<tr><th id="1331">1331</th><td>  <i>/* 3895 */</i> <q>"ADCWRdRr\0"</q></td></tr>
<tr><th id="1332">1332</th><td>  <i>/* 3904 */</i> <q>"CPCWRdRr\0"</q></td></tr>
<tr><th id="1333">1333</th><td>  <i>/* 3913 */</i> <q>"ADDWRdRr\0"</q></td></tr>
<tr><th id="1334">1334</th><td>  <i>/* 3922 */</i> <q>"ANDWRdRr\0"</q></td></tr>
<tr><th id="1335">1335</th><td>  <i>/* 3931 */</i> <q>"CPWRdRr\0"</q></td></tr>
<tr><th id="1336">1336</th><td>  <i>/* 3939 */</i> <q>"EORWRdRr\0"</q></td></tr>
<tr><th id="1337">1337</th><td>  <i>/* 3948 */</i> <q>"MOVWRdRr\0"</q></td></tr>
<tr><th id="1338">1338</th><td>  <i>/* 3957 */</i> <q>"STPtrPiRr\0"</q></td></tr>
<tr><th id="1339">1339</th><td>  <i>/* 3967 */</i> <q>"STWPtrPiRr\0"</q></td></tr>
<tr><th id="1340">1340</th><td>  <i>/* 3978 */</i> <q>"STPtrRr\0"</q></td></tr>
<tr><th id="1341">1341</th><td>  <i>/* 3986 */</i> <q>"STWPtrRr\0"</q></td></tr>
<tr><th id="1342">1342</th><td>  <i>/* 3995 */</i> <q>"LDRdPtr\0"</q></td></tr>
<tr><th id="1343">1343</th><td>  <i>/* 4003 */</i> <q>"LDWRdPtr\0"</q></td></tr>
<tr><th id="1344">1344</th><td>  <i>/* 4012 */</i> <q>"BCLRs\0"</q></td></tr>
<tr><th id="1345">1345</th><td>  <i>/* 4018 */</i> <q>"BSETs\0"</q></td></tr>
<tr><th id="1346">1346</th><td>};</td></tr>
<tr><th id="1347">1347</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="1348">1348</th><td><u>#pragma GCC diagnostic pop</u></td></tr>
<tr><th id="1349">1349</th><td><u>#endif</u></td></tr>
<tr><th id="1350">1350</th><td></td></tr>
<tr><th id="1351">1351</th><td><b>extern</b> <em>const</em> <em>unsigned</em> AVRInstrNameIndices[] = {</td></tr>
<tr><th id="1352">1352</th><td>    <var>1283U</var>, <var>1761U</var>, <var>2207U</var>, <var>1952U</var>, <var>1477U</var>, <var>1458U</var>, <var>1486U</var>, <var>1631U</var>, </td></tr>
<tr><th id="1353">1353</th><td>    <var>1143U</var>, <var>1158U</var>, <var>1109U</var>, <var>1185U</var>, <var>2535U</var>, <var>1011U</var>, <var>1122U</var>, <var>1467U</var>, </td></tr>
<tr><th id="1354">1354</th><td>    <var>869U</var>, <var>3279U</var>, <var>941U</var>, <var>2953U</var>, <var>775U</var>, <var>832U</var>, <var>2033U</var>, <var>1619U</var>, </td></tr>
<tr><th id="1355">1355</th><td>    <var>2882U</var>, <var>815U</var>, <var>2146U</var>, <var>1248U</var>, <var>2871U</var>, <var>948U</var>, <var>2119U</var>, <var>2106U</var>, </td></tr>
<tr><th id="1356">1356</th><td>    <var>2237U</var>, <var>2753U</var>, <var>2776U</var>, <var>1551U</var>, <var>1598U</var>, <var>1571U</var>, <var>1503U</var>, <var>684U</var>, </td></tr>
<tr><th id="1357">1357</th><td>    <var>372U</var>, <var>1711U</var>, <var>3090U</var>, <var>3097U</var>, <var>1738U</var>, <var>1745U</var>, <var>753U</var>, <var>2429U</var>, </td></tr>
<tr><th id="1358">1358</th><td>    <var>2392U</var>, <var>1107U</var>, <var>1281U</var>, <var>3216U</var>, <var>1021U</var>, <var>2721U</var>, <var>2473U</var>, <var>2968U</var>, </td></tr>
<tr><th id="1359">1359</th><td>    <var>2490U</var>, <var>2344U</var>, <var>458U</var>, <var>2518U</var>, <var>2893U</var>, <var>2449U</var>, <var>3000U</var>, <var>1046U</var>, </td></tr>
<tr><th id="1360">1360</th><td>    <var>432U</var>, <var>797U</var>, <var>2912U</var>, <var>1813U</var>, <var>2262U</var>, <var>585U</var>, <var>529U</var>, <var>559U</var>, </td></tr>
<tr><th id="1361">1361</th><td>    <var>570U</var>, <var>510U</var>, <var>540U</var>, <var>977U</var>, <var>961U</var>, <var>2552U</var>, <var>1199U</var>, <var>1216U</var>, </td></tr>
<tr><th id="1362">1362</th><td>    <var>700U</var>, <var>378U</var>, <var>759U</var>, <var>720U</var>, <var>2434U</var>, <var>2398U</var>, <var>3193U</var>, <var>1929U</var>, </td></tr>
<tr><th id="1363">1363</th><td>    <var>3176U</var>, <var>1912U</var>, <var>651U</var>, <var>355U</var>, <var>861U</var>, <var>788U</var>, <var>2740U</var>, <var>410U</var>, </td></tr>
<tr><th id="1364">1364</th><td>    <var>2582U</var>, <var>3046U</var>, <var>450U</var>, <var>2860U</var>, <var>2848U</var>, <var>2943U</var>, <var>1240U</var>, <var>3039U</var>, </td></tr>
<tr><th id="1365">1365</th><td>    <var>1172U</var>, <var>3055U</var>, <var>1530U</var>, <var>2328U</var>, <var>2314U</var>, <var>1523U</var>, <var>2321U</var>, <var>2081U</var>, </td></tr>
<tr><th id="1366">1366</th><td>    <var>2074U</var>, <var>2731U</var>, <var>2009U</var>, <var>890U</var>, <var>1993U</var>, <var>853U</var>, <var>2001U</var>, <var>882U</var>, </td></tr>
<tr><th id="1367">1367</th><td>    <var>1985U</var>, <var>845U</var>, <var>2025U</var>, <var>2017U</var>, <var>1273U</var>, <var>1265U</var>, <var>2639U</var>, <var>2629U</var>, </td></tr>
<tr><th id="1368">1368</th><td>    <var>2619U</var>, <var>2609U</var>, <var>2659U</var>, <var>2649U</var>, <var>3230U</var>, <var>3240U</var>, <var>2669U</var>, <var>2682U</var>, </td></tr>
<tr><th id="1369">1369</th><td>    <var>3250U</var>, <var>3260U</var>, <var>2695U</var>, <var>2708U</var>, <var>609U</var>, <var>334U</var>, <var>1653U</var>, <var>302U</var>, </td></tr>
<tr><th id="1370">1370</th><td>    <var>503U</var>, <var>3069U</var>, <var>1717U</var>, <var>3104U</var>, <var>1310U</var>, <var>2165U</var>, <var>17U</var>, <var>1233U</var>, </td></tr>
<tr><th id="1371">1371</th><td>    <var>9U</var>, <var>0U</var>, <var>1136U</var>, <var>3031U</var>, <var>422U</var>, <var>1287U</var>, <var>1301U</var>, <var>2056U</var>, </td></tr>
<tr><th id="1372">1372</th><td>    <var>2065U</var>, <var>2460U</var>, <var>1835U</var>, <var>1055U</var>, <var>1793U</var>, <var>1803U</var>, <var>898U</var>, <var>913U</var>, </td></tr>
<tr><th id="1373">1373</th><td>    <var>1771U</var>, <var>1782U</var>, <var>690U</var>, <var>1324U</var>, <var>1881U</var>, <var>3145U</var>, <var>1905U</var>, <var>3169U</var>, </td></tr>
<tr><th id="1374">1374</th><td>    <var>2467U</var>, <var>2202U</var>, <var>2800U</var>, <var>2828U</var>, <var>2807U</var>, <var>2359U</var>, <var>3291U</var>, <var>1089U</var>, </td></tr>
<tr><th id="1375">1375</th><td>    <var>3284U</var>, <var>1071U</var>, <var>2098U</var>, <var>2042U</var>, <var>990U</var>, <var>1536U</var>, <var>2511U</var>, <var>1945U</var>, </td></tr>
<tr><th id="1376">1376</th><td>    <var>2977U</var>, <var>2335U</var>, <var>2904U</var>, <var>2930U</var>, <var>3010U</var>, <var>2220U</var>, <var>928U</var>, <var>479U</var>, </td></tr>
<tr><th id="1377">1377</th><td>    <var>637U</var>, <var>341U</var>, <var>1681U</var>, <var>3076U</var>, <var>1724U</var>, <var>308U</var>, <var>2985U</var>, <var>2281U</var>, </td></tr>
<tr><th id="1378">1378</th><td>    <var>2297U</var>, <var>3270U</var>, <var>1036U</var>, <var>2767U</var>, <var>616U</var>, <var>1660U</var>, <var>592U</var>, <var>1636U</var>, </td></tr>
<tr><th id="1379">1379</th><td>    <var>3111U</var>, <var>1847U</var>, <var>668U</var>, <var>1695U</var>, <var>737U</var>, <var>2414U</var>, <var>2376U</var>, <var>3128U</var>, </td></tr>
<tr><th id="1380">1380</th><td>    <var>1864U</var>, <var>3152U</var>, <var>1888U</var>, <var>3895U</var>, <var>3913U</var>, <var>1968U</var>, <var>2131U</var>, <var>1433U</var>, </td></tr>
<tr><th id="1381">1381</th><td>    <var>3922U</var>, <var>3369U</var>, <var>3496U</var>, <var>149U</var>, <var>284U</var>, <var>3538U</var>, <var>41U</var>, <var>185U</var>, </td></tr>
<tr><th id="1382">1382</th><td>    <var>54U</var>, <var>197U</var>, <var>70U</var>, <var>212U</var>, <var>112U</var>, <var>250U</var>, <var>25U</var>, <var>170U</var>, </td></tr>
<tr><th id="1383">1383</th><td>    <var>133U</var>, <var>269U</var>, <var>86U</var>, <var>227U</var>, <var>3475U</var>, <var>3904U</var>, <var>3931U</var>, <var>3939U</var>, </td></tr>
<tr><th id="1384">1384</th><td>    <var>3209U</var>, <var>327U</var>, <var>2191U</var>, <var>2172U</var>, <var>1425U</var>, <var>1450U</var>, <var>4003U</var>, <var>3350U</var>, </td></tr>
<tr><th id="1385">1385</th><td>    <var>3587U</var>, <var>3306U</var>, <var>3567U</var>, <var>3361U</var>, <var>3468U</var>, <var>3377U</var>, <var>3503U</var>, <var>106U</var>, </td></tr>
<tr><th id="1386">1386</th><td>    <var>245U</var>, <var>155U</var>, <var>289U</var>, <var>3454U</var>, <var>1442U</var>, <var>3940U</var>, <var>3680U</var>, <var>3482U</var>, </td></tr>
<tr><th id="1387">1387</th><td>    <var>3750U</var>, <var>3385U</var>, <var>3461U</var>, <var>3392U</var>, <var>3489U</var>, <var>100U</var>, <var>240U</var>, <var>127U</var>, </td></tr>
<tr><th id="1388">1388</th><td>    <var>264U</var>, <var>1408U</var>, <var>3886U</var>, <var>3041U</var>, <var>496U</var>, <var>1003U</var>, <var>3710U</var>, <var>3739U</var>, </td></tr>
<tr><th id="1389">1389</th><td>    <var>3719U</var>, <var>3702U</var>, <var>3768U</var>, <var>3967U</var>, <var>3986U</var>, <var>1399U</var>, <var>3877U</var>, <var>161U</var>, </td></tr>
<tr><th id="1390">1390</th><td>    <var>294U</var>, <var>3057U</var>, <var>3795U</var>, <var>3811U</var>, <var>1417U</var>, <var>1362U</var>, <var>3819U</var>, <var>3442U</var>, </td></tr>
<tr><th id="1391">1391</th><td>    <var>4012U</var>, <var>716U</var>, <var>3659U</var>, <var>3666U</var>, <var>1318U</var>, <var>3647U</var>, <var>3598U</var>, <var>3635U</var>, </td></tr>
<tr><th id="1392">1392</th><td>    <var>3653U</var>, <var>3616U</var>, <var>3604U</var>, <var>3629U</var>, <var>3610U</var>, <var>4018U</var>, <var>3027U</var>, <var>3623U</var>, </td></tr>
<tr><th id="1393">1393</th><td>    <var>3321U</var>, <var>3417U</var>, <var>3803U</var>, <var>1370U</var>, <var>3835U</var>, <var>985U</var>, <var>3399U</var>, <var>1334U</var>, </td></tr>
<tr><th id="1394">1394</th><td>    <var>1544U</var>, <var>2088U</var>, <var>1752U</var>, <var>3298U</var>, <var>3557U</var>, <var>3842U</var>, <var>1648U</var>, <var>2505U</var>, </td></tr>
<tr><th id="1395">1395</th><td>    <var>3062U</var>, <var>1545U</var>, <var>2089U</var>, <var>3405U</var>, <var>321U</var>, <var>3642U</var>, <var>3510U</var>, <var>3524U</var>, </td></tr>
<tr><th id="1396">1396</th><td>    <var>3531U</var>, <var>2181U</var>, <var>1355U</var>, <var>3995U</var>, <var>3340U</var>, <var>3577U</var>, <var>1384U</var>, <var>1753U</var>, </td></tr>
<tr><th id="1397">1397</th><td>    <var>3299U</var>, <var>3558U</var>, <var>3448U</var>, <var>3869U</var>, <var>3948U</var>, <var>3827U</var>, <var>3850U</var>, <var>3859U</var>, </td></tr>
<tr><th id="1398">1398</th><td>    <var>3411U</var>, <var>2094U</var>, <var>1377U</var>, <var>3843U</var>, <var>3673U</var>, <var>3430U</var>, <var>3688U</var>, <var>3622U</var>, </td></tr>
<tr><th id="1399">1399</th><td>    <var>2763U</var>, <var>1296U</var>, <var>3641U</var>, <var>3436U</var>, <var>1347U</var>, <var>3787U</var>, <var>3327U</var>, <var>3314U</var>, </td></tr>
<tr><th id="1400">1400</th><td>    <var>3333U</var>, <var>1391U</var>, <var>394U</var>, <var>402U</var>, <var>2050U</var>, <var>1757U</var>, <var>3550U</var>, <var>3729U</var>, </td></tr>
<tr><th id="1401">1401</th><td>    <var>3758U</var>, <var>3957U</var>, <var>3978U</var>, <var>3695U</var>, <var>1339U</var>, <var>3779U</var>, <var>3423U</var>, <var>2233U</var>, </td></tr>
<tr><th id="1402">1402</th><td>    <var>3517U</var>, </td></tr>
<tr><th id="1403">1403</th><td>};</td></tr>
<tr><th id="1404">1404</th><td></td></tr>
<tr><th id="1405">1405</th><td><em>static</em> <b>inline</b> <em>void</em> InitAVRMCInstrInfo(MCInstrInfo *II) {</td></tr>
<tr><th id="1406">1406</th><td>  II-&gt;InitMCInstrInfo(AVRInsts, AVRInstrNameIndices, AVRInstrNameData, <b>nullptr</b>, <b>nullptr</b>, <var>401</var>);</td></tr>
<tr><th id="1407">1407</th><td>}</td></tr>
<tr><th id="1408">1408</th><td></td></tr>
<tr><th id="1409">1409</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1410">1410</th><td><u>#<span data-ppcond="438">endif</span> // GET_INSTRINFO_MC_DESC</u></td></tr>
<tr><th id="1411">1411</th><td></td></tr>
<tr><th id="1412">1412</th><td><u>#<span data-ppcond="1412">ifdef</span> <a class="macro" href="../../../../llvm/lib/Target/AVR/AVRInstrInfo.h.html#20" data-ref="_M/GET_INSTRINFO_HEADER">GET_INSTRINFO_HEADER</a></u></td></tr>
<tr><th id="1413">1413</th><td><u>#undef <a class="macro" href="../../../../llvm/lib/Target/AVR/AVRInstrInfo.h.html#20" data-ref="_M/GET_INSTRINFO_HEADER">GET_INSTRINFO_HEADER</a></u></td></tr>
<tr><th id="1414">1414</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="1415">1415</th><td><b>struct</b> <dfn class="type def" id="llvm::AVRGenInstrInfo" title='llvm::AVRGenInstrInfo' data-ref="llvm::AVRGenInstrInfo" data-ref-filename="llvm..AVRGenInstrInfo">AVRGenInstrInfo</dfn> : <b>public</b> <a class="type" href="../../../../llvm/include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> {</td></tr>
<tr><th id="1416">1416</th><td>  <b>explicit</b> <dfn class="decl fn" id="_ZN4llvm15AVRGenInstrInfoC1Eiiii" title='llvm::AVRGenInstrInfo::AVRGenInstrInfo' data-ref="_ZN4llvm15AVRGenInstrInfoC1Eiiii" data-ref-filename="_ZN4llvm15AVRGenInstrInfoC1Eiiii">AVRGenInstrInfo</dfn>(<em>int</em> <dfn class="local col6 decl" id="176CFSetupOpcode" title='CFSetupOpcode' data-type='int' data-ref="176CFSetupOpcode" data-ref-filename="176CFSetupOpcode">CFSetupOpcode</dfn> = -<var>1</var>, <em>int</em> <dfn class="local col7 decl" id="177CFDestroyOpcode" title='CFDestroyOpcode' data-type='int' data-ref="177CFDestroyOpcode" data-ref-filename="177CFDestroyOpcode">CFDestroyOpcode</dfn> = -<var>1</var>, <em>int</em> <dfn class="local col8 decl" id="178CatchRetOpcode" title='CatchRetOpcode' data-type='int' data-ref="178CatchRetOpcode" data-ref-filename="178CatchRetOpcode">CatchRetOpcode</dfn> = -<var>1</var>, <em>int</em> <dfn class="local col9 decl" id="179ReturnOpcode" title='ReturnOpcode' data-type='int' data-ref="179ReturnOpcode" data-ref-filename="179ReturnOpcode">ReturnOpcode</dfn> = -<var>1</var>);</td></tr>
<tr><th id="1417">1417</th><td>  <dfn class="virtual decl def fn" id="_ZN4llvm15AVRGenInstrInfoD1Ev" title='llvm::AVRGenInstrInfo::~AVRGenInstrInfo' data-ref="_ZN4llvm15AVRGenInstrInfoD1Ev" data-ref-filename="_ZN4llvm15AVRGenInstrInfoD1Ev">~AVRGenInstrInfo</dfn>() override = <b>default</b>;</td></tr>
<tr><th id="1418">1418</th><td></td></tr>
<tr><th id="1419">1419</th><td>};</td></tr>
<tr><th id="1420">1420</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1421">1421</th><td><u>#<span data-ppcond="1412">endif</span> // GET_INSTRINFO_HEADER</u></td></tr>
<tr><th id="1422">1422</th><td></td></tr>
<tr><th id="1423">1423</th><td><u>#<span data-ppcond="1423">ifdef</span> <span class="macro" data-ref="_M/GET_INSTRINFO_HELPER_DECLS">GET_INSTRINFO_HELPER_DECLS</span></u></td></tr>
<tr><th id="1424">1424</th><td><u>#undef GET_INSTRINFO_HELPER_DECLS</u></td></tr>
<tr><th id="1425">1425</th><td></td></tr>
<tr><th id="1426">1426</th><td></td></tr>
<tr><th id="1427">1427</th><td><u>#<span data-ppcond="1423">endif</span> // GET_INSTRINFO_HELPER_DECLS</u></td></tr>
<tr><th id="1428">1428</th><td></td></tr>
<tr><th id="1429">1429</th><td><u>#<span data-ppcond="1429">ifdef</span> <span class="macro" data-ref="_M/GET_INSTRINFO_HELPERS">GET_INSTRINFO_HELPERS</span></u></td></tr>
<tr><th id="1430">1430</th><td><u>#undef GET_INSTRINFO_HELPERS</u></td></tr>
<tr><th id="1431">1431</th><td></td></tr>
<tr><th id="1432">1432</th><td><u>#<span data-ppcond="1429">endif</span> // GET_INSTRINFO_HELPERS</u></td></tr>
<tr><th id="1433">1433</th><td></td></tr>
<tr><th id="1434">1434</th><td><u>#<span data-ppcond="1434">ifdef</span> <span class="macro" data-ref="_M/GET_INSTRINFO_CTOR_DTOR">GET_INSTRINFO_CTOR_DTOR</span></u></td></tr>
<tr><th id="1435">1435</th><td><u>#undef GET_INSTRINFO_CTOR_DTOR</u></td></tr>
<tr><th id="1436">1436</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="1437">1437</th><td><b>extern</b> <em>const</em> MCInstrDesc AVRInsts[];</td></tr>
<tr><th id="1438">1438</th><td><b>extern</b> <em>const</em> <em>unsigned</em> AVRInstrNameIndices[];</td></tr>
<tr><th id="1439">1439</th><td><b>extern</b> <em>const</em> <em>char</em> AVRInstrNameData[];</td></tr>
<tr><th id="1440">1440</th><td>AVRGenInstrInfo::AVRGenInstrInfo(<em>int</em> CFSetupOpcode, <em>int</em> CFDestroyOpcode, <em>int</em> CatchRetOpcode, <em>int</em> ReturnOpcode)</td></tr>
<tr><th id="1441">1441</th><td>  : TargetInstrInfo(CFSetupOpcode, CFDestroyOpcode, CatchRetOpcode, ReturnOpcode) {</td></tr>
<tr><th id="1442">1442</th><td>  InitMCInstrInfo(AVRInsts, AVRInstrNameIndices, AVRInstrNameData, <b>nullptr</b>, <b>nullptr</b>, <var>401</var>);</td></tr>
<tr><th id="1443">1443</th><td>}</td></tr>
<tr><th id="1444">1444</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1445">1445</th><td><u>#<span data-ppcond="1434">endif</span> // GET_INSTRINFO_CTOR_DTOR</u></td></tr>
<tr><th id="1446">1446</th><td></td></tr>
<tr><th id="1447">1447</th><td><u>#<span data-ppcond="1447">ifdef</span> <span class="macro" data-ref="_M/GET_INSTRINFO_OPERAND_ENUM">GET_INSTRINFO_OPERAND_ENUM</span></u></td></tr>
<tr><th id="1448">1448</th><td><u>#undef GET_INSTRINFO_OPERAND_ENUM</u></td></tr>
<tr><th id="1449">1449</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="1450">1450</th><td><b>namespace</b> AVR {</td></tr>
<tr><th id="1451">1451</th><td><b>namespace</b> OpName {</td></tr>
<tr><th id="1452">1452</th><td><b>enum</b> {</td></tr>
<tr><th id="1453">1453</th><td>  OPERAND_LAST</td></tr>
<tr><th id="1454">1454</th><td>};</td></tr>
<tr><th id="1455">1455</th><td>} <i>// end namespace OpName</i></td></tr>
<tr><th id="1456">1456</th><td>} <i>// end namespace AVR</i></td></tr>
<tr><th id="1457">1457</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1458">1458</th><td><u>#<span data-ppcond="1447">endif</span> //GET_INSTRINFO_OPERAND_ENUM</u></td></tr>
<tr><th id="1459">1459</th><td></td></tr>
<tr><th id="1460">1460</th><td><u>#<span data-ppcond="1460">ifdef</span> <span class="macro" data-ref="_M/GET_INSTRINFO_NAMED_OPS">GET_INSTRINFO_NAMED_OPS</span></u></td></tr>
<tr><th id="1461">1461</th><td><u>#undef GET_INSTRINFO_NAMED_OPS</u></td></tr>
<tr><th id="1462">1462</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="1463">1463</th><td><b>namespace</b> AVR {</td></tr>
<tr><th id="1464">1464</th><td>LLVM_READONLY</td></tr>
<tr><th id="1465">1465</th><td>int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIdx) {</td></tr>
<tr><th id="1466">1466</th><td>  <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1467">1467</th><td>}</td></tr>
<tr><th id="1468">1468</th><td>} <i>// end namespace AVR</i></td></tr>
<tr><th id="1469">1469</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1470">1470</th><td><u>#<span data-ppcond="1460">endif</span> //GET_INSTRINFO_NAMED_OPS</u></td></tr>
<tr><th id="1471">1471</th><td></td></tr>
<tr><th id="1472">1472</th><td><u>#<span data-ppcond="1472">ifdef</span> <span class="macro" data-ref="_M/GET_INSTRINFO_OPERAND_TYPES_ENUM">GET_INSTRINFO_OPERAND_TYPES_ENUM</span></u></td></tr>
<tr><th id="1473">1473</th><td><u>#undef GET_INSTRINFO_OPERAND_TYPES_ENUM</u></td></tr>
<tr><th id="1474">1474</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="1475">1475</th><td><b>namespace</b> AVR {</td></tr>
<tr><th id="1476">1476</th><td><b>namespace</b> OpTypes {</td></tr>
<tr><th id="1477">1477</th><td><b>enum</b> OperandType {</td></tr>
<tr><th id="1478">1478</th><td>  LDDSTDPtrReg = <var>0</var>,</td></tr>
<tr><th id="1479">1479</th><td>  LDSTPtrReg = <var>1</var>,</td></tr>
<tr><th id="1480">1480</th><td>  brtarget_13 = <var>2</var>,</td></tr>
<tr><th id="1481">1481</th><td>  call_target = <var>3</var>,</td></tr>
<tr><th id="1482">1482</th><td>  f32imm = <var>4</var>,</td></tr>
<tr><th id="1483">1483</th><td>  f64imm = <var>5</var>,</td></tr>
<tr><th id="1484">1484</th><td>  i16imm = <var>6</var>,</td></tr>
<tr><th id="1485">1485</th><td>  i1imm = <var>7</var>,</td></tr>
<tr><th id="1486">1486</th><td>  i32imm = <var>8</var>,</td></tr>
<tr><th id="1487">1487</th><td>  i64imm = <var>9</var>,</td></tr>
<tr><th id="1488">1488</th><td>  i8imm = <var>10</var>,</td></tr>
<tr><th id="1489">1489</th><td>  imm16 = <var>11</var>,</td></tr>
<tr><th id="1490">1490</th><td>  imm_arith6 = <var>12</var>,</td></tr>
<tr><th id="1491">1491</th><td>  imm_com8 = <var>13</var>,</td></tr>
<tr><th id="1492">1492</th><td>  imm_ldi8 = <var>14</var>,</td></tr>
<tr><th id="1493">1493</th><td>  imm_port5 = <var>15</var>,</td></tr>
<tr><th id="1494">1494</th><td>  imm_port6 = <var>16</var>,</td></tr>
<tr><th id="1495">1495</th><td>  memri = <var>17</var>,</td></tr>
<tr><th id="1496">1496</th><td>  memspi = <var>18</var>,</td></tr>
<tr><th id="1497">1497</th><td>  ptype0 = <var>19</var>,</td></tr>
<tr><th id="1498">1498</th><td>  ptype1 = <var>20</var>,</td></tr>
<tr><th id="1499">1499</th><td>  ptype2 = <var>21</var>,</td></tr>
<tr><th id="1500">1500</th><td>  ptype3 = <var>22</var>,</td></tr>
<tr><th id="1501">1501</th><td>  ptype4 = <var>23</var>,</td></tr>
<tr><th id="1502">1502</th><td>  ptype5 = <var>24</var>,</td></tr>
<tr><th id="1503">1503</th><td>  relbrtarget_7 = <var>25</var>,</td></tr>
<tr><th id="1504">1504</th><td>  type0 = <var>26</var>,</td></tr>
<tr><th id="1505">1505</th><td>  type1 = <var>27</var>,</td></tr>
<tr><th id="1506">1506</th><td>  type2 = <var>28</var>,</td></tr>
<tr><th id="1507">1507</th><td>  type3 = <var>29</var>,</td></tr>
<tr><th id="1508">1508</th><td>  type4 = <var>30</var>,</td></tr>
<tr><th id="1509">1509</th><td>  type5 = <var>31</var>,</td></tr>
<tr><th id="1510">1510</th><td>  untyped_imm_0 = <var>32</var>,</td></tr>
<tr><th id="1511">1511</th><td>  CCR = <var>33</var>,</td></tr>
<tr><th id="1512">1512</th><td>  DLDREGS = <var>34</var>,</td></tr>
<tr><th id="1513">1513</th><td>  DREGS = <var>35</var>,</td></tr>
<tr><th id="1514">1514</th><td>  DREGSMOVW = <var>36</var>,</td></tr>
<tr><th id="1515">1515</th><td>  DREGS_WITHOUT_YZ_WORKAROUND = <var>37</var>,</td></tr>
<tr><th id="1516">1516</th><td>  GPR8 = <var>38</var>,</td></tr>
<tr><th id="1517">1517</th><td>  GPR8lo = <var>39</var>,</td></tr>
<tr><th id="1518">1518</th><td>  GPRSP = <var>40</var>,</td></tr>
<tr><th id="1519">1519</th><td>  IWREGS = <var>41</var>,</td></tr>
<tr><th id="1520">1520</th><td>  LD8 = <var>42</var>,</td></tr>
<tr><th id="1521">1521</th><td>  LD8lo = <var>43</var>,</td></tr>
<tr><th id="1522">1522</th><td>  PTRDISPREGS = <var>44</var>,</td></tr>
<tr><th id="1523">1523</th><td>  PTRREGS = <var>45</var>,</td></tr>
<tr><th id="1524">1524</th><td>  ZREG = <var>46</var>,</td></tr>
<tr><th id="1525">1525</th><td>  OPERAND_TYPE_LIST_END</td></tr>
<tr><th id="1526">1526</th><td>};</td></tr>
<tr><th id="1527">1527</th><td>} <i>// end namespace OpTypes</i></td></tr>
<tr><th id="1528">1528</th><td>} <i>// end namespace AVR</i></td></tr>
<tr><th id="1529">1529</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1530">1530</th><td><u>#<span data-ppcond="1472">endif</span> // GET_INSTRINFO_OPERAND_TYPES_ENUM</u></td></tr>
<tr><th id="1531">1531</th><td></td></tr>
<tr><th id="1532">1532</th><td><u>#<span data-ppcond="1532">ifdef</span> <span class="macro" data-ref="_M/GET_INSTRINFO_OPERAND_TYPE">GET_INSTRINFO_OPERAND_TYPE</span></u></td></tr>
<tr><th id="1533">1533</th><td><u>#undef GET_INSTRINFO_OPERAND_TYPE</u></td></tr>
<tr><th id="1534">1534</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="1535">1535</th><td><b>namespace</b> AVR {</td></tr>
<tr><th id="1536">1536</th><td>LLVM_READONLY</td></tr>
<tr><th id="1537">1537</th><td><em>static</em> <em>int</em> getOperandType(uint16_t Opcode, uint16_t OpIdx) {</td></tr>
<tr><th id="1538">1538</th><td>  <em>const</em> uint16_t Offsets[] = {</td></tr>
<tr><th id="1539">1539</th><td>    <var>0</var>,</td></tr>
<tr><th id="1540">1540</th><td>    <var>1</var>,</td></tr>
<tr><th id="1541">1541</th><td>    <var>1</var>,</td></tr>
<tr><th id="1542">1542</th><td>    <var>1</var>,</td></tr>
<tr><th id="1543">1543</th><td>    <var>2</var>,</td></tr>
<tr><th id="1544">1544</th><td>    <var>3</var>,</td></tr>
<tr><th id="1545">1545</th><td>    <var>4</var>,</td></tr>
<tr><th id="1546">1546</th><td>    <var>5</var>,</td></tr>
<tr><th id="1547">1547</th><td>    <var>5</var>,</td></tr>
<tr><th id="1548">1548</th><td>    <var>8</var>,</td></tr>
<tr><th id="1549">1549</th><td>    <var>12</var>,</td></tr>
<tr><th id="1550">1550</th><td>    <var>13</var>,</td></tr>
<tr><th id="1551">1551</th><td>    <var>17</var>,</td></tr>
<tr><th id="1552">1552</th><td>    <var>20</var>,</td></tr>
<tr><th id="1553">1553</th><td>    <var>20</var>,</td></tr>
<tr><th id="1554">1554</th><td>    <var>20</var>,</td></tr>
<tr><th id="1555">1555</th><td>    <var>21</var>,</td></tr>
<tr><th id="1556">1556</th><td>    <var>23</var>,</td></tr>
<tr><th id="1557">1557</th><td>    <var>25</var>,</td></tr>
<tr><th id="1558">1558</th><td>    <var>25</var>,</td></tr>
<tr><th id="1559">1559</th><td>    <var>26</var>,</td></tr>
<tr><th id="1560">1560</th><td>    <var>27</var>,</td></tr>
<tr><th id="1561">1561</th><td>    <var>31</var>,</td></tr>
<tr><th id="1562">1562</th><td>    <var>33</var>,</td></tr>
<tr><th id="1563">1563</th><td>    <var>33</var>,</td></tr>
<tr><th id="1564">1564</th><td>    <var>39</var>,</td></tr>
<tr><th id="1565">1565</th><td>    <var>40</var>,</td></tr>
<tr><th id="1566">1566</th><td>    <var>41</var>,</td></tr>
<tr><th id="1567">1567</th><td>    <var>44</var>,</td></tr>
<tr><th id="1568">1568</th><td>    <var>44</var>,</td></tr>
<tr><th id="1569">1569</th><td>    <var>46</var>,</td></tr>
<tr><th id="1570">1570</th><td>    <var>47</var>,</td></tr>
<tr><th id="1571">1571</th><td>    <var>47</var>,</td></tr>
<tr><th id="1572">1572</th><td>    <var>47</var>,</td></tr>
<tr><th id="1573">1573</th><td>    <var>47</var>,</td></tr>
<tr><th id="1574">1574</th><td>    <var>47</var>,</td></tr>
<tr><th id="1575">1575</th><td>    <var>47</var>,</td></tr>
<tr><th id="1576">1576</th><td>    <var>49</var>,</td></tr>
<tr><th id="1577">1577</th><td>    <var>52</var>,</td></tr>
<tr><th id="1578">1578</th><td>    <var>52</var>,</td></tr>
<tr><th id="1579">1579</th><td>    <var>55</var>,</td></tr>
<tr><th id="1580">1580</th><td>    <var>58</var>,</td></tr>
<tr><th id="1581">1581</th><td>    <var>61</var>,</td></tr>
<tr><th id="1582">1582</th><td>    <var>64</var>,</td></tr>
<tr><th id="1583">1583</th><td>    <var>67</var>,</td></tr>
<tr><th id="1584">1584</th><td>    <var>70</var>,</td></tr>
<tr><th id="1585">1585</th><td>    <var>73</var>,</td></tr>
<tr><th id="1586">1586</th><td>    <var>76</var>,</td></tr>
<tr><th id="1587">1587</th><td>    <var>79</var>,</td></tr>
<tr><th id="1588">1588</th><td>    <var>82</var>,</td></tr>
<tr><th id="1589">1589</th><td>    <var>83</var>,</td></tr>
<tr><th id="1590">1590</th><td>    <var>84</var>,</td></tr>
<tr><th id="1591">1591</th><td>    <var>86</var>,</td></tr>
<tr><th id="1592">1592</th><td>    <var>88</var>,</td></tr>
<tr><th id="1593">1593</th><td>    <var>91</var>,</td></tr>
<tr><th id="1594">1594</th><td>    <var>93</var>,</td></tr>
<tr><th id="1595">1595</th><td>    <var>97</var>,</td></tr>
<tr><th id="1596">1596</th><td>    <var>99</var>,</td></tr>
<tr><th id="1597">1597</th><td>    <var>101</var>,</td></tr>
<tr><th id="1598">1598</th><td>    <var>103</var>,</td></tr>
<tr><th id="1599">1599</th><td>    <var>105</var>,</td></tr>
<tr><th id="1600">1600</th><td>    <var>107</var>,</td></tr>
<tr><th id="1601">1601</th><td>    <var>109</var>,</td></tr>
<tr><th id="1602">1602</th><td>    <var>111</var>,</td></tr>
<tr><th id="1603">1603</th><td>    <var>113</var>,</td></tr>
<tr><th id="1604">1604</th><td>    <var>115</var>,</td></tr>
<tr><th id="1605">1605</th><td>    <var>117</var>,</td></tr>
<tr><th id="1606">1606</th><td>    <var>119</var>,</td></tr>
<tr><th id="1607">1607</th><td>    <var>121</var>,</td></tr>
<tr><th id="1608">1608</th><td>    <var>122</var>,</td></tr>
<tr><th id="1609">1609</th><td>    <var>124</var>,</td></tr>
<tr><th id="1610">1610</th><td>    <var>126</var>,</td></tr>
<tr><th id="1611">1611</th><td>    <var>128</var>,</td></tr>
<tr><th id="1612">1612</th><td>    <var>133</var>,</td></tr>
<tr><th id="1613">1613</th><td>    <var>138</var>,</td></tr>
<tr><th id="1614">1614</th><td>    <var>143</var>,</td></tr>
<tr><th id="1615">1615</th><td>    <var>145</var>,</td></tr>
<tr><th id="1616">1616</th><td>    <var>150</var>,</td></tr>
<tr><th id="1617">1617</th><td>    <var>155</var>,</td></tr>
<tr><th id="1618">1618</th><td>    <var>159</var>,</td></tr>
<tr><th id="1619">1619</th><td>    <var>162</var>,</td></tr>
<tr><th id="1620">1620</th><td>    <var>165</var>,</td></tr>
<tr><th id="1621">1621</th><td>    <var>168</var>,</td></tr>
<tr><th id="1622">1622</th><td>    <var>171</var>,</td></tr>
<tr><th id="1623">1623</th><td>    <var>174</var>,</td></tr>
<tr><th id="1624">1624</th><td>    <var>177</var>,</td></tr>
<tr><th id="1625">1625</th><td>    <var>180</var>,</td></tr>
<tr><th id="1626">1626</th><td>    <var>183</var>,</td></tr>
<tr><th id="1627">1627</th><td>    <var>186</var>,</td></tr>
<tr><th id="1628">1628</th><td>    <var>189</var>,</td></tr>
<tr><th id="1629">1629</th><td>    <var>192</var>,</td></tr>
<tr><th id="1630">1630</th><td>    <var>195</var>,</td></tr>
<tr><th id="1631">1631</th><td>    <var>198</var>,</td></tr>
<tr><th id="1632">1632</th><td>    <var>200</var>,</td></tr>
<tr><th id="1633">1633</th><td>    <var>202</var>,</td></tr>
<tr><th id="1634">1634</th><td>    <var>203</var>,</td></tr>
<tr><th id="1635">1635</th><td>    <var>204</var>,</td></tr>
<tr><th id="1636">1636</th><td>    <var>205</var>,</td></tr>
<tr><th id="1637">1637</th><td>    <var>207</var>,</td></tr>
<tr><th id="1638">1638</th><td>    <var>209</var>,</td></tr>
<tr><th id="1639">1639</th><td>    <var>211</var>,</td></tr>
<tr><th id="1640">1640</th><td>    <var>213</var>,</td></tr>
<tr><th id="1641">1641</th><td>    <var>214</var>,</td></tr>
<tr><th id="1642">1642</th><td>    <var>217</var>,</td></tr>
<tr><th id="1643">1643</th><td>    <var>219</var>,</td></tr>
<tr><th id="1644">1644</th><td>    <var>222</var>,</td></tr>
<tr><th id="1645">1645</th><td>    <var>224</var>,</td></tr>
<tr><th id="1646">1646</th><td>    <var>227</var>,</td></tr>
<tr><th id="1647">1647</th><td>    <var>230</var>,</td></tr>
<tr><th id="1648">1648</th><td>    <var>233</var>,</td></tr>
<tr><th id="1649">1649</th><td>    <var>237</var>,</td></tr>
<tr><th id="1650">1650</th><td>    <var>241</var>,</td></tr>
<tr><th id="1651">1651</th><td>    <var>245</var>,</td></tr>
<tr><th id="1652">1652</th><td>    <var>249</var>,</td></tr>
<tr><th id="1653">1653</th><td>    <var>253</var>,</td></tr>
<tr><th id="1654">1654</th><td>    <var>257</var>,</td></tr>
<tr><th id="1655">1655</th><td>    <var>262</var>,</td></tr>
<tr><th id="1656">1656</th><td>    <var>266</var>,</td></tr>
<tr><th id="1657">1657</th><td>    <var>271</var>,</td></tr>
<tr><th id="1658">1658</th><td>    <var>275</var>,</td></tr>
<tr><th id="1659">1659</th><td>    <var>280</var>,</td></tr>
<tr><th id="1660">1660</th><td>    <var>284</var>,</td></tr>
<tr><th id="1661">1661</th><td>    <var>289</var>,</td></tr>
<tr><th id="1662">1662</th><td>    <var>293</var>,</td></tr>
<tr><th id="1663">1663</th><td>    <var>297</var>,</td></tr>
<tr><th id="1664">1664</th><td>    <var>300</var>,</td></tr>
<tr><th id="1665">1665</th><td>    <var>303</var>,</td></tr>
<tr><th id="1666">1666</th><td>    <var>306</var>,</td></tr>
<tr><th id="1667">1667</th><td>    <var>309</var>,</td></tr>
<tr><th id="1668">1668</th><td>    <var>312</var>,</td></tr>
<tr><th id="1669">1669</th><td>    <var>315</var>,</td></tr>
<tr><th id="1670">1670</th><td>    <var>318</var>,</td></tr>
<tr><th id="1671">1671</th><td>    <var>321</var>,</td></tr>
<tr><th id="1672">1672</th><td>    <var>325</var>,</td></tr>
<tr><th id="1673">1673</th><td>    <var>329</var>,</td></tr>
<tr><th id="1674">1674</th><td>    <var>333</var>,</td></tr>
<tr><th id="1675">1675</th><td>    <var>337</var>,</td></tr>
<tr><th id="1676">1676</th><td>    <var>341</var>,</td></tr>
<tr><th id="1677">1677</th><td>    <var>345</var>,</td></tr>
<tr><th id="1678">1678</th><td>    <var>349</var>,</td></tr>
<tr><th id="1679">1679</th><td>    <var>353</var>,</td></tr>
<tr><th id="1680">1680</th><td>    <var>356</var>,</td></tr>
<tr><th id="1681">1681</th><td>    <var>359</var>,</td></tr>
<tr><th id="1682">1682</th><td>    <var>362</var>,</td></tr>
<tr><th id="1683">1683</th><td>    <var>366</var>,</td></tr>
<tr><th id="1684">1684</th><td>    <var>370</var>,</td></tr>
<tr><th id="1685">1685</th><td>    <var>373</var>,</td></tr>
<tr><th id="1686">1686</th><td>    <var>376</var>,</td></tr>
<tr><th id="1687">1687</th><td>    <var>379</var>,</td></tr>
<tr><th id="1688">1688</th><td>    <var>382</var>,</td></tr>
<tr><th id="1689">1689</th><td>    <var>384</var>,</td></tr>
<tr><th id="1690">1690</th><td>    <var>386</var>,</td></tr>
<tr><th id="1691">1691</th><td>    <var>388</var>,</td></tr>
<tr><th id="1692">1692</th><td>    <var>390</var>,</td></tr>
<tr><th id="1693">1693</th><td>    <var>392</var>,</td></tr>
<tr><th id="1694">1694</th><td>    <var>394</var>,</td></tr>
<tr><th id="1695">1695</th><td>    <var>396</var>,</td></tr>
<tr><th id="1696">1696</th><td>    <var>398</var>,</td></tr>
<tr><th id="1697">1697</th><td>    <var>400</var>,</td></tr>
<tr><th id="1698">1698</th><td>    <var>402</var>,</td></tr>
<tr><th id="1699">1699</th><td>    <var>404</var>,</td></tr>
<tr><th id="1700">1700</th><td>    <var>406</var>,</td></tr>
<tr><th id="1701">1701</th><td>    <var>408</var>,</td></tr>
<tr><th id="1702">1702</th><td>    <var>411</var>,</td></tr>
<tr><th id="1703">1703</th><td>    <var>413</var>,</td></tr>
<tr><th id="1704">1704</th><td>    <var>416</var>,</td></tr>
<tr><th id="1705">1705</th><td>    <var>419</var>,</td></tr>
<tr><th id="1706">1706</th><td>    <var>422</var>,</td></tr>
<tr><th id="1707">1707</th><td>    <var>425</var>,</td></tr>
<tr><th id="1708">1708</th><td>    <var>428</var>,</td></tr>
<tr><th id="1709">1709</th><td>    <var>431</var>,</td></tr>
<tr><th id="1710">1710</th><td>    <var>434</var>,</td></tr>
<tr><th id="1711">1711</th><td>    <var>437</var>,</td></tr>
<tr><th id="1712">1712</th><td>    <var>440</var>,</td></tr>
<tr><th id="1713">1713</th><td>    <var>443</var>,</td></tr>
<tr><th id="1714">1714</th><td>    <var>446</var>,</td></tr>
<tr><th id="1715">1715</th><td>    <var>449</var>,</td></tr>
<tr><th id="1716">1716</th><td>    <var>451</var>,</td></tr>
<tr><th id="1717">1717</th><td>    <var>452</var>,</td></tr>
<tr><th id="1718">1718</th><td>    <var>455</var>,</td></tr>
<tr><th id="1719">1719</th><td>    <var>459</var>,</td></tr>
<tr><th id="1720">1720</th><td>    <var>462</var>,</td></tr>
<tr><th id="1721">1721</th><td>    <var>466</var>,</td></tr>
<tr><th id="1722">1722</th><td>    <var>468</var>,</td></tr>
<tr><th id="1723">1723</th><td>    <var>470</var>,</td></tr>
<tr><th id="1724">1724</th><td>    <var>472</var>,</td></tr>
<tr><th id="1725">1725</th><td>    <var>474</var>,</td></tr>
<tr><th id="1726">1726</th><td>    <var>476</var>,</td></tr>
<tr><th id="1727">1727</th><td>    <var>478</var>,</td></tr>
<tr><th id="1728">1728</th><td>    <var>480</var>,</td></tr>
<tr><th id="1729">1729</th><td>    <var>482</var>,</td></tr>
<tr><th id="1730">1730</th><td>    <var>484</var>,</td></tr>
<tr><th id="1731">1731</th><td>    <var>486</var>,</td></tr>
<tr><th id="1732">1732</th><td>    <var>488</var>,</td></tr>
<tr><th id="1733">1733</th><td>    <var>490</var>,</td></tr>
<tr><th id="1734">1734</th><td>    <var>492</var>,</td></tr>
<tr><th id="1735">1735</th><td>    <var>494</var>,</td></tr>
<tr><th id="1736">1736</th><td>    <var>496</var>,</td></tr>
<tr><th id="1737">1737</th><td>    <var>498</var>,</td></tr>
<tr><th id="1738">1738</th><td>    <var>500</var>,</td></tr>
<tr><th id="1739">1739</th><td>    <var>503</var>,</td></tr>
<tr><th id="1740">1740</th><td>    <var>506</var>,</td></tr>
<tr><th id="1741">1741</th><td>    <var>509</var>,</td></tr>
<tr><th id="1742">1742</th><td>    <var>512</var>,</td></tr>
<tr><th id="1743">1743</th><td>    <var>515</var>,</td></tr>
<tr><th id="1744">1744</th><td>    <var>518</var>,</td></tr>
<tr><th id="1745">1745</th><td>    <var>522</var>,</td></tr>
<tr><th id="1746">1746</th><td>    <var>524</var>,</td></tr>
<tr><th id="1747">1747</th><td>    <var>526</var>,</td></tr>
<tr><th id="1748">1748</th><td>    <var>528</var>,</td></tr>
<tr><th id="1749">1749</th><td>    <var>532</var>,</td></tr>
<tr><th id="1750">1750</th><td>    <var>536</var>,</td></tr>
<tr><th id="1751">1751</th><td>    <var>540</var>,</td></tr>
<tr><th id="1752">1752</th><td>    <var>543</var>,</td></tr>
<tr><th id="1753">1753</th><td>    <var>546</var>,</td></tr>
<tr><th id="1754">1754</th><td>    <var>548</var>,</td></tr>
<tr><th id="1755">1755</th><td>    <var>550</var>,</td></tr>
<tr><th id="1756">1756</th><td>    <var>552</var>,</td></tr>
<tr><th id="1757">1757</th><td>    <var>554</var>,</td></tr>
<tr><th id="1758">1758</th><td>    <var>556</var>,</td></tr>
<tr><th id="1759">1759</th><td>    <var>558</var>,</td></tr>
<tr><th id="1760">1760</th><td>    <var>560</var>,</td></tr>
<tr><th id="1761">1761</th><td>    <var>562</var>,</td></tr>
<tr><th id="1762">1762</th><td>    <var>564</var>,</td></tr>
<tr><th id="1763">1763</th><td>    <var>566</var>,</td></tr>
<tr><th id="1764">1764</th><td>    <var>568</var>,</td></tr>
<tr><th id="1765">1765</th><td>    <var>570</var>,</td></tr>
<tr><th id="1766">1766</th><td>    <var>572</var>,</td></tr>
<tr><th id="1767">1767</th><td>    <var>575</var>,</td></tr>
<tr><th id="1768">1768</th><td>    <var>578</var>,</td></tr>
<tr><th id="1769">1769</th><td>    <var>580</var>,</td></tr>
<tr><th id="1770">1770</th><td>    <var>582</var>,</td></tr>
<tr><th id="1771">1771</th><td>    <var>585</var>,</td></tr>
<tr><th id="1772">1772</th><td>    <var>588</var>,</td></tr>
<tr><th id="1773">1773</th><td>    <var>590</var>,</td></tr>
<tr><th id="1774">1774</th><td>    <var>592</var>,</td></tr>
<tr><th id="1775">1775</th><td>    <var>595</var>,</td></tr>
<tr><th id="1776">1776</th><td>    <var>598</var>,</td></tr>
<tr><th id="1777">1777</th><td>    <var>598</var>,</td></tr>
<tr><th id="1778">1778</th><td>    <var>600</var>,</td></tr>
<tr><th id="1779">1779</th><td>    <var>602</var>,</td></tr>
<tr><th id="1780">1780</th><td>    <var>605</var>,</td></tr>
<tr><th id="1781">1781</th><td>    <var>608</var>,</td></tr>
<tr><th id="1782">1782</th><td>    <var>611</var>,</td></tr>
<tr><th id="1783">1783</th><td>    <var>614</var>,</td></tr>
<tr><th id="1784">1784</th><td>    <var>617</var>,</td></tr>
<tr><th id="1785">1785</th><td>    <var>620</var>,</td></tr>
<tr><th id="1786">1786</th><td>    <var>623</var>,</td></tr>
<tr><th id="1787">1787</th><td>    <var>626</var>,</td></tr>
<tr><th id="1788">1788</th><td>    <var>629</var>,</td></tr>
<tr><th id="1789">1789</th><td>    <var>632</var>,</td></tr>
<tr><th id="1790">1790</th><td>    <var>634</var>,</td></tr>
<tr><th id="1791">1791</th><td>    <var>636</var>,</td></tr>
<tr><th id="1792">1792</th><td>    <var>638</var>,</td></tr>
<tr><th id="1793">1793</th><td>    <var>640</var>,</td></tr>
<tr><th id="1794">1794</th><td>    <var>642</var>,</td></tr>
<tr><th id="1795">1795</th><td>    <var>645</var>,</td></tr>
<tr><th id="1796">1796</th><td>    <var>648</var>,</td></tr>
<tr><th id="1797">1797</th><td>    <var>650</var>,</td></tr>
<tr><th id="1798">1798</th><td>    <var>653</var>,</td></tr>
<tr><th id="1799">1799</th><td>    <var>656</var>,</td></tr>
<tr><th id="1800">1800</th><td>    <var>658</var>,</td></tr>
<tr><th id="1801">1801</th><td>    <var>660</var>,</td></tr>
<tr><th id="1802">1802</th><td>    <var>662</var>,</td></tr>
<tr><th id="1803">1803</th><td>    <var>665</var>,</td></tr>
<tr><th id="1804">1804</th><td>    <var>668</var>,</td></tr>
<tr><th id="1805">1805</th><td>    <var>670</var>,</td></tr>
<tr><th id="1806">1806</th><td>    <var>672</var>,</td></tr>
<tr><th id="1807">1807</th><td>    <var>674</var>,</td></tr>
<tr><th id="1808">1808</th><td>    <var>676</var>,</td></tr>
<tr><th id="1809">1809</th><td>    <var>678</var>,</td></tr>
<tr><th id="1810">1810</th><td>    <var>680</var>,</td></tr>
<tr><th id="1811">1811</th><td>    <var>683</var>,</td></tr>
<tr><th id="1812">1812</th><td>    <var>686</var>,</td></tr>
<tr><th id="1813">1813</th><td>    <var>689</var>,</td></tr>
<tr><th id="1814">1814</th><td>    <var>692</var>,</td></tr>
<tr><th id="1815">1815</th><td>    <var>694</var>,</td></tr>
<tr><th id="1816">1816</th><td>    <var>697</var>,</td></tr>
<tr><th id="1817">1817</th><td>    <var>700</var>,</td></tr>
<tr><th id="1818">1818</th><td>    <var>702</var>,</td></tr>
<tr><th id="1819">1819</th><td>    <var>703</var>,</td></tr>
<tr><th id="1820">1820</th><td>    <var>704</var>,</td></tr>
<tr><th id="1821">1821</th><td>    <var>706</var>,</td></tr>
<tr><th id="1822">1822</th><td>    <var>708</var>,</td></tr>
<tr><th id="1823">1823</th><td>    <var>710</var>,</td></tr>
<tr><th id="1824">1824</th><td>    <var>712</var>,</td></tr>
<tr><th id="1825">1825</th><td>    <var>715</var>,</td></tr>
<tr><th id="1826">1826</th><td>    <var>718</var>,</td></tr>
<tr><th id="1827">1827</th><td>    <var>721</var>,</td></tr>
<tr><th id="1828">1828</th><td>    <var>724</var>,</td></tr>
<tr><th id="1829">1829</th><td>    <var>727</var>,</td></tr>
<tr><th id="1830">1830</th><td>    <var>730</var>,</td></tr>
<tr><th id="1831">1831</th><td>    <var>732</var>,</td></tr>
<tr><th id="1832">1832</th><td>    <var>734</var>,</td></tr>
<tr><th id="1833">1833</th><td>    <var>736</var>,</td></tr>
<tr><th id="1834">1834</th><td>    <var>739</var>,</td></tr>
<tr><th id="1835">1835</th><td>    <var>742</var>,</td></tr>
<tr><th id="1836">1836</th><td>    <var>745</var>,</td></tr>
<tr><th id="1837">1837</th><td>    <var>747</var>,</td></tr>
<tr><th id="1838">1838</th><td>    <var>751</var>,</td></tr>
<tr><th id="1839">1839</th><td>    <var>755</var>,</td></tr>
<tr><th id="1840">1840</th><td>    <var>757</var>,</td></tr>
<tr><th id="1841">1841</th><td>    <var>760</var>,</td></tr>
<tr><th id="1842">1842</th><td>    <var>763</var>,</td></tr>
<tr><th id="1843">1843</th><td>    <var>767</var>,</td></tr>
<tr><th id="1844">1844</th><td>    <var>771</var>,</td></tr>
<tr><th id="1845">1845</th><td>    <var>773</var>,</td></tr>
<tr><th id="1846">1846</th><td>    <var>776</var>,</td></tr>
<tr><th id="1847">1847</th><td>    <var>779</var>,</td></tr>
<tr><th id="1848">1848</th><td>    <var>782</var>,</td></tr>
<tr><th id="1849">1849</th><td>    <var>785</var>,</td></tr>
<tr><th id="1850">1850</th><td>    <var>788</var>,</td></tr>
<tr><th id="1851">1851</th><td>    <var>790</var>,</td></tr>
<tr><th id="1852">1852</th><td>    <var>791</var>,</td></tr>
<tr><th id="1853">1853</th><td>    <var>793</var>,</td></tr>
<tr><th id="1854">1854</th><td>    <var>795</var>,</td></tr>
<tr><th id="1855">1855</th><td>    <var>797</var>,</td></tr>
<tr><th id="1856">1856</th><td>    <var>797</var>,</td></tr>
<tr><th id="1857">1857</th><td>    <var>798</var>,</td></tr>
<tr><th id="1858">1858</th><td>    <var>799</var>,</td></tr>
<tr><th id="1859">1859</th><td>    <var>800</var>,</td></tr>
<tr><th id="1860">1860</th><td>    <var>801</var>,</td></tr>
<tr><th id="1861">1861</th><td>    <var>802</var>,</td></tr>
<tr><th id="1862">1862</th><td>    <var>803</var>,</td></tr>
<tr><th id="1863">1863</th><td>    <var>804</var>,</td></tr>
<tr><th id="1864">1864</th><td>    <var>805</var>,</td></tr>
<tr><th id="1865">1865</th><td>    <var>806</var>,</td></tr>
<tr><th id="1866">1866</th><td>    <var>808</var>,</td></tr>
<tr><th id="1867">1867</th><td>    <var>809</var>,</td></tr>
<tr><th id="1868">1868</th><td>    <var>811</var>,</td></tr>
<tr><th id="1869">1869</th><td>    <var>813</var>,</td></tr>
<tr><th id="1870">1870</th><td>    <var>815</var>,</td></tr>
<tr><th id="1871">1871</th><td>    <var>817</var>,</td></tr>
<tr><th id="1872">1872</th><td>    <var>819</var>,</td></tr>
<tr><th id="1873">1873</th><td>    <var>821</var>,</td></tr>
<tr><th id="1874">1874</th><td>    <var>823</var>,</td></tr>
<tr><th id="1875">1875</th><td>    <var>824</var>,</td></tr>
<tr><th id="1876">1876</th><td>    <var>824</var>,</td></tr>
<tr><th id="1877">1877</th><td>    <var>824</var>,</td></tr>
<tr><th id="1878">1878</th><td>    <var>824</var>,</td></tr>
<tr><th id="1879">1879</th><td>    <var>826</var>,</td></tr>
<tr><th id="1880">1880</th><td>    <var>828</var>,</td></tr>
<tr><th id="1881">1881</th><td>    <var>831</var>,</td></tr>
<tr><th id="1882">1882</th><td>    <var>833</var>,</td></tr>
<tr><th id="1883">1883</th><td>    <var>835</var>,</td></tr>
<tr><th id="1884">1884</th><td>    <var>837</var>,</td></tr>
<tr><th id="1885">1885</th><td>    <var>837</var>,</td></tr>
<tr><th id="1886">1886</th><td>    <var>837</var>,</td></tr>
<tr><th id="1887">1887</th><td>    <var>839</var>,</td></tr>
<tr><th id="1888">1888</th><td>    <var>841</var>,</td></tr>
<tr><th id="1889">1889</th><td>    <var>842</var>,</td></tr>
<tr><th id="1890">1890</th><td>    <var>844</var>,</td></tr>
<tr><th id="1891">1891</th><td>    <var>846</var>,</td></tr>
<tr><th id="1892">1892</th><td>    <var>848</var>,</td></tr>
<tr><th id="1893">1893</th><td>    <var>851</var>,</td></tr>
<tr><th id="1894">1894</th><td>    <var>853</var>,</td></tr>
<tr><th id="1895">1895</th><td>    <var>855</var>,</td></tr>
<tr><th id="1896">1896</th><td>    <var>858</var>,</td></tr>
<tr><th id="1897">1897</th><td>    <var>861</var>,</td></tr>
<tr><th id="1898">1898</th><td>    <var>863</var>,</td></tr>
<tr><th id="1899">1899</th><td>    <var>863</var>,</td></tr>
<tr><th id="1900">1900</th><td>    <var>865</var>,</td></tr>
<tr><th id="1901">1901</th><td>    <var>867</var>,</td></tr>
<tr><th id="1902">1902</th><td>    <var>869</var>,</td></tr>
<tr><th id="1903">1903</th><td>    <var>871</var>,</td></tr>
<tr><th id="1904">1904</th><td>    <var>873</var>,</td></tr>
<tr><th id="1905">1905</th><td>    <var>875</var>,</td></tr>
<tr><th id="1906">1906</th><td>    <var>877</var>,</td></tr>
<tr><th id="1907">1907</th><td>    <var>879</var>,</td></tr>
<tr><th id="1908">1908</th><td>    <var>881</var>,</td></tr>
<tr><th id="1909">1909</th><td>    <var>881</var>,</td></tr>
<tr><th id="1910">1910</th><td>    <var>884</var>,</td></tr>
<tr><th id="1911">1911</th><td>    <var>887</var>,</td></tr>
<tr><th id="1912">1912</th><td>    <var>889</var>,</td></tr>
<tr><th id="1913">1913</th><td>    <var>890</var>,</td></tr>
<tr><th id="1914">1914</th><td>    <var>891</var>,</td></tr>
<tr><th id="1915">1915</th><td>    <var>892</var>,</td></tr>
<tr><th id="1916">1916</th><td>    <var>892</var>,</td></tr>
<tr><th id="1917">1917</th><td>    <var>892</var>,</td></tr>
<tr><th id="1918">1918</th><td>    <var>893</var>,</td></tr>
<tr><th id="1919">1919</th><td>    <var>895</var>,</td></tr>
<tr><th id="1920">1920</th><td>    <var>898</var>,</td></tr>
<tr><th id="1921">1921</th><td>    <var>901</var>,</td></tr>
<tr><th id="1922">1922</th><td>    <var>903</var>,</td></tr>
<tr><th id="1923">1923</th><td>    <var>905</var>,</td></tr>
<tr><th id="1924">1924</th><td>    <var>907</var>,</td></tr>
<tr><th id="1925">1925</th><td>    <var>910</var>,</td></tr>
<tr><th id="1926">1926</th><td>    <var>912</var>,</td></tr>
<tr><th id="1927">1927</th><td>    <var>914</var>,</td></tr>
<tr><th id="1928">1928</th><td>    <var>914</var>,</td></tr>
<tr><th id="1929">1929</th><td>    <var>914</var>,</td></tr>
<tr><th id="1930">1930</th><td>    <var>915</var>,</td></tr>
<tr><th id="1931">1931</th><td>    <var>918</var>,</td></tr>
<tr><th id="1932">1932</th><td>    <var>922</var>,</td></tr>
<tr><th id="1933">1933</th><td>    <var>926</var>,</td></tr>
<tr><th id="1934">1934</th><td>    <var>928</var>,</td></tr>
<tr><th id="1935">1935</th><td>    <var>930</var>,</td></tr>
<tr><th id="1936">1936</th><td>    <var>933</var>,</td></tr>
<tr><th id="1937">1937</th><td>    <var>936</var>,</td></tr>
<tr><th id="1938">1938</th><td>    <var>938</var>,</td></tr>
<tr><th id="1939">1939</th><td>    <var>938</var>,</td></tr>
<tr><th id="1940">1940</th><td>  };</td></tr>
<tr><th id="1941">1941</th><td>  <em>const</em> int8_t OpcodeOperandTypes[] = {</td></tr>
<tr><th id="1942">1942</th><td>    -<var>1</var>, </td></tr>
<tr><th id="1943">1943</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="1944">1944</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="1945">1945</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="1946">1946</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="1947">1947</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="1948">1948</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="1949">1949</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="1950">1950</th><td>    -<var>1</var>, -<var>1</var>, OpTypes::i32imm, </td></tr>
<tr><th id="1951">1951</th><td>    -<var>1</var>, -<var>1</var>, -<var>1</var>, OpTypes::i32imm, </td></tr>
<tr><th id="1952">1952</th><td>    -<var>1</var>, </td></tr>
<tr><th id="1953">1953</th><td>    -<var>1</var>, -<var>1</var>, -<var>1</var>, OpTypes::i32imm, </td></tr>
<tr><th id="1954">1954</th><td>    -<var>1</var>, -<var>1</var>, OpTypes::i32imm, </td></tr>
<tr><th id="1955">1955</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="1956">1956</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="1957">1957</th><td>    -<var>1</var>, </td></tr>
<tr><th id="1958">1958</th><td>    -<var>1</var>, -<var>1</var>, </td></tr>
<tr><th id="1959">1959</th><td>    -<var>1</var>, -<var>1</var>, </td></tr>
<tr><th id="1960">1960</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="1961">1961</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="1962">1962</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="1963">1963</th><td>    OpTypes::i64imm, OpTypes::i64imm, OpTypes::i8imm, OpTypes::i32imm, </td></tr>
<tr><th id="1964">1964</th><td>    OpTypes::i64imm, OpTypes::i32imm, </td></tr>
<tr><th id="1965">1965</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="1966">1966</th><td>    -<var>1</var>, OpTypes::i64imm, OpTypes::i32imm, -<var>1</var>, OpTypes::i32imm, OpTypes::i32imm, </td></tr>
<tr><th id="1967">1967</th><td>    -<var>1</var>, </td></tr>
<tr><th id="1968">1968</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="1969">1969</th><td>    -<var>1</var>, OpTypes::i32imm, OpTypes::i32imm, </td></tr>
<tr><th id="1970">1970</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="1971">1971</th><td>    -<var>1</var>, OpTypes::i32imm, </td></tr>
<tr><th id="1972">1972</th><td>    -<var>1</var>, </td></tr>
<tr><th id="1973">1973</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="1974">1974</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="1975">1975</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="1976">1976</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="1977">1977</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="1978">1978</th><td>    -<var>1</var>, -<var>1</var>, </td></tr>
<tr><th id="1979">1979</th><td>    -<var>1</var>, -<var>1</var>, -<var>1</var>, </td></tr>
<tr><th id="1980">1980</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="1981">1981</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="1982">1982</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="1983">1983</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="1984">1984</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="1985">1985</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="1986">1986</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="1987">1987</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="1988">1988</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="1989">1989</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="1990">1990</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="1991">1991</th><td>    OpTypes::type0, </td></tr>
<tr><th id="1992">1992</th><td>    OpTypes::type0, </td></tr>
<tr><th id="1993">1993</th><td>    OpTypes::type0, -<var>1</var>, </td></tr>
<tr><th id="1994">1994</th><td>    OpTypes::type0, -<var>1</var>, </td></tr>
<tr><th id="1995">1995</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="1996">1996</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="1997">1997</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type1, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="1998">1998</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="1999">1999</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2000">2000</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2001">2001</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2002">2002</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2003">2003</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2004">2004</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2005">2005</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2006">2006</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2007">2007</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2008">2008</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2009">2009</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2010">2010</th><td>    OpTypes::type0, </td></tr>
<tr><th id="2011">2011</th><td>    OpTypes::type0, OpTypes::ptype1, </td></tr>
<tr><th id="2012">2012</th><td>    OpTypes::type0, OpTypes::ptype1, </td></tr>
<tr><th id="2013">2013</th><td>    OpTypes::type0, OpTypes::ptype1, </td></tr>
<tr><th id="2014">2014</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::ptype1, OpTypes::type2, -<var>1</var>, </td></tr>
<tr><th id="2015">2015</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::ptype1, OpTypes::type2, -<var>1</var>, </td></tr>
<tr><th id="2016">2016</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::ptype1, OpTypes::type2, -<var>1</var>, </td></tr>
<tr><th id="2017">2017</th><td>    OpTypes::type0, OpTypes::ptype1, </td></tr>
<tr><th id="2018">2018</th><td>    OpTypes::ptype0, OpTypes::type1, OpTypes::ptype0, OpTypes::ptype2, -<var>1</var>, </td></tr>
<tr><th id="2019">2019</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type2, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2020">2020</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2021">2021</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2022">2022</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2023">2023</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2024">2024</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2025">2025</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2026">2026</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2027">2027</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2028">2028</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2029">2029</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2030">2030</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2031">2031</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2032">2032</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2033">2033</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2034">2034</th><td>    OpTypes::i32imm, OpTypes::i32imm, </td></tr>
<tr><th id="2035">2035</th><td>    OpTypes::type0, -<var>1</var>, </td></tr>
<tr><th id="2036">2036</th><td>    OpTypes::type0, </td></tr>
<tr><th id="2037">2037</th><td>    -<var>1</var>, </td></tr>
<tr><th id="2038">2038</th><td>    -<var>1</var>, </td></tr>
<tr><th id="2039">2039</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2040">2040</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2041">2041</th><td>    OpTypes::type0, -<var>1</var>, </td></tr>
<tr><th id="2042">2042</th><td>    OpTypes::type0, -<var>1</var>, </td></tr>
<tr><th id="2043">2043</th><td>    OpTypes::type0, </td></tr>
<tr><th id="2044">2044</th><td>    OpTypes::type0, OpTypes::type1, -<var>1</var>, </td></tr>
<tr><th id="2045">2045</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2046">2046</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2047">2047</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2048">2048</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2049">2049</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2050">2050</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2051">2051</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2052">2052</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2053">2053</th><td>    OpTypes::type0, -<var>1</var>, OpTypes::type1, OpTypes::type1, </td></tr>
<tr><th id="2054">2054</th><td>    OpTypes::type0, -<var>1</var>, OpTypes::type1, OpTypes::type1, </td></tr>
<tr><th id="2055">2055</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2056">2056</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2057">2057</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2058">2058</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2059">2059</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2060">2060</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2061">2061</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2062">2062</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2063">2063</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2064">2064</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2065">2065</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2066">2066</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2067">2067</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2068">2068</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2069">2069</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2070">2070</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2071">2071</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2072">2072</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2073">2073</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2074">2074</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2075">2075</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2076">2076</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2077">2077</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2078">2078</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2079">2079</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2080">2080</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2081">2081</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2082">2082</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2083">2083</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2084">2084</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2085">2085</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2086">2086</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2087">2087</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2088">2088</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2089">2089</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2090">2090</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2091">2091</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2092">2092</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2093">2093</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2094">2094</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2095">2095</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2096">2096</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2097">2097</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2098">2098</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2099">2099</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2100">2100</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2101">2101</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2102">2102</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2103">2103</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2104">2104</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2105">2105</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2106">2106</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2107">2107</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2108">2108</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2109">2109</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2110">2110</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2111">2111</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2112">2112</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2113">2113</th><td>    OpTypes::ptype0, OpTypes::ptype0, OpTypes::type1, </td></tr>
<tr><th id="2114">2114</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2115">2115</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2116">2116</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2117">2117</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2118">2118</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2119">2119</th><td>    -<var>1</var>, </td></tr>
<tr><th id="2120">2120</th><td>    OpTypes::ptype0, -<var>1</var>, OpTypes::type1, </td></tr>
<tr><th id="2121">2121</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type1, OpTypes::type2, </td></tr>
<tr><th id="2122">2122</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type2, </td></tr>
<tr><th id="2123">2123</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type1, -<var>1</var>, </td></tr>
<tr><th id="2124">2124</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2125">2125</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2126">2126</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2127">2127</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2128">2128</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2129">2129</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2130">2130</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2131">2131</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2132">2132</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2133">2133</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2134">2134</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2135">2135</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2136">2136</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2137">2137</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2138">2138</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2139">2139</th><td>    OpTypes::type0, -<var>1</var>, </td></tr>
<tr><th id="2140">2140</th><td>    OpTypes::type0, -<var>1</var>, </td></tr>
<tr><th id="2141">2141</th><td>    OpTypes::ptype0, OpTypes::type1, OpTypes::i32imm, </td></tr>
<tr><th id="2142">2142</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2143">2143</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2144">2144</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2145">2145</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2146">2146</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2147">2147</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2148">2148</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2149">2149</th><td>    OpTypes::type0, -<var>1</var>, </td></tr>
<tr><th id="2150">2150</th><td>    -<var>1</var>, OpTypes::type0, </td></tr>
<tr><th id="2151">2151</th><td>    OpTypes::ptype0, OpTypes::ptype1, OpTypes::type2, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2152">2152</th><td>    OpTypes::ptype0, OpTypes::ptype1, OpTypes::type2, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2153">2153</th><td>    OpTypes::ptype0, OpTypes::type1, OpTypes::type2, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2154">2154</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type2, </td></tr>
<tr><th id="2155">2155</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type2, </td></tr>
<tr><th id="2156">2156</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2157">2157</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2158">2158</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2159">2159</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2160">2160</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2161">2161</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2162">2162</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2163">2163</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2164">2164</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2165">2165</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2166">2166</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2167">2167</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2168">2168</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2169">2169</th><td>    OpTypes::DREGS, OpTypes::DREGS, OpTypes::DREGS, </td></tr>
<tr><th id="2170">2170</th><td>    OpTypes::DREGS, OpTypes::DREGS, OpTypes::DREGS, </td></tr>
<tr><th id="2171">2171</th><td>    OpTypes::i16imm, OpTypes::i16imm, </td></tr>
<tr><th id="2172">2172</th><td>    OpTypes::i16imm, OpTypes::i16imm, </td></tr>
<tr><th id="2173">2173</th><td>    OpTypes::DLDREGS, OpTypes::DLDREGS, OpTypes::i16imm, </td></tr>
<tr><th id="2174">2174</th><td>    OpTypes::DREGS, OpTypes::DREGS, OpTypes::DREGS, </td></tr>
<tr><th id="2175">2175</th><td>    OpTypes::GPR8, OpTypes::GPR8, </td></tr>
<tr><th id="2176">2176</th><td>    OpTypes::DREGS, OpTypes::DREGS, </td></tr>
<tr><th id="2177">2177</th><td>    OpTypes::DREGS, OpTypes::DREGS, OpTypes::GPR8, </td></tr>
<tr><th id="2178">2178</th><td>    OpTypes::GPR8, OpTypes::GPR8, OpTypes::GPR8, </td></tr>
<tr><th id="2179">2179</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2180">2180</th><td>    OpTypes::DREGS, OpTypes::PTRDISPREGS, </td></tr>
<tr><th id="2181">2181</th><td>    OpTypes::GPR8, OpTypes::PTRREGS, </td></tr>
<tr><th id="2182">2182</th><td>    OpTypes::DREGS, OpTypes::PTRDISPREGS, OpTypes::DREGS, </td></tr>
<tr><th id="2183">2183</th><td>    OpTypes::GPR8, OpTypes::PTRREGS, OpTypes::GPR8, </td></tr>
<tr><th id="2184">2184</th><td>    OpTypes::DREGS, OpTypes::PTRDISPREGS, OpTypes::DREGS, </td></tr>
<tr><th id="2185">2185</th><td>    OpTypes::GPR8, OpTypes::PTRREGS, OpTypes::GPR8, </td></tr>
<tr><th id="2186">2186</th><td>    OpTypes::DREGS, OpTypes::PTRDISPREGS, OpTypes::DREGS, </td></tr>
<tr><th id="2187">2187</th><td>    OpTypes::GPR8, OpTypes::PTRREGS, OpTypes::GPR8, </td></tr>
<tr><th id="2188">2188</th><td>    OpTypes::DREGS, OpTypes::PTRDISPREGS, OpTypes::DREGS, </td></tr>
<tr><th id="2189">2189</th><td>    OpTypes::GPR8, OpTypes::PTRREGS, OpTypes::GPR8, </td></tr>
<tr><th id="2190">2190</th><td>    OpTypes::DREGS, OpTypes::PTRDISPREGS, OpTypes::DREGS, </td></tr>
<tr><th id="2191">2191</th><td>    OpTypes::GPR8, OpTypes::PTRREGS, OpTypes::GPR8, </td></tr>
<tr><th id="2192">2192</th><td>    OpTypes::PTRDISPREGS, OpTypes::DREGS, </td></tr>
<tr><th id="2193">2193</th><td>    OpTypes::PTRREGS, OpTypes::GPR8, </td></tr>
<tr><th id="2194">2194</th><td>    OpTypes::DREGS, OpTypes::DREGS, </td></tr>
<tr><th id="2195">2195</th><td>    OpTypes::DREGS, OpTypes::DREGS, </td></tr>
<tr><th id="2196">2196</th><td>    OpTypes::DREGS, OpTypes::DREGS, </td></tr>
<tr><th id="2197">2197</th><td>    OpTypes::DREGS, OpTypes::DREGS, OpTypes::DREGS, </td></tr>
<tr><th id="2198">2198</th><td>    OpTypes::DLDREGS, OpTypes::DLDREGS, OpTypes::i16imm, </td></tr>
<tr><th id="2199">2199</th><td>    OpTypes::DREGS, OpTypes::imm_port6, </td></tr>
<tr><th id="2200">2200</th><td>    OpTypes::DREGS_WITHOUT_YZ_WORKAROUND, OpTypes::PTRDISPREGS, OpTypes::i16imm, </td></tr>
<tr><th id="2201">2201</th><td>    OpTypes::DREGS, OpTypes::PTRDISPREGS, OpTypes::i16imm, </td></tr>
<tr><th id="2202">2202</th><td>    OpTypes::DLDREGS, OpTypes::i16imm, </td></tr>
<tr><th id="2203">2203</th><td>    OpTypes::DREGS, OpTypes::i16imm, </td></tr>
<tr><th id="2204">2204</th><td>    OpTypes::DREGS, OpTypes::PTRDISPREGS, </td></tr>
<tr><th id="2205">2205</th><td>    OpTypes::DREGS, OpTypes::PTRREGS, OpTypes::PTRREGS, </td></tr>
<tr><th id="2206">2206</th><td>    OpTypes::DREGS, OpTypes::PTRREGS, OpTypes::PTRREGS, </td></tr>
<tr><th id="2207">2207</th><td>    OpTypes::DREGS, OpTypes::ZREG, </td></tr>
<tr><th id="2208">2208</th><td>    OpTypes::DREGS, OpTypes::ZREG, </td></tr>
<tr><th id="2209">2209</th><td>    OpTypes::GPR8, OpTypes::GPR8, </td></tr>
<tr><th id="2210">2210</th><td>    OpTypes::DREGS, OpTypes::DREGS, </td></tr>
<tr><th id="2211">2211</th><td>    OpTypes::GPR8, OpTypes::GPR8, </td></tr>
<tr><th id="2212">2212</th><td>    OpTypes::DREGS, OpTypes::DREGS, </td></tr>
<tr><th id="2213">2213</th><td>    OpTypes::DREGS, OpTypes::DREGS, OpTypes::GPR8, </td></tr>
<tr><th id="2214">2214</th><td>    OpTypes::GPR8, OpTypes::GPR8, OpTypes::GPR8, </td></tr>
<tr><th id="2215">2215</th><td>    OpTypes::DREGS, OpTypes::DREGS, OpTypes::GPR8, </td></tr>
<tr><th id="2216">2216</th><td>    OpTypes::GPR8, OpTypes::GPR8, OpTypes::GPR8, </td></tr>
<tr><th id="2217">2217</th><td>    OpTypes::DREGS, OpTypes::DREGS, </td></tr>
<tr><th id="2218">2218</th><td>    OpTypes::DLDREGS, OpTypes::DLDREGS, OpTypes::i16imm, </td></tr>
<tr><th id="2219">2219</th><td>    OpTypes::DREGS, OpTypes::DREGS, OpTypes::DREGS, </td></tr>
<tr><th id="2220">2220</th><td>    OpTypes::imm_port6, OpTypes::DREGS, </td></tr>
<tr><th id="2221">2221</th><td>    OpTypes::DREGS, </td></tr>
<tr><th id="2222">2222</th><td>    OpTypes::DREGS, </td></tr>
<tr><th id="2223">2223</th><td>    OpTypes::GPR8, OpTypes::GPR8, </td></tr>
<tr><th id="2224">2224</th><td>    OpTypes::DREGS, OpTypes::DREGS, </td></tr>
<tr><th id="2225">2225</th><td>    OpTypes::GPR8, OpTypes::GPR8, </td></tr>
<tr><th id="2226">2226</th><td>    OpTypes::DREGS, OpTypes::DREGS, </td></tr>
<tr><th id="2227">2227</th><td>    OpTypes::DREGS, OpTypes::DREGS, OpTypes::GPR8, </td></tr>
<tr><th id="2228">2228</th><td>    OpTypes::GPR8, OpTypes::GPR8, OpTypes::GPR8, </td></tr>
<tr><th id="2229">2229</th><td>    OpTypes::DREGS, OpTypes::DREGS, OpTypes::GPR8, </td></tr>
<tr><th id="2230">2230</th><td>    OpTypes::GPR8, OpTypes::GPR8, OpTypes::GPR8, </td></tr>
<tr><th id="2231">2231</th><td>    OpTypes::DLDREGS, OpTypes::DLDREGS, OpTypes::i16imm, </td></tr>
<tr><th id="2232">2232</th><td>    OpTypes::DREGS, OpTypes::DREGS, OpTypes::DREGS, </td></tr>
<tr><th id="2233">2233</th><td>    OpTypes::DREGS, OpTypes::GPR8, </td></tr>
<tr><th id="2234">2234</th><td>    OpTypes::DREGS, OpTypes::GPRSP, </td></tr>
<tr><th id="2235">2235</th><td>    OpTypes::GPRSP, OpTypes::DREGS, </td></tr>
<tr><th id="2236">2236</th><td>    OpTypes::GPRSP, OpTypes::i16imm, OpTypes::GPR8, </td></tr>
<tr><th id="2237">2237</th><td>    OpTypes::PTRDISPREGS, OpTypes::i16imm, OpTypes::DREGS, </td></tr>
<tr><th id="2238">2238</th><td>    OpTypes::GPRSP, OpTypes::i16imm, OpTypes::DREGS, </td></tr>
<tr><th id="2239">2239</th><td>    OpTypes::i16imm, OpTypes::DREGS, </td></tr>
<tr><th id="2240">2240</th><td>    OpTypes::PTRREGS, OpTypes::PTRREGS, OpTypes::DREGS, OpTypes::i8imm, </td></tr>
<tr><th id="2241">2241</th><td>    OpTypes::PTRREGS, OpTypes::PTRREGS, OpTypes::DREGS, OpTypes::i8imm, </td></tr>
<tr><th id="2242">2242</th><td>    OpTypes::PTRDISPREGS, OpTypes::DREGS, </td></tr>
<tr><th id="2243">2243</th><td>    OpTypes::DLDREGS, OpTypes::DLDREGS, OpTypes::i16imm, </td></tr>
<tr><th id="2244">2244</th><td>    OpTypes::DREGS, OpTypes::DREGS, OpTypes::DREGS, </td></tr>
<tr><th id="2245">2245</th><td>    OpTypes::DREGS, OpTypes::DREGS, OpTypes::DREGS, OpTypes::i8imm, </td></tr>
<tr><th id="2246">2246</th><td>    OpTypes::GPR8, OpTypes::GPR8, OpTypes::GPR8, OpTypes::i8imm, </td></tr>
<tr><th id="2247">2247</th><td>    OpTypes::DREGS, OpTypes::GPR8, </td></tr>
<tr><th id="2248">2248</th><td>    OpTypes::GPR8, OpTypes::GPR8, OpTypes::GPR8, </td></tr>
<tr><th id="2249">2249</th><td>    OpTypes::GPR8, OpTypes::GPR8, OpTypes::GPR8, </td></tr>
<tr><th id="2250">2250</th><td>    OpTypes::IWREGS, OpTypes::IWREGS, OpTypes::imm_arith6, </td></tr>
<tr><th id="2251">2251</th><td>    OpTypes::LD8, OpTypes::LD8, OpTypes::imm_ldi8, </td></tr>
<tr><th id="2252">2252</th><td>    OpTypes::GPR8, OpTypes::GPR8, OpTypes::GPR8, </td></tr>
<tr><th id="2253">2253</th><td>    OpTypes::GPR8, OpTypes::GPR8, </td></tr>
<tr><th id="2254">2254</th><td>    OpTypes::i8imm, </td></tr>
<tr><th id="2255">2255</th><td>    OpTypes::GPR8, OpTypes::i8imm, </td></tr>
<tr><th id="2256">2256</th><td>    OpTypes::i8imm, OpTypes::relbrtarget_7, </td></tr>
<tr><th id="2257">2257</th><td>    OpTypes::i8imm, OpTypes::relbrtarget_7, </td></tr>
<tr><th id="2258">2258</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2259">2259</th><td>    OpTypes::relbrtarget_7, </td></tr>
<tr><th id="2260">2260</th><td>    OpTypes::relbrtarget_7, </td></tr>
<tr><th id="2261">2261</th><td>    OpTypes::relbrtarget_7, </td></tr>
<tr><th id="2262">2262</th><td>    OpTypes::relbrtarget_7, </td></tr>
<tr><th id="2263">2263</th><td>    OpTypes::relbrtarget_7, </td></tr>
<tr><th id="2264">2264</th><td>    OpTypes::relbrtarget_7, </td></tr>
<tr><th id="2265">2265</th><td>    OpTypes::relbrtarget_7, </td></tr>
<tr><th id="2266">2266</th><td>    OpTypes::relbrtarget_7, </td></tr>
<tr><th id="2267">2267</th><td>    OpTypes::i8imm, </td></tr>
<tr><th id="2268">2268</th><td>    OpTypes::GPR8, OpTypes::i8imm, </td></tr>
<tr><th id="2269">2269</th><td>    OpTypes::call_target, </td></tr>
<tr><th id="2270">2270</th><td>    OpTypes::imm_port5, OpTypes::i8imm, </td></tr>
<tr><th id="2271">2271</th><td>    OpTypes::GPR8, OpTypes::GPR8, </td></tr>
<tr><th id="2272">2272</th><td>    OpTypes::GPR8, OpTypes::GPR8, </td></tr>
<tr><th id="2273">2273</th><td>    OpTypes::LD8, OpTypes::imm_ldi8, </td></tr>
<tr><th id="2274">2274</th><td>    OpTypes::GPR8, OpTypes::GPR8, </td></tr>
<tr><th id="2275">2275</th><td>    OpTypes::GPR8, OpTypes::GPR8, </td></tr>
<tr><th id="2276">2276</th><td>    OpTypes::GPR8, OpTypes::GPR8, </td></tr>
<tr><th id="2277">2277</th><td>    OpTypes::i8imm, </td></tr>
<tr><th id="2278">2278</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2279">2279</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2280">2280</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2281">2281</th><td>    OpTypes::GPR8, OpTypes::ZREG, </td></tr>
<tr><th id="2282">2282</th><td>    OpTypes::GPR8, OpTypes::ZREG, </td></tr>
<tr><th id="2283">2283</th><td>    OpTypes::GPR8, OpTypes::GPR8, OpTypes::GPR8, </td></tr>
<tr><th id="2284">2284</th><td>    OpTypes::LD8lo, OpTypes::LD8lo, </td></tr>
<tr><th id="2285">2285</th><td>    OpTypes::LD8lo, OpTypes::LD8lo, </td></tr>
<tr><th id="2286">2286</th><td>    OpTypes::LD8lo, OpTypes::LD8lo, </td></tr>
<tr><th id="2287">2287</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2288">2288</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2289">2289</th><td>    OpTypes::GPR8, OpTypes::GPR8, </td></tr>
<tr><th id="2290">2290</th><td>    OpTypes::GPR8, OpTypes::imm_port6, </td></tr>
<tr><th id="2291">2291</th><td>    OpTypes::call_target, </td></tr>
<tr><th id="2292">2292</th><td>    OpTypes::GPR8, OpTypes::ZREG, </td></tr>
<tr><th id="2293">2293</th><td>    OpTypes::GPR8, OpTypes::ZREG, </td></tr>
<tr><th id="2294">2294</th><td>    OpTypes::GPR8, OpTypes::ZREG, </td></tr>
<tr><th id="2295">2295</th><td>    OpTypes::GPR8, OpTypes::PTRDISPREGS, OpTypes::i16imm, </td></tr>
<tr><th id="2296">2296</th><td>    OpTypes::LD8, OpTypes::imm_ldi8, </td></tr>
<tr><th id="2297">2297</th><td>    OpTypes::GPR8, OpTypes::PTRREGS, </td></tr>
<tr><th id="2298">2298</th><td>    OpTypes::GPR8, OpTypes::PTRREGS, OpTypes::PTRREGS, </td></tr>
<tr><th id="2299">2299</th><td>    OpTypes::GPR8, OpTypes::PTRREGS, OpTypes::PTRREGS, </td></tr>
<tr><th id="2300">2300</th><td>    OpTypes::GPR8, OpTypes::imm16, </td></tr>
<tr><th id="2301">2301</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2302">2302</th><td>    OpTypes::GPR8, OpTypes::ZREG, </td></tr>
<tr><th id="2303">2303</th><td>    OpTypes::GPR8, OpTypes::ZREG, </td></tr>
<tr><th id="2304">2304</th><td>    OpTypes::GPR8, OpTypes::GPR8, </td></tr>
<tr><th id="2305">2305</th><td>    OpTypes::GPR8, OpTypes::GPR8, </td></tr>
<tr><th id="2306">2306</th><td>    OpTypes::DREGS, OpTypes::DREGS, </td></tr>
<tr><th id="2307">2307</th><td>    OpTypes::GPR8, OpTypes::GPR8, </td></tr>
<tr><th id="2308">2308</th><td>    OpTypes::LD8, OpTypes::LD8, </td></tr>
<tr><th id="2309">2309</th><td>    OpTypes::LD8lo, OpTypes::LD8lo, </td></tr>
<tr><th id="2310">2310</th><td>    OpTypes::GPR8, OpTypes::GPR8, </td></tr>
<tr><th id="2311">2311</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2312">2312</th><td>    OpTypes::LD8, OpTypes::LD8, OpTypes::imm_ldi8, </td></tr>
<tr><th id="2313">2313</th><td>    OpTypes::GPR8, OpTypes::GPR8, OpTypes::GPR8, </td></tr>
<tr><th id="2314">2314</th><td>    OpTypes::imm_port6, OpTypes::GPR8, </td></tr>
<tr><th id="2315">2315</th><td>    OpTypes::GPR8, </td></tr>
<tr><th id="2316">2316</th><td>    OpTypes::GPR8, </td></tr>
<tr><th id="2317">2317</th><td>    OpTypes::brtarget_13, </td></tr>
<tr><th id="2318">2318</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2319">2319</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2320">2320</th><td>    OpTypes::brtarget_13, </td></tr>
<tr><th id="2321">2321</th><td>    OpTypes::GPR8, OpTypes::GPR8, </td></tr>
<tr><th id="2322">2322</th><td>    OpTypes::LD8, OpTypes::LD8, OpTypes::imm_ldi8, </td></tr>
<tr><th id="2323">2323</th><td>    OpTypes::GPR8, OpTypes::GPR8, OpTypes::GPR8, </td></tr>
<tr><th id="2324">2324</th><td>    OpTypes::imm_port5, OpTypes::i8imm, </td></tr>
<tr><th id="2325">2325</th><td>    OpTypes::imm_port5, OpTypes::i8imm, </td></tr>
<tr><th id="2326">2326</th><td>    OpTypes::imm_port5, OpTypes::i8imm, </td></tr>
<tr><th id="2327">2327</th><td>    OpTypes::IWREGS, OpTypes::IWREGS, OpTypes::imm_arith6, </td></tr>
<tr><th id="2328">2328</th><td>    OpTypes::GPR8, OpTypes::i8imm, </td></tr>
<tr><th id="2329">2329</th><td>    OpTypes::GPR8, OpTypes::i8imm, </td></tr>
<tr><th id="2330">2330</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2331">2331</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2332">2332</th><td>    OpTypes::ZREG, </td></tr>
<tr><th id="2333">2333</th><td>    OpTypes::PTRDISPREGS, OpTypes::i16imm, OpTypes::GPR8, </td></tr>
<tr><th id="2334">2334</th><td>    OpTypes::PTRREGS, OpTypes::PTRREGS, OpTypes::GPR8, OpTypes::i8imm, </td></tr>
<tr><th id="2335">2335</th><td>    OpTypes::PTRREGS, OpTypes::PTRREGS, OpTypes::GPR8, OpTypes::i8imm, </td></tr>
<tr><th id="2336">2336</th><td>    OpTypes::PTRREGS, OpTypes::GPR8, </td></tr>
<tr><th id="2337">2337</th><td>    OpTypes::imm16, OpTypes::GPR8, </td></tr>
<tr><th id="2338">2338</th><td>    OpTypes::LD8, OpTypes::LD8, OpTypes::imm_ldi8, </td></tr>
<tr><th id="2339">2339</th><td>    OpTypes::GPR8, OpTypes::GPR8, OpTypes::GPR8, </td></tr>
<tr><th id="2340">2340</th><td>    OpTypes::GPR8, OpTypes::GPR8, </td></tr>
<tr><th id="2341">2341</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2342">2342</th><td>    OpTypes::GPR8, OpTypes::ZREG, </td></tr>
<tr><th id="2343">2343</th><td>  };</td></tr>
<tr><th id="2344">2344</th><td>  <b>return</b> OpcodeOperandTypes[Offsets[Opcode] + OpIdx];</td></tr>
<tr><th id="2345">2345</th><td>}</td></tr>
<tr><th id="2346">2346</th><td>} <i>// end namespace AVR</i></td></tr>
<tr><th id="2347">2347</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="2348">2348</th><td><u>#<span data-ppcond="1532">endif</span> // GET_INSTRINFO_OPERAND_TYPE</u></td></tr>
<tr><th id="2349">2349</th><td></td></tr>
<tr><th id="2350">2350</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/AVR/AVRAsmPrinter.cpp.html'>llvm/llvm/lib/Target/AVR/AVRAsmPrinter.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>