<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/SIRegisterInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">SIRegisterInfo.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="SIRegisterInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===-- SIRegisterInfo.cpp - SI Register Information ---------------------===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/// \file</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/// SI implementation of the TargetRegisterInfo class.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &quot;<a class="code" href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPURegisterBankInfo_8h.html">AMDGPURegisterBankInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="SIInstrInfo_8h.html">SIInstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUInstPrinter_8h.html">MCTargetDesc/AMDGPUInstPrinter.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="LiveIntervals_8h.html">llvm/CodeGen/LiveIntervals.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="MachineDominators_8h.html">llvm/CodeGen/MachineDominators.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;<a class="code" href="RegisterScavenging_8h.html">llvm/CodeGen/RegisterScavenging.h</a>&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &quot;<a class="code" href="SlotIndexes_8h.html">llvm/CodeGen/SlotIndexes.h</a>&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="LLVMContext_8h.html">llvm/IR/LLVMContext.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span> </div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a1b7c6975bb7f437e52ae872a6d669e2b">   32</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="SIRegisterInfo_8cpp.html#a1b7c6975bb7f437e52ae872a6d669e2b">hasPressureSet</a>(<span class="keyword">const</span> <span class="keywordtype">int</span> *PSets, <span class="keywordtype">unsigned</span> PSetID) {</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; PSets[i] != -1; ++i) {</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>    <span class="keywordflow">if</span> (PSets[i] == (<span class="keywordtype">int</span>)PSetID)</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>  }</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>}</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="keywordtype">void</span> SIRegisterInfo::classifyPressureSet(<span class="keywordtype">unsigned</span> PSetID, <span class="keywordtype">unsigned</span> Reg,</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>                                         <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> &amp;PressureSets)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> U(Reg, <span class="keyword">this</span>); U.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++U) {</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>    <span class="keyword">const</span> <span class="keywordtype">int</span> *PSets = <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#afc03c7ece1270aa0066e484af24eb28f">getRegUnitPressureSets</a>(*U);</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="SIRegisterInfo_8cpp.html#a1b7c6975bb7f437e52ae872a6d669e2b">hasPressureSet</a>(PSets, PSetID)) {</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>      PressureSets.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(PSetID);</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>    }</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>  }</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>}</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a8ef29193e56dce645b36218a2ce2c565">   51</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code hl_variable" href="SIRegisterInfo_8cpp.html#a8ef29193e56dce645b36218a2ce2c565">EnableSpillSGPRToSMEM</a>(</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>  <span class="stringliteral">&quot;amdgpu-spill-sgpr-to-smem&quot;</span>,</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>  <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Use scalar stores to spill SGPRs if supported by subtarget&quot;</span>),</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>  <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(<span class="keyword">false</span>));</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a4c73a64b9c7e63872eb009f525de4fb3">   56</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code hl_variable" href="SIRegisterInfo_8cpp.html#a4c73a64b9c7e63872eb009f525de4fb3">EnableSpillSGPRToVGPR</a>(</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>  <span class="stringliteral">&quot;amdgpu-spill-sgpr-to-vgpr&quot;</span>,</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>  <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable spilling VGPRs to SGPRs&quot;</span>),</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40ab81f279502bb9ca74e6629cfb62844be">cl::ReallyHidden</a>,</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>  <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(<span class="keyword">true</span>));</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a4103353fd223c191f291d3ffaf5bfa4f">   62</a></span><a class="code hl_class" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo::SIRegisterInfo</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST) :</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>  <a class="code hl_struct" href="structllvm_1_1AMDGPURegisterInfo.html">AMDGPURegisterInfo</a>(),</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>  SGPRPressureSets(getNumRegPressureSets()),</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>  VGPRPressureSets(getNumRegPressureSets()),</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>  AGPRPressureSets(getNumRegPressureSets()),</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>  SpillSGPRToVGPR(<a class="code hl_namespace" href="namespacefalse.html">false</a>),</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>  SpillSGPRToSMEM(<a class="code hl_namespace" href="namespacefalse.html">false</a>),</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>  isWave32(ST.isWave32()) {</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="SIRegisterInfo_8cpp.html#a8ef29193e56dce645b36218a2ce2c565">EnableSpillSGPRToSMEM</a> &amp;&amp; ST.hasScalarStores())</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>    SpillSGPRToSMEM = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_variable" href="SIRegisterInfo_8cpp.html#a4c73a64b9c7e63872eb009f525de4fb3">EnableSpillSGPRToVGPR</a>)</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>    SpillSGPRToVGPR = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>  <span class="keywordtype">unsigned</span> NumRegPressureSets = getNumRegPressureSets();</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span> </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>  SGPRSetID = NumRegPressureSets;</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>  VGPRSetID = NumRegPressureSets;</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>  AGPRSetID = NumRegPressureSets;</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; NumRegPressureSets; ++i) {</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>    classifyPressureSet(i, AMDGPU::SGPR0, SGPRPressureSets);</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>    classifyPressureSet(i, AMDGPU::VGPR0, VGPRPressureSets);</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>    classifyPressureSet(i, AMDGPU::AGPR0, AGPRPressureSets);</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>  }</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span> </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  <span class="comment">// Determine the number of reg units for each pressure set.</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>  std::vector&lt;unsigned&gt; PressureSetRegUnits(NumRegPressureSets, 0);</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = getNumRegUnits(); i != e; ++i) {</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>    <span class="keyword">const</span> <span class="keywordtype">int</span> *PSets = <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#afc03c7ece1270aa0066e484af24eb28f">getRegUnitPressureSets</a>(i);</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> j = 0; PSets[j] != -1; ++j) {</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>      ++PressureSetRegUnits[PSets[j]];</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>    }</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  }</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  <span class="keywordtype">unsigned</span> VGPRMax = 0, SGPRMax = 0, AGPRMax = 0;</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; NumRegPressureSets; ++i) {</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af3bc4ad17318fa269f16c4cd62433d5f">isVGPRPressureSet</a>(i) &amp;&amp; PressureSetRegUnits[i] &gt; VGPRMax) {</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>      VGPRSetID = i;</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>      VGPRMax = PressureSetRegUnits[i];</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>    }</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a787f5717f03fbf1fd6e4aa322fd2918b">isSGPRPressureSet</a>(i) &amp;&amp; PressureSetRegUnits[i] &gt; SGPRMax) {</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>      SGPRSetID = i;</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>      SGPRMax = PressureSetRegUnits[i];</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>    }</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a976c5edd9513fe492362bb81cd85312c">isAGPRPressureSet</a>(i) &amp;&amp; PressureSetRegUnits[i] &gt; AGPRMax) {</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>      AGPRSetID = i;</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>      AGPRMax = PressureSetRegUnits[i];</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>    }</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>  }</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SGPRSetID &lt; NumRegPressureSets &amp;&amp;</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>         VGPRSetID &lt; NumRegPressureSets &amp;&amp;</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>         AGPRSetID &lt; NumRegPressureSets);</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>}</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a9e65e7f3940616d9da8bf3920d6f468e">  119</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a9e65e7f3940616d9da8bf3920d6f468e">SIRegisterInfo::reservedPrivateSegmentBufferReg</a>(</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>  <span class="keywordtype">unsigned</span> BaseIdx = <a class="code hl_function" href="namespacellvm.html#ad9be86c95736bfa4bb0dc52322a0002a">alignDown</a>(ST.getMaxNumSGPRs(MF), 4) - 4;</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>  <span class="keywordtype">unsigned</span> BaseReg(AMDGPU::SGPR_32RegClass.getRegister(BaseIdx));</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>  <span class="keywordflow">return</span> getMatchingSuperReg(BaseReg, AMDGPU::sub0, &amp;AMDGPU::SReg_128RegClass);</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>}</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a06d7628190ef86d42b03dc9cc8fd4896">  128</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="SIRegisterInfo_8cpp.html#a06d7628190ef86d42b03dc9cc8fd4896">findPrivateSegmentWaveByteOffsetRegIndex</a>(<span class="keywordtype">unsigned</span> RegCount) {</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>  <span class="keywordtype">unsigned</span> Reg;</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>  <span class="comment">// Try to place it in a hole after PrivateSegmentBufferReg.</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>  <span class="keywordflow">if</span> (RegCount &amp; 3) {</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>    <span class="comment">// We cannot put the segment buffer in (Idx - 4) ... (Idx - 1) due to</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>    <span class="comment">// alignment constraints, so we have a hole where can put the wave offset.</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>    Reg = RegCount - 1;</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>    <span class="comment">// We can put the segment buffer in (Idx - 4) ... (Idx - 1) and put the</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>    <span class="comment">// wave offset before it.</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>    Reg = RegCount - 5;</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>  }</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>  <span class="keywordflow">return</span> Reg;</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>}</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span> </div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ac4be38deb867e2597a4cb76e0aeb4277">  145</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ac4be38deb867e2597a4cb76e0aeb4277">SIRegisterInfo::reservedPrivateSegmentWaveByteOffsetReg</a>(</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>  <span class="keywordtype">unsigned</span> Reg = <a class="code hl_function" href="SIRegisterInfo_8cpp.html#a06d7628190ef86d42b03dc9cc8fd4896">findPrivateSegmentWaveByteOffsetRegIndex</a>(ST.getMaxNumSGPRs(MF));</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>  <span class="keywordflow">return</span> AMDGPU::SGPR_32RegClass.getRegister(Reg);</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>}</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aae11cbd7196aeff4a4b2a12be9835f28">  152</a></span><a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a5a78e01b4db3aacb72ddc22debed3269">SIRegisterInfo::getReservedRegs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>  <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> Reserved(getNumRegs());</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>  <span class="comment">// EXEC_LO and EXEC_HI could be allocated and used as regular register, but</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>  <span class="comment">// this seems likely to result in bugs, so I&#39;m marking them as reserved.</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>  <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::EXEC);</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>  <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::FLAT_SCR);</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>  <span class="comment">// M0 has to be reserved so that llvm accepts it as a live-in into a block.</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>  <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::M0);</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span> </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>  <span class="comment">// Reserve src_vccz, src_execz, src_scc.</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>  <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::SRC_VCCZ);</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>  <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::SRC_EXECZ);</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>  <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::SRC_SCC);</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span> </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>  <span class="comment">// Reserve the memory aperture registers.</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>  <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::SRC_SHARED_BASE);</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>  <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::SRC_SHARED_LIMIT);</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>  <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::SRC_PRIVATE_BASE);</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>  <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::SRC_PRIVATE_LIMIT);</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>  <span class="comment">// Reserve src_pops_exiting_wave_id - support is not implemented in Codegen.</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>  <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::SRC_POPS_EXITING_WAVE_ID);</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span> </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  <span class="comment">// Reserve xnack_mask registers - support is not implemented in Codegen.</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>  <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::XNACK_MASK);</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>  <span class="comment">// Reserve lds_direct register - support is not implemented in Codegen.</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>  <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::LDS_DIRECT);</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span> </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>  <span class="comment">// Reserve Trap Handler registers - support is not implemented in Codegen.</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>  <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::TBA);</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>  <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::TMA);</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>  <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::TTMP0_TTMP1);</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>  <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::TTMP2_TTMP3);</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>  <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::TTMP4_TTMP5);</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>  <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::TTMP6_TTMP7);</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>  <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::TTMP8_TTMP9);</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>  <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::TTMP10_TTMP11);</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>  <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::TTMP12_TTMP13);</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>  <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::TTMP14_TTMP15);</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span> </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>  <span class="comment">// Reserve null register - it shall never be allocated</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>  <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::SGPR_NULL);</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span> </div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>  <span class="comment">// Disallow vcc_hi allocation in wave32. It may be allocated but most likely</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>  <span class="comment">// will result in bugs.</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>  <span class="keywordflow">if</span> (isWave32) {</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>    Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(AMDGPU::VCC);</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>    Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(AMDGPU::VCC_HI);</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>  }</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span> </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>  <span class="keywordtype">unsigned</span> MaxNumSGPRs = ST.getMaxNumSGPRs(MF);</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>  <span class="keywordtype">unsigned</span> TotalNumSGPRs = AMDGPU::SGPR_32RegClass.getNumRegs();</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = MaxNumSGPRs; i &lt; TotalNumSGPRs; ++i) {</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>    <span class="keywordtype">unsigned</span> Reg = AMDGPU::SGPR_32RegClass.getRegister(i);</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>    <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, Reg);</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>  }</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>  <span class="keywordtype">unsigned</span> MaxNumVGPRs = ST.getMaxNumVGPRs(MF);</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>  <span class="keywordtype">unsigned</span> TotalNumVGPRs = AMDGPU::VGPR_32RegClass.getNumRegs();</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = MaxNumVGPRs; i &lt; TotalNumVGPRs; ++i) {</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>    <span class="keywordtype">unsigned</span> Reg = AMDGPU::VGPR_32RegClass.getRegister(i);</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>    <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, Reg);</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>    Reg = AMDGPU::AGPR_32RegClass.getRegister(i);</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>    <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, Reg);</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>  }</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>  <span class="keywordtype">unsigned</span> ScratchWaveOffsetReg = MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a2bf7b2bd509d4268cef9571b5dbd42db">getScratchWaveOffsetReg</a>();</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>  <span class="keywordflow">if</span> (ScratchWaveOffsetReg != AMDGPU::NoRegister) {</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>    <span class="comment">// Reserve 1 SGPR for scratch wave offset in case we need to spill.</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>    <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, ScratchWaveOffsetReg);</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>  }</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span> </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>  <span class="keywordtype">unsigned</span> ScratchRSrcReg = MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">getScratchRSrcReg</a>();</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>  <span class="keywordflow">if</span> (ScratchRSrcReg != AMDGPU::NoRegister) {</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>    <span class="comment">// Reserve 4 SGPRs for the scratch buffer resource descriptor in case we need</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>    <span class="comment">// to spill.</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>    <span class="comment">// TODO: May need to reserve a VGPR if doing LDS spilling.</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>    <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, ScratchRSrcReg);</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!isSubRegister(ScratchRSrcReg, ScratchWaveOffsetReg));</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>  }</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span> </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>  <span class="comment">// We have to assume the SP is needed in case there are calls in the function,</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>  <span class="comment">// which is detected after the function is lowered. If we aren&#39;t really going</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>  <span class="comment">// to need SP, don&#39;t bother reserving it.</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>  <span class="keywordtype">unsigned</span> StackPtrReg = MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>();</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span> </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  <span class="keywordflow">if</span> (StackPtrReg != AMDGPU::NoRegister) {</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>    <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, StackPtrReg);</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!isSubRegister(ScratchRSrcReg, StackPtrReg));</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>  }</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span> </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>  <span class="keywordtype">unsigned</span> FrameReg = MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a83a558d1f47c278d99d1e6f97d73bf44">getFrameOffsetReg</a>();</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>  <span class="keywordflow">if</span> (FrameReg != AMDGPU::NoRegister) {</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>    <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, FrameReg);</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!isSubRegister(ScratchRSrcReg, FrameReg));</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>  }</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span> </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Reg : MFI-&gt;<a class="code hl_variable" href="classllvm_1_1SIMachineFunctionInfo.html#a7efb659782814c3caed6a12a1380ff86">WWMReservedRegs</a>) {</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>    <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, Reg);</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>  }</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span> </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  <span class="comment">// FIXME: Stop using reserved registers for this.</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  <span class="keywordflow">for</span> (<a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> Reg : MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a03cd6f65abab2f2a3a529436312672ae">getAGPRSpillVGPRs</a>())</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>    <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, Reg);</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span> </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>  <span class="keywordflow">for</span> (<a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> Reg : MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a3ad38929c0ec14005197226cd279d7c6">getVGPRSpillAGPRs</a>())</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>    <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, Reg);</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span> </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>  <span class="keywordflow">return</span> Reserved;</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>}</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span> </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aca1d39425a07662f25b705eea9092215">  270</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aca1d39425a07662f25b705eea9092215">SIRegisterInfo::canRealignStack</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>  <span class="comment">// On entry, the base address is 0, so it can&#39;t possibly need any more</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>  <span class="comment">// alignment.</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>  <span class="comment">// FIXME: Should be able to specify the entry frame alignment per calling</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>  <span class="comment">// convention instead.</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;isEntryFunction())</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span> </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a242c8591b53ef3b0846119dc1a70df2c">TargetRegisterInfo::canRealignStack</a>(MF);</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>}</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span> </div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a5eafea62423808eaf1bec18900ec929e">  283</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a5eafea62423808eaf1bec18900ec929e">SIRegisterInfo::requiresRegisterScavenging</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;Fn)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = Fn.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;isEntryFunction()) {</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = Fn.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">getFrameInfo</a>();</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>    <span class="keywordflow">return</span> MFI.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#acb35f7f6a131a64e636d936246ebd37f">hasStackObjects</a>() || MFI.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#a2cc8bb867c8949943ca7d88f1db31fde">hasCalls</a>();</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>  }</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span> </div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>  <span class="comment">// May need scavenger for dealing with callee saved registers.</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>}</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span> </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a86d3fc8e591bfc7b5854f86d00241221">  294</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a86d3fc8e591bfc7b5854f86d00241221">SIRegisterInfo::requiresFrameIndexScavenging</a>(</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">getFrameInfo</a>();</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>  <span class="keywordflow">if</span> (MFI.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#acb35f7f6a131a64e636d936246ebd37f">hasStackObjects</a>())</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>  <span class="comment">// May need to deal with callee saved registers.</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>  <span class="keywordflow">return</span> !<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;isEntryFunction();</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>}</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span> </div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a29ab56a48816c54d3db51d4724304663">  305</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a29ab56a48816c54d3db51d4724304663">SIRegisterInfo::requiresFrameIndexReplacementScavenging</a>(</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">getFrameInfo</a>();</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>  <span class="keywordflow">if</span> (!MFI.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#acb35f7f6a131a64e636d936246ebd37f">hasStackObjects</a>())</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span> </div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>  <span class="comment">// The scavenger is used for large frames which may require finding a free</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>  <span class="comment">// register for large offsets.</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>  <span class="keywordflow">if</span> (!isUInt&lt;12&gt;(MFI.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#a14c39a24bf6ebbe339ae8a453c7fdd11">getStackSize</a>()))</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span> </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>  <span class="comment">// If using scalar stores, for spills, m0 is needed for the scalar store</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>  <span class="comment">// offset (pre-GFX9). m0 is unallocatable, so we can&#39;t create a virtual</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>  <span class="comment">// register for it during frame index elimination, so the scavenger is</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>  <span class="comment">// directly needed.</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>  <span class="keywordflow">return</span> MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;().hasScalarStores() &amp;&amp;</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>         MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;()-&gt;hasSpilledSGPRs();</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>}</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span> </div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ae8ba4cd4553b5e0d7245b42c6d459418">  324</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae8ba4cd4553b5e0d7245b42c6d459418">SIRegisterInfo::requiresVirtualBaseRegisters</a>(</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>  <span class="comment">// There are no special dedicated stack or frame pointers.</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>}</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span> </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a718ba7d18d1999d5b161496daa20239f">  330</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a718ba7d18d1999d5b161496daa20239f">SIRegisterInfo::trackLivenessAfterRegAlloc</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>  <span class="comment">// This helps catch bugs as verifier errors.</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>}</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span> </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aada71f5b31937b5faf84dbf9d269be7b">  335</a></span>int64_t <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aada71f5b31937b5faf84dbf9d269be7b">SIRegisterInfo::getMUBUFInstrOffset</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">SIInstrInfo::isMUBUF</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>));</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span> </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>  <span class="keywordtype">int</span> OffIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode(),</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>                                          AMDGPU::OpName::offset);</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(OffIdx).getImm();</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>}</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span> </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#adc210f7d04be558143f8a891c892e550">  343</a></span>int64_t <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#adc210f7d04be558143f8a891c892e550">SIRegisterInfo::getFrameIndexInstrOffset</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>                                                 <span class="keywordtype">int</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">SIInstrInfo::isMUBUF</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span> </div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> == <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode(),</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>                                           AMDGPU::OpName::vaddr) &amp;&amp;</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>         <span class="stringliteral">&quot;Should never see frame index on non-address operand&quot;</span>);</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span> </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aada71f5b31937b5faf84dbf9d269be7b">getMUBUFInstrOffset</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>}</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span> </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aae2e3ed0f579b512e6a38d0f116553ea">  355</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aae2e3ed0f579b512e6a38d0f116553ea">SIRegisterInfo::needsFrameBaseReg</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int64_t Offset)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;mayLoadOrStore())</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span> </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>  int64_t FullOffset = Offset + <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aada71f5b31937b5faf84dbf9d269be7b">getMUBUFInstrOffset</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span> </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>  <span class="keywordflow">return</span> !isUInt&lt;12&gt;(FullOffset);</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>}</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span> </div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aaa5fb5a2af9dcd7d46d3cacf3e537680">  364</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aaa5fb5a2af9dcd7d46d3cacf3e537680">SIRegisterInfo::materializeFrameBaseRegister</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>                                                  <span class="keywordtype">unsigned</span> BaseReg,</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>                                                  <span class="keywordtype">int</span> FrameIdx,</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>                                                  int64_t Offset)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> Ins = MBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>  <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL; <span class="comment">// Defaults to &quot;unknown&quot;</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span> </div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>  <span class="keywordflow">if</span> (Ins != MBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>    DL = Ins-&gt;getDebugLoc();</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span> </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;Subtarget = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = Subtarget.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a32384420526a080b93cc98ab5a023001">getInstrInfo</a>();</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span> </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>  <span class="keywordflow">if</span> (Offset == 0) {</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Ins, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::V_MOV_B32_e32), BaseReg)</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a86a93dd8ddbce120d8c3101c16bc3cc6">addFrameIndex</a>(FrameIdx);</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>  }</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span> </div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>  <span class="keywordtype">unsigned</span> OffsetReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_32_XM0RegClass);</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span> </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>  <span class="keywordtype">unsigned</span> FIReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span> </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Ins, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_MOV_B32), OffsetReg)</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Offset);</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Ins, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::V_MOV_B32_e32), FIReg)</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a86a93dd8ddbce120d8c3101c16bc3cc6">addFrameIndex</a>(FrameIdx);</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span> </div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>  <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getAddNoCarry(*MBB, Ins, DL, BaseReg)</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>    .addReg(OffsetReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>    .addReg(FIReg)</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>    .addImm(0); <span class="comment">// clamp bit</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>}</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span> </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aed80a7d1037425e877ac151bb722d4dd">  400</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aed80a7d1037425e877ac151bb722d4dd">SIRegisterInfo::resolveFrameIndex</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> BaseReg,</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>                                       int64_t Offset)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span> </div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;Subtarget = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = Subtarget.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a32384420526a080b93cc98ab5a023001">getInstrInfo</a>();</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span> </div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>  <span class="comment">// FIXME: Is it possible to be storing a frame index to itself?</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>  <span class="keywordtype">bool</span> SeenFI = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO: <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.operands()) {</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>    <span class="keywordflow">if</span> (MO.isFI()) {</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>      <span class="keywordflow">if</span> (SeenFI)</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>        <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;should not see multiple frame indices&quot;</span>);</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span> </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>      SeenFI = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>    }</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>  }</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span> </div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *FIOp = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::vaddr);</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(FIOp &amp;&amp; FIOp-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>() &amp;&amp; <span class="stringliteral">&quot;frame index must be address operand&quot;</span>);</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;isMUBUF(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>));</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::soffset)-&gt;getReg() ==</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>         MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;()-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a83a558d1f47c278d99d1e6f97d73bf44">getFrameOffsetReg</a>() &amp;&amp;</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>         <span class="stringliteral">&quot;should only be seeing frame offset relative FrameIndex&quot;</span>);</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span> </div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span> </div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *OffsetOp = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::offset);</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>  int64_t NewOffset = OffsetOp-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() + Offset;</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isUInt&lt;12&gt;(NewOffset) &amp;&amp; <span class="stringliteral">&quot;offset should be legal&quot;</span>);</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span> </div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>  FIOp-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a7db02b21d284294b8d9369803fe1c13b">ChangeToRegister</a>(BaseReg, <span class="keyword">false</span>);</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>  OffsetOp-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(NewOffset);</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>}</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span> </div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a01cc0678a57e7b457f92795a7ec9acd7">  437</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a01cc0678a57e7b457f92795a7ec9acd7">SIRegisterInfo::isFrameOffsetLegal</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>                                        <span class="keywordtype">unsigned</span> BaseReg,</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>                                        int64_t Offset)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">SIInstrInfo::isMUBUF</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span> </div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>  int64_t NewOffset = Offset + <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aada71f5b31937b5faf84dbf9d269be7b">getMUBUFInstrOffset</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span> </div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>  <span class="keywordflow">return</span> isUInt&lt;12&gt;(NewOffset);</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>}</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span> </div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ac9ec67a466802ee8e0c1f1b7aa7bbf39">  448</a></span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ac9ec67a466802ee8e0c1f1b7aa7bbf39">SIRegisterInfo::getPointerRegClass</a>(</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">unsigned</span> Kind)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>  <span class="comment">// This is inaccurate. It depends on the instruction and address space. The</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>  <span class="comment">// only place where we should hit this is for dealing with frame indexes /</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>  <span class="comment">// private accesses, so this is correct in that case.</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>  <span class="keywordflow">return</span> &amp;AMDGPU::VGPR_32RegClass;</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>}</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span> </div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a999c78fd2b7e94a4831025beed90e47d">  456</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="SIRegisterInfo_8cpp.html#a999c78fd2b7e94a4831025beed90e47d">getNumSubRegsForSpillOp</a>(<span class="keywordtype">unsigned</span> Op) {</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span> </div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>  <span class="keywordflow">switch</span> (Op) {</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S1024_SAVE:</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S1024_RESTORE:</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V1024_SAVE:</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V1024_RESTORE:</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A1024_SAVE:</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A1024_RESTORE:</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>    <span class="keywordflow">return</span> 32;</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S512_SAVE:</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S512_RESTORE:</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V512_SAVE:</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V512_RESTORE:</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A512_SAVE:</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A512_RESTORE:</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>    <span class="keywordflow">return</span> 16;</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S256_SAVE:</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S256_RESTORE:</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V256_SAVE:</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V256_RESTORE:</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>    <span class="keywordflow">return</span> 8;</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S160_SAVE:</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S160_RESTORE:</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V160_SAVE:</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V160_RESTORE:</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>    <span class="keywordflow">return</span> 5;</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S128_SAVE:</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S128_RESTORE:</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V128_SAVE:</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V128_RESTORE:</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A128_SAVE:</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A128_RESTORE:</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>    <span class="keywordflow">return</span> 4;</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S96_SAVE:</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S96_RESTORE:</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V96_SAVE:</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V96_RESTORE:</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>    <span class="keywordflow">return</span> 3;</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S64_SAVE:</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S64_RESTORE:</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V64_SAVE:</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V64_RESTORE:</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A64_SAVE:</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A64_RESTORE:</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>    <span class="keywordflow">return</span> 2;</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S32_SAVE:</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S32_RESTORE:</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V32_SAVE:</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V32_RESTORE:</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A32_SAVE:</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A32_RESTORE:</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>    <span class="keywordflow">return</span> 1;</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>  <span class="keywordflow">default</span>: <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid spill opcode&quot;</span>);</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>  }</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>}</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span> </div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a88e3a1851168cdf12264b773c997cb15">  513</a></span><span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code hl_function" href="SIRegisterInfo_8cpp.html#a88e3a1851168cdf12264b773c997cb15">getOffsetMUBUFStore</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_DWORD_OFFEN:</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_DWORD_OFFSET;</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_BYTE_OFFEN:</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_BYTE_OFFSET;</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_SHORT_OFFEN:</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_SHORT_OFFSET;</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_DWORDX2_OFFEN:</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_DWORDX2_OFFSET;</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_DWORDX4_OFFEN:</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_DWORDX4_OFFSET;</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_SHORT_D16_HI_OFFEN:</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_SHORT_D16_HI_OFFSET;</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_BYTE_D16_HI_OFFEN:</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_BYTE_D16_HI_OFFSET;</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>    <span class="keywordflow">return</span> -1;</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>  }</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>}</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span> </div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a28be067d402f8654c8861e0041a4e800">  534</a></span><span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code hl_function" href="SIRegisterInfo_8cpp.html#a28be067d402f8654c8861e0041a4e800">getOffsetMUBUFLoad</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_DWORD_OFFEN:</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_DWORD_OFFSET;</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_UBYTE_OFFEN:</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_UBYTE_OFFSET;</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SBYTE_OFFEN:</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SBYTE_OFFSET;</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_USHORT_OFFEN:</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_USHORT_OFFSET;</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SSHORT_OFFEN:</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SSHORT_OFFSET;</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN:</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET;</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN:</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET;</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_UBYTE_D16_OFFEN:</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_UBYTE_D16_OFFSET;</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_UBYTE_D16_HI_OFFEN:</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_UBYTE_D16_HI_OFFSET;</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SBYTE_D16_OFFEN:</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SBYTE_D16_OFFSET;</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SBYTE_D16_HI_OFFEN:</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SBYTE_D16_HI_OFFSET;</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SHORT_D16_OFFEN:</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SHORT_D16_OFFSET;</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SHORT_D16_HI_OFFEN:</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SHORT_D16_HI_OFFSET;</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>    <span class="keywordflow">return</span> -1;</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>  }</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>}</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span> </div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a42ca0353d17e1d2b90465d07480929d8">  567</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="SIRegisterInfo_8cpp.html#a42ca0353d17e1d2b90465d07480929d8">spillVGPRtoAGPR</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>                                           <span class="keywordtype">int</span> Index,</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>                                           <span class="keywordtype">unsigned</span> Lane,</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>                                           <span class="keywordtype">unsigned</span> ValueReg,</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>                                           <span class="keywordtype">bool</span> IsKill) {</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getParent();</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getParent()-&gt;getParent();</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>  <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST =  MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.getInstrInfo();</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span> </div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>  <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> Reg = MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a1d0ab64e6f3e2d57bb062e38b4310f37">getVGPRToAGPRSpill</a>(Index, Lane);</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span> </div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>  <span class="keywordflow">if</span> (Reg == AMDGPU::NoRegister)</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>();</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span> </div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>  <span class="keywordtype">bool</span> IsStore = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;mayStore();</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>  <span class="keyword">auto</span> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a>*<span class="keyword">&gt;</span>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getTargetRegisterInfo());</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span> </div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>  <span class="keywordtype">unsigned</span> Dst = IsStore ? Reg : ValueReg;</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>  <span class="keywordtype">unsigned</span> Src = IsStore ? ValueReg : Reg;</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>  <span class="keywordtype">unsigned</span> Opc = (IsStore ^ <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;isVGPR(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Reg)) ? AMDGPU::V_ACCVGPR_WRITE_B32</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>                                                   : AMDGPU::V_ACCVGPR_READ_B32;</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span> </div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getDebugLoc(), <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(Opc), Dst)</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>           .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(Src, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(IsKill));</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>}</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span> </div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment">// This differs from buildSpillLoadStore by only scavenging a VGPR. It does not</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment">// need to handle the case where an SGPR may need to be spilled while spilling.</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a575a3964035faaaf311434fc45716486">  598</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="SIRegisterInfo_8cpp.html#a575a3964035faaaf311434fc45716486">buildMUBUFOffsetLoadStore</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>                                      <a class="code hl_class" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI,</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>                                      <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>                                      <span class="keywordtype">int</span> Index,</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>                                      int64_t Offset) {</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getParent();</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getDebugLoc();</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>  <span class="keywordtype">bool</span> IsStore = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;mayStore();</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span> </div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>  <span class="keywordtype">unsigned</span> Opc = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode();</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>  <span class="keywordtype">int</span> LoadStoreOp = IsStore ?</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>    <a class="code hl_function" href="SIRegisterInfo_8cpp.html#a88e3a1851168cdf12264b773c997cb15">getOffsetMUBUFStore</a>(Opc) : <a class="code hl_function" href="SIRegisterInfo_8cpp.html#a28be067d402f8654c8861e0041a4e800">getOffsetMUBUFLoad</a>(Opc);</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>  <span class="keywordflow">if</span> (LoadStoreOp == -1)</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span> </div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Reg = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::vdata);</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="SIRegisterInfo_8cpp.html#a42ca0353d17e1d2b90465d07480929d8">spillVGPRtoAGPR</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Index, 0, Reg-&gt;getReg(), <span class="keyword">false</span>).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#af066b2b6a1013299bfca84fe8b798a0b">getInstr</a>())</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span> </div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> NewMI =</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(LoadStoreOp))</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(*Reg)</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(*<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::srsrc))</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(*<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::soffset))</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Offset)</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0) <span class="comment">// glc</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0) <span class="comment">// slc</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0) <span class="comment">// tfe</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0) <span class="comment">// dlc</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad84ebe08bb098cd283e922fd186f77e9">cloneMemRefs</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span> </div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *VDataIn = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>                                                       AMDGPU::OpName::vdata_in);</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>  <span class="keywordflow">if</span> (VDataIn)</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>    NewMI.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(*VDataIn);</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>}</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span> </div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="keywordtype">void</span> SIRegisterInfo::buildSpillLoadStore(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>                                         <span class="keywordtype">unsigned</span> LoadStoreOp,</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>                                         <span class="keywordtype">int</span> Index,</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>                                         <span class="keywordtype">unsigned</span> ValueReg,</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>                                         <span class="keywordtype">bool</span> IsKill,</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>                                         <span class="keywordtype">unsigned</span> ScratchRsrcReg,</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>                                         <span class="keywordtype">unsigned</span> ScratchOffsetReg,</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>                                         int64_t InstOffset,</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>                                         <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO,</div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>                                         <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getParent();</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getParent()-&gt;getParent();</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code hl_enumvalue" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> =  MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getInstrInfo();</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">getFrameInfo</a>();</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span> </div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(LoadStoreOp);</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getDebugLoc();</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>  <span class="keywordtype">bool</span> IsStore = Desc.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#a1652b3fb1337b788da41bd95a348990c">mayStore</a>();</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span> </div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>  <span class="keywordtype">bool</span> Scavenged = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>  <span class="keywordtype">unsigned</span> SOffset = ScratchOffsetReg;</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span> </div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> EltSize = 4;</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a24ef14454eac4654a32170729e897ff0">getRegClassForReg</a>(MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>(), ValueReg);</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>  <span class="keywordtype">unsigned</span> NumSubRegs = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">AMDGPU::getRegBitWidth</a>(RC-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>()) / (EltSize * CHAR_BIT);</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = NumSubRegs * EltSize;</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>  int64_t <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = InstOffset + MFI.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#adf98860d7f42290f873c82a981eb0ea6">getObjectOffset</a>(Index);</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>  int64_t ScratchOffsetRegDelta = 0;</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span> </div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a> = MFI.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">getObjectAlignment</a>(Index);</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> &amp;BasePtrInfo = MMO-&gt;<a class="code hl_function" href="classllvm_1_1MachineMemOperand.html#aaf6610b5b6565e4f1b56ca78c804654f">getPointerInfo</a>();</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span> </div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> TmpReg =</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>    <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a585fbdaa5a8ad3831b20f2192da4323c">hasAGPRs</a>(RC) ? <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::tmp)-&gt;getReg()</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>                 : <a class="code hl_class" href="classllvm_1_1Register.html">Register</a>();</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span> </div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((Offset % EltSize) == 0 &amp;&amp; <span class="stringliteral">&quot;unexpected VGPR spill offset&quot;</span>);</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span> </div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>  <span class="keywordflow">if</span> (!isUInt&lt;12&gt;(Offset + <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> - EltSize)) {</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>    SOffset = AMDGPU::NoRegister;</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span> </div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>    <span class="comment">// We currently only support spilling VGPRs to EltSize boundaries, meaning</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>    <span class="comment">// we can simplify the adjustment of Offset here to just scale with</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>    <span class="comment">// WavefrontSize.</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>    <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> *= <a class="code hl_enumvalue" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getWavefrontSize();</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span> </div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>    <span class="comment">// We don&#39;t have access to the register scavenger if this function is called</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>    <span class="comment">// during  PEI::scavengeFrameVirtualRegs().</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>    <span class="keywordflow">if</span> (RS)</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>      SOffset = RS-&gt;<a class="code hl_function" href="classllvm_1_1RegScavenger.html#a4a8b82baf7480a66fb9d771fb60d3b75">scavengeRegister</a>(&amp;AMDGPU::SGPR_32RegClass, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0, <span class="keyword">false</span>);</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span> </div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>    <span class="keywordflow">if</span> (SOffset == AMDGPU::NoRegister) {</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>      <span class="comment">// There are no free SGPRs, and since we are in the process of spilling</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>      <span class="comment">// VGPRs too.  Since we need a VGPR in order to spill SGPRs (this is true</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>      <span class="comment">// on SI/CI and on VI it is true until we implement spilling using scalar</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>      <span class="comment">// stores), we have no way to free up an SGPR.  Our solution here is to</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>      <span class="comment">// add the offset directly to the ScratchOffset register, and then</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>      <span class="comment">// subtract the offset after the spill to return ScratchOffset to it&#39;s</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>      <span class="comment">// original value.</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>      SOffset = ScratchOffsetReg;</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>      ScratchOffsetRegDelta = <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>;</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>      Scavenged = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>    }</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span> </div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_ADD_U32), SOffset)</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(ScratchOffsetReg)</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Offset);</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span> </div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>    <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = 0;</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>  }</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span> </div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = NumSubRegs; i != e; ++i, <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> += EltSize) {</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = NumSubRegs == 1 ?</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>      ValueReg : getSubReg(ValueReg, <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a90d31dc23df03e49ebb4fc9632f50636">getSubRegFromChannel</a>(i));</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span> </div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>    <span class="keywordtype">unsigned</span> SOffsetRegState = 0;</div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>    <span class="keywordtype">unsigned</span> SrcDstRegState = <a class="code hl_function" href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">getDefRegState</a>(!IsStore);</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>    <span class="keywordflow">if</span> (i + 1 == e) {</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>      SOffsetRegState |= <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(Scavenged);</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>      <span class="comment">// The last implicit use carries the &quot;Kill&quot; flag.</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>      SrcDstRegState |= <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(IsKill);</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>    }</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span> </div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>    <span class="keyword">auto</span> MIB = <a class="code hl_function" href="SIRegisterInfo_8cpp.html#a42ca0353d17e1d2b90465d07480929d8">spillVGPRtoAGPR</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Index, i, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, IsKill);</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span> </div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>    <span class="keywordflow">if</span> (!MIB.getInstr()) {</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>      <span class="keywordtype">unsigned</span> FinalReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>;</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>      <span class="keywordflow">if</span> (TmpReg != AMDGPU::NoRegister) {</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>        <span class="keywordflow">if</span> (IsStore)</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>          <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::V_ACCVGPR_READ_B32), TmpReg)</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(IsKill));</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>        <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = TmpReg;</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>      }</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span> </div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>      <a class="code hl_struct" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> PInfo = BasePtrInfo.<a class="code hl_function" href="structllvm_1_1MachinePointerInfo.html#a9459055a98e20980521289e8d20fcc7e">getWithOffset</a>(EltSize * i);</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>      <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *NewMMO</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>        = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(PInfo, MMO-&gt;<a class="code hl_function" href="classllvm_1_1MachineMemOperand.html#ab991bb1444579648a165d1b134a0854d">getFlags</a>(),</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>                                   EltSize, <a class="code hl_function" href="namespacellvm.html#ab3b23d3c8c5c910df534a80ce9772495">MinAlign</a>(Align, EltSize * i));</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span> </div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>      MIB = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, Desc)</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, <a class="code hl_function" href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">getDefRegState</a>(!IsStore) | <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(IsKill))</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(ScratchRsrcReg)</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SOffset, SOffsetRegState)</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Offset)</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0) <span class="comment">// glc</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0) <span class="comment">// slc</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0) <span class="comment">// tfe</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0) <span class="comment">// dlc</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ae565d45627e1678a3e37bd6a016c561c">addMemOperand</a>(NewMMO);</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span> </div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>      <span class="keywordflow">if</span> (!IsStore &amp;&amp; TmpReg != AMDGPU::NoRegister)</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>        MIB = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::V_ACCVGPR_WRITE_B32),</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>                      FinalReg)</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(TmpReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>    }</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span> </div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>    <span class="keywordflow">if</span> (NumSubRegs &gt; 1)</div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(ValueReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | SrcDstRegState);</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>  }</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span> </div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>  <span class="keywordflow">if</span> (ScratchOffsetRegDelta != 0) {</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>    <span class="comment">// Subtract the offset we added to the ScratchOffset register.</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_SUB_U32), ScratchOffsetReg)</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(ScratchOffsetReg)</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(ScratchOffsetRegDelta);</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>  }</div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>}</div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span> </div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a9095ed05e565c7735bfe5da4429727dd">  766</a></span><span class="keyword">static</span> std::pair&lt;unsigned, unsigned&gt; <a class="code hl_function" href="SIRegisterInfo_8cpp.html#a9095ed05e565c7735bfe5da4429727dd">getSpillEltSize</a>(<span class="keywordtype">unsigned</span> SuperRegSize,</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>                                                     <span class="keywordtype">bool</span> Store) {</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>  <span class="keywordflow">if</span> (SuperRegSize % 16 == 0) {</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>    <span class="keywordflow">return</span> { 16, Store ? AMDGPU::S_BUFFER_STORE_DWORDX4_SGPR :</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>                         AMDGPU::S_BUFFER_LOAD_DWORDX4_SGPR };</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>  }</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span> </div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>  <span class="keywordflow">if</span> (SuperRegSize % 8 == 0) {</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>    <span class="keywordflow">return</span> { 8, Store ? AMDGPU::S_BUFFER_STORE_DWORDX2_SGPR :</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>                        AMDGPU::S_BUFFER_LOAD_DWORDX2_SGPR };</div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>  }</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span> </div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>  <span class="keywordflow">return</span> { 4, Store ? AMDGPU::S_BUFFER_STORE_DWORD_SGPR :</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>                      AMDGPU::S_BUFFER_LOAD_DWORD_SGPR};</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>}</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span> </div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aaab3536ef16e7355e009790ee51a739d">  782</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aaab3536ef16e7355e009790ee51a739d">SIRegisterInfo::spillSGPR</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>                               <span class="keywordtype">int</span> Index,</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>                               <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS,</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>                               <span class="keywordtype">bool</span> OnlyToVGPR)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getParent();</div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>  <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>  <a class="code hl_class" href="classllvm_1_1DenseSet.html">DenseSet&lt;unsigned&gt;</a> SGPRSpillVGPRDefinedSet;</div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span> </div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SIMachineFunctionInfo::SpilledReg&gt;</a> VGPRSpills</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>    = MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#adda0e6eee4f2d3c55e241c313a61848e">getSGPRToVGPRSpills</a>(Index);</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>  <span class="keywordtype">bool</span> SpillToVGPR = !VGPRSpills.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">empty</a>();</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>  <span class="keywordflow">if</span> (OnlyToVGPR &amp;&amp; !SpillToVGPR)</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span> </div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST =  MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.getInstrInfo();</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span> </div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>  <span class="keywordtype">unsigned</span> SuperReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(0).getReg();</div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>  <span class="keywordtype">bool</span> IsKill = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(0).isKill();</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getDebugLoc();</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span> </div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>  <a class="code hl_class" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;FrameInfo = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">getFrameInfo</a>();</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span> </div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>  <span class="keywordtype">bool</span> SpillToSMEM = <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a6d2c918340a4c353b0cc3abbd48c7ab3">spillSGPRToSMEM</a>();</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>  <span class="keywordflow">if</span> (SpillToSMEM &amp;&amp; OnlyToVGPR)</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span> </div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> FrameReg = <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a317bd7480ba741300b70f6243d33ff1f">getFrameRegister</a>(*MF);</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span> </div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SpillToVGPR || (SuperReg != MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>() &amp;&amp;</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>                         SuperReg != MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a83a558d1f47c278d99d1e6f97d73bf44">getFrameOffsetReg</a>() &amp;&amp;</div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>                         SuperReg != MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a2bf7b2bd509d4268cef9571b5dbd42db">getScratchWaveOffsetReg</a>()));</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span> </div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SuperReg != AMDGPU::M0 &amp;&amp; <span class="stringliteral">&quot;m0 should never spill&quot;</span>);</div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span> </div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>  <span class="keywordtype">unsigned</span> OffsetReg = AMDGPU::M0;</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>  <span class="keywordtype">unsigned</span> M0CopyReg = AMDGPU::NoRegister;</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span> </div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>  <span class="keywordflow">if</span> (SpillToSMEM) {</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span>    <span class="keywordflow">if</span> (RS-&gt;<a class="code hl_function" href="classllvm_1_1RegScavenger.html#ae14b358e6eca6448952c15904b8600ab">isRegUsed</a>(AMDGPU::M0)) {</div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>      M0CopyReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_32_XM0RegClass);</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::COPY), M0CopyReg)</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(AMDGPU::M0);</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>    }</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>  }</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span> </div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>  <span class="keywordtype">unsigned</span> ScalarStoreOp;</div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>  <span class="keywordtype">unsigned</span> EltSize = 4;</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a0fa5e07ce7e37bd495efd81e227d405d">getPhysRegClass</a>(SuperReg);</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>  <span class="keywordflow">if</span> (SpillToSMEM &amp;&amp; <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">isSGPRClass</a>(RC)) {</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>    <span class="comment">// XXX - if private_element_size is larger than 4 it might be useful to be</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>    <span class="comment">// able to spill wider vmem spills.</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>    std::tie(EltSize, ScalarStoreOp) =</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>          <a class="code hl_function" href="SIRegisterInfo_8cpp.html#a9095ed05e565c7735bfe5da4429727dd">getSpillEltSize</a>(getRegSizeInBits(*RC) / 8, <span class="keyword">true</span>);</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>  }</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span> </div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int16_t&gt;</a> SplitParts = <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">getRegSplitParts</a>(RC, EltSize);</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>  <span class="keywordtype">unsigned</span> NumSubRegs = SplitParts.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">empty</a>() ? 1 : SplitParts.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>();</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span> </div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>  <span class="comment">// SubReg carries the &quot;Kill&quot; flag when SubReg == SuperReg.</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>  <span class="keywordtype">unsigned</span> SubKillState = <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>((NumSubRegs == 1) &amp;&amp; IsKill);</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = NumSubRegs; i &lt; e; ++i) {</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = NumSubRegs == 1 ?</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>      SuperReg : getSubReg(SuperReg, SplitParts[i]);</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span> </div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>    <span class="keywordflow">if</span> (SpillToSMEM) {</div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>      int64_t FrOffset = FrameInfo.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#adf98860d7f42290f873c82a981eb0ea6">getObjectOffset</a>(Index);</div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span> </div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>      <span class="comment">// The allocated memory size is really the wavefront size * the frame</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>      <span class="comment">// index size. The widest register class is 64 bytes, so a 4-byte scratch</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>      <span class="comment">// allocation is enough to spill this in a single stack object.</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>      <span class="comment">//</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span>      <span class="comment">// FIXME: Frame size/offsets are computed earlier than this, so the extra</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>      <span class="comment">// space is still unnecessarily allocated.</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span> </div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>      <span class="keywordtype">unsigned</span> Align = FrameInfo.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">getObjectAlignment</a>(Index);</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>      <a class="code hl_struct" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> PtrInfo</div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>        = <a class="code hl_function" href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">MachinePointerInfo::getFixedStack</a>(*MF, Index, EltSize * i);</div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>      <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO</div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>        = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(PtrInfo, <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">MachineMemOperand::MOStore</a>,</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>                                   EltSize, <a class="code hl_function" href="namespacellvm.html#ab3b23d3c8c5c910df534a80ce9772495">MinAlign</a>(Align, EltSize * i));</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span> </div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>      <span class="comment">// SMEM instructions only support a single offset, so increment the wave</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>      <span class="comment">// offset.</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span> </div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>      int64_t Offset = (ST.getWavefrontSize() * FrOffset) + (EltSize * i);</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span>      <span class="keywordflow">if</span> (Offset != 0) {</div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_ADD_U32), OffsetReg)</div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(FrameReg)</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Offset);</div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_MOV_B32), OffsetReg)</div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(FrameReg);</div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>      }</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span> </div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(ScalarStoreOp))</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(IsKill)) <span class="comment">// sdata</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">getScratchRSrcReg</a>())        <span class="comment">// sbase</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(OffsetReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)       <span class="comment">// soff</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)                               <span class="comment">// glc</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)                               <span class="comment">// dlc</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ae565d45627e1678a3e37bd6a016c561c">addMemOperand</a>(MMO);</div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span> </div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>    }</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span> </div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>    <span class="keywordflow">if</span> (SpillToVGPR) {</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>      <a class="code hl_struct" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html">SIMachineFunctionInfo::SpilledReg</a> Spill = VGPRSpills[i];</div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span> </div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>      <span class="comment">// During SGPR spilling to VGPR, determine if the VGPR is defined. The</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>      <span class="comment">// only circumstance in which we say it is undefined is when it is the</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>      <span class="comment">// first spill to this VGPR in the first basic block.</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>      <span class="keywordtype">bool</span> VGPRDefined = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>      <span class="keywordflow">if</span> (MBB == &amp;MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ac8ca28de0f4dcee651340e7ef0c45233">front</a>())</div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>        VGPRDefined = !SGPRSpillVGPRDefinedSet.insert(Spill.<a class="code hl_variable" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a5fa18f4613005bbaf3e0889806fb7fe4">VGPR</a>).second;</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span> </div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>      <span class="comment">// Mark the &quot;old value of vgpr&quot; input undef only if this is the first sgpr</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>      <span class="comment">// spill to this specific vgpr in the first basic block.</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL,</div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>              <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getMCOpcodeFromPseudo(AMDGPU::V_WRITELANE_B32),</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>              Spill.<a class="code hl_variable" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a5fa18f4613005bbaf3e0889806fb7fe4">VGPR</a>)</div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(IsKill))</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Spill.<a class="code hl_variable" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a712453168212ed17dd05eab158dcaa17">Lane</a>)</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(Spill.<a class="code hl_variable" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a5fa18f4613005bbaf3e0889806fb7fe4">VGPR</a>, VGPRDefined ? 0 : <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>);</div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span> </div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>      <span class="comment">// FIXME: Since this spills to another register instead of an actual</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>      <span class="comment">// frame index, we should delete the frame index when all references to</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>      <span class="comment">// it are fixed.</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>      <span class="comment">// XXX - Can to VGPR spill fail for some subregisters but not others?</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>      <span class="keywordflow">if</span> (OnlyToVGPR)</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span> </div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span>      <span class="comment">// Spill SGPR to a frame index.</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span>      <span class="comment">// TODO: Should VI try to spill to VGPR and then spill to SMEM?</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span>      <span class="keywordtype">unsigned</span> TmpReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span>      <span class="comment">// TODO: Should VI try to spill to VGPR and then spill to SMEM?</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span> </div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>      <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> Mov</div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>        = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::V_MOV_B32_e32), TmpReg)</div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, SubKillState);</div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span> </div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span> </div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>      <span class="comment">// There could be undef components of a spilled super register.</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>      <span class="comment">// TODO: Can we detect this and skip the spill?</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>      <span class="keywordflow">if</span> (NumSubRegs &gt; 1) {</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>        <span class="comment">// The last implicit use of the SuperReg carries the &quot;Kill&quot; flag.</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>        <span class="keywordtype">unsigned</span> SuperKillState = 0;</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>        <span class="keywordflow">if</span> (i + 1 == e)</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>          SuperKillState |= <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(IsKill);</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span>        Mov.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SuperReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | SuperKillState);</div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>      }</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span> </div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>      <span class="keywordtype">unsigned</span> Align = FrameInfo.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">getObjectAlignment</a>(Index);</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>      <a class="code hl_struct" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> PtrInfo</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>        = <a class="code hl_function" href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">MachinePointerInfo::getFixedStack</a>(*MF, Index, EltSize * i);</div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>      <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>        = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(PtrInfo, <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">MachineMemOperand::MOStore</a>,</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>                                   EltSize, <a class="code hl_function" href="namespacellvm.html#ab3b23d3c8c5c910df534a80ce9772495">MinAlign</a>(Align, EltSize * i));</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::SI_SPILL_V32_SAVE))</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(TmpReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)       <span class="comment">// src</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a86a93dd8ddbce120d8c3101c16bc3cc6">addFrameIndex</a>(Index)                 <span class="comment">// vaddr</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">getScratchRSrcReg</a>())     <span class="comment">// srrsrc</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>())  <span class="comment">// soffset</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(i * 4)                        <span class="comment">// offset</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ae565d45627e1678a3e37bd6a016c561c">addMemOperand</a>(MMO);</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>    }</div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>  }</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span> </div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>  <span class="keywordflow">if</span> (M0CopyReg != AMDGPU::NoRegister) {</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::COPY), AMDGPU::M0)</div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(M0CopyReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>  }</div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span> </div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;eraseFromParent();</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>  MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#af7541e1fd9a4513270d9abfd49aed959">addToSpilledSGPRs</a>(NumSubRegs);</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>}</div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span> </div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ac4c69168a3bc75423463b8ef9057e4ed">  963</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ac4c69168a3bc75423463b8ef9057e4ed">SIRegisterInfo::restoreSGPR</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span>                                 <span class="keywordtype">int</span> Index,</div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>                                 <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS,</div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>                                 <span class="keywordtype">bool</span> OnlyToVGPR)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getParent()-&gt;getParent();</div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getParent();</div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span>  <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span> </div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span>  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SIMachineFunctionInfo::SpilledReg&gt;</a> VGPRSpills</div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span>    = MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#adda0e6eee4f2d3c55e241c313a61848e">getSGPRToVGPRSpills</a>(Index);</div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span>  <span class="keywordtype">bool</span> SpillToVGPR = !VGPRSpills.empty();</div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span>  <span class="keywordflow">if</span> (OnlyToVGPR &amp;&amp; !SpillToVGPR)</div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span> </div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span>  <a class="code hl_class" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;FrameInfo = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">getFrameInfo</a>();</div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST =  MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.getInstrInfo();</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getDebugLoc();</div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span> </div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>  <span class="keywordtype">unsigned</span> SuperReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(0).getReg();</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>  <span class="keywordtype">bool</span> SpillToSMEM = <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a6d2c918340a4c353b0cc3abbd48c7ab3">spillSGPRToSMEM</a>();</div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>  <span class="keywordflow">if</span> (SpillToSMEM &amp;&amp; OnlyToVGPR)</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span> </div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SuperReg != AMDGPU::M0 &amp;&amp; <span class="stringliteral">&quot;m0 should never spill&quot;</span>);</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span> </div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>  <span class="keywordtype">unsigned</span> OffsetReg = AMDGPU::M0;</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>  <span class="keywordtype">unsigned</span> M0CopyReg = AMDGPU::NoRegister;</div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span> </div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span>  <span class="keywordflow">if</span> (SpillToSMEM) {</div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span>    <span class="keywordflow">if</span> (RS-&gt;<a class="code hl_function" href="classllvm_1_1RegScavenger.html#ae14b358e6eca6448952c15904b8600ab">isRegUsed</a>(AMDGPU::M0)) {</div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span>      M0CopyReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_32_XM0RegClass);</div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::COPY), M0CopyReg)</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(AMDGPU::M0);</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>    }</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>  }</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span> </div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>  <span class="keywordtype">unsigned</span> EltSize = 4;</div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span>  <span class="keywordtype">unsigned</span> ScalarLoadOp;</div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span> </div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> FrameReg = <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a317bd7480ba741300b70f6243d33ff1f">getFrameRegister</a>(*MF);</div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span> </div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a0fa5e07ce7e37bd495efd81e227d405d">getPhysRegClass</a>(SuperReg);</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>  <span class="keywordflow">if</span> (SpillToSMEM &amp;&amp; <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">isSGPRClass</a>(RC)) {</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>    <span class="comment">// XXX - if private_element_size is larger than 4 it might be useful to be</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>    <span class="comment">// able to spill wider vmem spills.</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>    std::tie(EltSize, ScalarLoadOp) =</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>          <a class="code hl_function" href="SIRegisterInfo_8cpp.html#a9095ed05e565c7735bfe5da4429727dd">getSpillEltSize</a>(getRegSizeInBits(*RC) / 8, <span class="keyword">false</span>);</div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>  }</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span> </div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int16_t&gt;</a> SplitParts = <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">getRegSplitParts</a>(RC, EltSize);</div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>  <span class="keywordtype">unsigned</span> NumSubRegs = SplitParts.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">empty</a>() ? 1 : SplitParts.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>();</div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span> </div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>  <span class="comment">// SubReg carries the &quot;Kill&quot; flag when SubReg == SuperReg.</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>  int64_t FrOffset = FrameInfo.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#adf98860d7f42290f873c82a981eb0ea6">getObjectOffset</a>(Index);</div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span> </div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = NumSubRegs; i &lt; e; ++i) {</div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = NumSubRegs == 1 ?</div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>      SuperReg : getSubReg(SuperReg, SplitParts[i]);</div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span> </div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>    <span class="keywordflow">if</span> (SpillToSMEM) {</div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>      <span class="comment">// FIXME: Size may be &gt; 4 but extra bytes wasted.</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>      <span class="keywordtype">unsigned</span> Align = FrameInfo.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">getObjectAlignment</a>(Index);</div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>      <a class="code hl_struct" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> PtrInfo</div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>        = <a class="code hl_function" href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">MachinePointerInfo::getFixedStack</a>(*MF, Index, EltSize * i);</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>      <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>        = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(PtrInfo, <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a>,</div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>                                   EltSize, <a class="code hl_function" href="namespacellvm.html#ab3b23d3c8c5c910df534a80ce9772495">MinAlign</a>(Align, EltSize * i));</div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span> </div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>      <span class="comment">// Add i * 4 offset</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>      int64_t Offset = (ST.getWavefrontSize() * FrOffset) + (EltSize * i);</div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>      <span class="keywordflow">if</span> (Offset != 0) {</div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_ADD_U32), OffsetReg)</div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(FrameReg)</div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Offset);</div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_MOV_B32), OffsetReg)</div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(FrameReg);</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>      }</div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span> </div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>      <span class="keyword">auto</span> MIB =</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(ScalarLoadOp), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">getScratchRSrcReg</a>())  <span class="comment">// sbase</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(OffsetReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>) <span class="comment">// soff</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)                         <span class="comment">// glc</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)                         <span class="comment">// dlc</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ae565d45627e1678a3e37bd6a016c561c">addMemOperand</a>(MMO);</div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span> </div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span>      <span class="keywordflow">if</span> (NumSubRegs &gt; 1 &amp;&amp; i == 0)</div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SuperReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span> </div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>    }</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span> </div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span>    <span class="keywordflow">if</span> (SpillToVGPR) {</div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span>      <a class="code hl_struct" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html">SIMachineFunctionInfo::SpilledReg</a> Spill = VGPRSpills[i];</div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span>      <span class="keyword">auto</span> MIB =</div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getMCOpcodeFromPseudo(AMDGPU::V_READLANE_B32),</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>                <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(Spill.<a class="code hl_variable" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a5fa18f4613005bbaf3e0889806fb7fe4">VGPR</a>)</div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Spill.<a class="code hl_variable" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a712453168212ed17dd05eab158dcaa17">Lane</a>);</div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span> </div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>      <span class="keywordflow">if</span> (NumSubRegs &gt; 1 &amp;&amp; i == 0)</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SuperReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span>      <span class="keywordflow">if</span> (OnlyToVGPR)</div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span> </div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span>      <span class="comment">// Restore SGPR from a stack slot.</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span>      <span class="comment">// FIXME: We should use S_LOAD_DWORD here for VI.</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span>      <span class="keywordtype">unsigned</span> TmpReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>      <span class="keywordtype">unsigned</span> Align = FrameInfo.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">getObjectAlignment</a>(Index);</div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span> </div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span>      <a class="code hl_struct" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> PtrInfo</div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span>        = <a class="code hl_function" href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">MachinePointerInfo::getFixedStack</a>(*MF, Index, EltSize * i);</div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span> </div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span>      <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(PtrInfo,</div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span>        <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a>, EltSize,</div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span>        <a class="code hl_function" href="namespacellvm.html#ab3b23d3c8c5c910df534a80ce9772495">MinAlign</a>(Align, EltSize * i));</div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span> </div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::SI_SPILL_V32_RESTORE), TmpReg)</div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a86a93dd8ddbce120d8c3101c16bc3cc6">addFrameIndex</a>(Index)                 <span class="comment">// vaddr</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">getScratchRSrcReg</a>())     <span class="comment">// srsrc</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>())  <span class="comment">// soffset</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(i * 4)                        <span class="comment">// offset</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ae565d45627e1678a3e37bd6a016c561c">addMemOperand</a>(MMO);</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span> </div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span>      <span class="keyword">auto</span> MIB =</div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::V_READFIRSTLANE_B32), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(TmpReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span> </div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>      <span class="keywordflow">if</span> (NumSubRegs &gt; 1)</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(0).getReg(), <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span>    }</div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span>  }</div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span> </div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span>  <span class="keywordflow">if</span> (M0CopyReg != AMDGPU::NoRegister) {</div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::COPY), AMDGPU::M0)</div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(M0CopyReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span>  }</div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span> </div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;eraseFromParent();</div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span>}</div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="comment"></span> </div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span><span class="comment">/// Special case of eliminateFrameIndex. Returns true if the SGPR was spilled to</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span><span class="comment">/// a VGPR and the stack slot can be safely eliminated when all other users are</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="comment">/// handled.</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ae51944404e187233ccfc3fc7cead7950"> 1112</a></span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae51944404e187233ccfc3fc7cead7950">SIRegisterInfo::eliminateSGPRToVGPRSpillFrameIndex</a>(</div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span>  <span class="keywordtype">int</span> FI,</div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span>  <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode()) {</div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S1024_SAVE:</div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S512_SAVE:</div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S256_SAVE:</div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S160_SAVE:</div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S128_SAVE:</div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S96_SAVE:</div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S64_SAVE:</div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S32_SAVE:</div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aaab3536ef16e7355e009790ee51a739d">spillSGPR</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, FI, RS, <span class="keyword">true</span>);</div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S1024_RESTORE:</div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S512_RESTORE:</div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S256_RESTORE:</div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S160_RESTORE:</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S128_RESTORE:</div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S96_RESTORE:</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S64_RESTORE:</div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S32_RESTORE:</div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ac4c69168a3bc75423463b8ef9057e4ed">restoreSGPR</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, FI, RS, <span class="keyword">true</span>);</div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;not an SGPR spill instruction&quot;</span>);</div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span>  }</div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span>}</div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span> </div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a45b8d8b2c16c95d360a6ee74d8227b5b"> 1140</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a45b8d8b2c16c95d360a6ee74d8227b5b">SIRegisterInfo::eliminateFrameIndex</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span>                                        <span class="keywordtype">int</span> SPAdj, <span class="keywordtype">unsigned</span> FIOperandNum,</div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span>                                        <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getParent()-&gt;getParent();</div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getParent();</div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>  <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>  <a class="code hl_class" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;FrameInfo = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">getFrameInfo</a>();</div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST =  MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.getInstrInfo();</div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span>  <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getDebugLoc();</div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span> </div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SPAdj == 0 &amp;&amp; <span class="stringliteral">&quot;unhandled SP adjustment in call sequence?&quot;</span>);</div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span> </div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;FIOp = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(FIOperandNum);</div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span>  <span class="keywordtype">int</span> Index = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(FIOperandNum).getIndex();</div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span> </div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> FrameReg = <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a317bd7480ba741300b70f6243d33ff1f">getFrameRegister</a>(*MF);</div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span> </div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode()) {</div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span>    <span class="comment">// SGPR register spill</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S1024_SAVE:</div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S512_SAVE:</div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S256_SAVE:</div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S160_SAVE:</div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S128_SAVE:</div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S96_SAVE:</div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S64_SAVE:</div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S32_SAVE: {</div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span>      <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aaab3536ef16e7355e009790ee51a739d">spillSGPR</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Index, RS);</div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span>    }</div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span> </div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span>    <span class="comment">// SGPR register restore</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S1024_RESTORE:</div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S512_RESTORE:</div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S256_RESTORE:</div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S160_RESTORE:</div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S128_RESTORE:</div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S96_RESTORE:</div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S64_RESTORE:</div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S32_RESTORE: {</div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span>      <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ac4c69168a3bc75423463b8ef9057e4ed">restoreSGPR</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Index, RS);</div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>    }</div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span> </div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span>    <span class="comment">// VGPR register spill</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V1024_SAVE:</div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V512_SAVE:</div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V256_SAVE:</div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V160_SAVE:</div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V128_SAVE:</div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V96_SAVE:</div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V64_SAVE:</div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V32_SAVE:</div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A1024_SAVE:</div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A512_SAVE:</div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A128_SAVE:</div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A64_SAVE:</div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A32_SAVE: {</div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *VData = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span>                                                         AMDGPU::OpName::vdata);</div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::soffset)-&gt;getReg() ==</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>             MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>());</div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span> </div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span>      buildSpillLoadStore(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::BUFFER_STORE_DWORD_OFFSET,</div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span>            Index,</div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span>            VData-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), VData-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>(),</div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span>            <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::srsrc)-&gt;getReg(),</div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span>            FrameReg,</div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span>            <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::offset)-&gt;getImm(),</div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span>            *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;memoperands_begin(),</div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span>            RS);</div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span>      MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#aa750847e3dbb44a3dbf3c143151b895e">addToSpilledVGPRs</a>(<a class="code hl_function" href="SIRegisterInfo_8cpp.html#a999c78fd2b7e94a4831025beed90e47d">getNumSubRegsForSpillOp</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode()));</div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;eraseFromParent();</div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span>    }</div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V32_RESTORE:</div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V64_RESTORE:</div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V96_RESTORE:</div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V128_RESTORE:</div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V160_RESTORE:</div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V256_RESTORE:</div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V512_RESTORE:</div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V1024_RESTORE:</div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A32_RESTORE:</div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A64_RESTORE:</div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A128_RESTORE:</div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A512_RESTORE:</div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A1024_RESTORE: {</div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *VData = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span>                                                         AMDGPU::OpName::vdata);</div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::soffset)-&gt;getReg() ==</div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span>             MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>());</div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span> </div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>      buildSpillLoadStore(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::BUFFER_LOAD_DWORD_OFFSET,</div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>            Index,</div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span>            VData-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), VData-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>(),</div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span>            <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::srsrc)-&gt;getReg(),</div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span>            FrameReg,</div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span>            <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::offset)-&gt;getImm(),</div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>            *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;memoperands_begin(),</div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>            RS);</div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;eraseFromParent();</div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>    }</div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span> </div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>    <span class="keywordflow">default</span>: {</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getDebugLoc();</div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span>      <span class="keywordtype">bool</span> IsMUBUF = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;isMUBUF(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span> </div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>      <span class="keywordflow">if</span> (!IsMUBUF &amp;&amp; !MFI-&gt;<a class="code hl_function" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>()) {</div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span>        <span class="comment">// Convert to an absolute stack address by finding the offset from the</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span>        <span class="comment">// scratch wave base and scaling by the wave size.</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span>        <span class="comment">//</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span>        <span class="comment">// In an entry function/kernel the offset is already the absolute</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span>        <span class="comment">// address relative to the frame register.</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span> </div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>        <span class="keywordtype">unsigned</span> DiffReg</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span>          = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_32_XM0RegClass);</div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span> </div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span>        <span class="keywordtype">bool</span> IsCopy = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode() == AMDGPU::V_MOV_B32_e32;</div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span>        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> ResultReg = IsCopy ?</div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span>          <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(0).getReg() :</div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>          <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span> </div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_SUB_U32), DiffReg)</div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(FrameReg)</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a2bf7b2bd509d4268cef9571b5dbd42db">getScratchWaveOffsetReg</a>());</div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span> </div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span>        int64_t Offset = FrameInfo.getObjectOffset(Index);</div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span>        <span class="keywordflow">if</span> (Offset == 0) {</div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span>          <span class="comment">// XXX - This never happens because of emergency scavenging slot at 0?</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span>          <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::V_LSHRREV_B32_e64), ResultReg)</div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_function" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(ST.getWavefrontSize()))</div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(DiffReg);</div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span>          <span class="keywordtype">unsigned</span> ScaledReg</div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span>            = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span> </div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span>          <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::V_LSHRREV_B32_e64), ScaledReg)</div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_function" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(ST.getWavefrontSize()))</div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(DiffReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span> </div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span>          <span class="comment">// TODO: Fold if use instruction is another add of a constant.</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span>          <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">AMDGPU::isInlinableLiteral32</a>(Offset, ST.hasInv2PiInlineImm())) {</div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span>            <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getAddNoCarry(*MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, ResultReg)</div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span>              .addImm(Offset)</div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span>              .addReg(ScaledReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span>              .addImm(0); <span class="comment">// clamp bit</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span>          } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span>            <span class="keywordtype">unsigned</span> ConstOffsetReg</div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span>              = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_32_XM0RegClass);</div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span> </div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span>            <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_MOV_B32), ConstOffsetReg)</div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Offset);</div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span>            <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getAddNoCarry(*MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, ResultReg)</div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span>              .addReg(ConstOffsetReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span>              .addReg(ScaledReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span>              .addImm(0); <span class="comment">// clamp bit</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span>          }</div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span>        }</div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span> </div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span>        <span class="comment">// Don&#39;t introduce an extra copy if we&#39;re just materializing in a mov.</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span>        <span class="keywordflow">if</span> (IsCopy)</div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span>          <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;eraseFromParent();</div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span>        <span class="keywordflow">else</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span>          FIOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a7db02b21d284294b8d9369803fe1c13b">ChangeToRegister</a>(ResultReg, <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">true</span>);</div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span>        <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span>      }</div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span> </div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span>      <span class="keywordflow">if</span> (IsMUBUF) {</div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span>        <span class="comment">// Disable offen so we don&#39;t need a 0 vgpr base.</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<span class="keyword">static_cast&lt;</span><span class="keywordtype">int</span><span class="keyword">&gt;</span>(FIOperandNum) ==</div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span>               <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode(),</div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span>                                          AMDGPU::OpName::vaddr));</div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span> </div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::soffset)-&gt;getReg() ==</div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span>               MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>());</div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span> </div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span>        <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::soffset)-&gt;setReg(FrameReg);</div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span> </div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span>        int64_t Offset = FrameInfo.getObjectOffset(Index);</div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span>        int64_t OldImm</div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span>          = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::offset)-&gt;getImm();</div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span>        int64_t NewOffset = OldImm + Offset;</div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span> </div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span>        <span class="keywordflow">if</span> (isUInt&lt;12&gt;(NewOffset) &amp;&amp;</div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span>            <a class="code hl_function" href="SIRegisterInfo_8cpp.html#a575a3964035faaaf311434fc45716486">buildMUBUFOffsetLoadStore</a>(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, FrameInfo, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Index, NewOffset)) {</div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span>          <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;eraseFromParent();</div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span>          <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span>        }</div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span>      }</div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span> </div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span>      <span class="comment">// If the offset is simply too big, don&#39;t convert to a scratch wave offset</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span>      <span class="comment">// relative index.</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span> </div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span>      int64_t Offset = FrameInfo.getObjectOffset(Index);</div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span>      FIOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">ChangeToImmediate</a>(Offset);</div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span>      <span class="keywordflow">if</span> (!<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;isImmOperandLegal(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, FIOperandNum, FIOp)) {</div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span>        <span class="keywordtype">unsigned</span> TmpReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::V_MOV_B32_e32), TmpReg)</div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Offset);</div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span>        FIOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a7db02b21d284294b8d9369803fe1c13b">ChangeToRegister</a>(TmpReg, <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">true</span>);</div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span>      }</div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span>    }</div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span>  }</div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span>}</div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span> </div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a09498f3a58cc6dc8555931b51a1fbc9f"> 1349</a></span><a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a09498f3a58cc6dc8555931b51a1fbc9f">SIRegisterInfo::getRegAsmName</a>(<span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = getMinimalPhysRegClass(Reg);</div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = getRegSizeInBits(*RC);</div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span>  <span class="keywordtype">unsigned</span> AltName = AMDGPU::NoRegAltName;</div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span> </div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>) {</div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span>  <span class="keywordflow">case</span> 32:   AltName = AMDGPU::Reg32; <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span>  <span class="keywordflow">case</span> 64:   AltName = AMDGPU::Reg64; <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span>  <span class="keywordflow">case</span> 96:   AltName = AMDGPU::Reg96; <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span>  <span class="keywordflow">case</span> 128:  AltName = AMDGPU::Reg128; <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span>  <span class="keywordflow">case</span> 160:  AltName = AMDGPU::Reg160; <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span>  <span class="keywordflow">case</span> 256:  AltName = AMDGPU::Reg256; <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span>  <span class="keywordflow">case</span> 512:  AltName = AMDGPU::Reg512; <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span>  <span class="keywordflow">case</span> 1024: AltName = AMDGPU::Reg1024; <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span>  }</div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUInstPrinter.html#a896a898129132faadda27343afdccdd8">AMDGPUInstPrinter::getRegisterName</a>(Reg, AltName);</div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span>}</div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span> </div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="comment">// FIXME: This is very slow. It might be worth creating a map from physreg to</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span><span class="comment">// register class.</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a0fa5e07ce7e37bd495efd81e227d405d"> 1369</a></span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a0fa5e07ce7e37bd495efd81e227d405d">SIRegisterInfo::getPhysRegClass</a>(<span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(Reg));</div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span> </div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span>  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<span class="keyword">const</span> BaseClasses[] = {</div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span>    &amp;AMDGPU::VGPR_32RegClass,</div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span>    &amp;AMDGPU::SReg_32RegClass,</div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span>    &amp;AMDGPU::AGPR_32RegClass,</div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span>    &amp;AMDGPU::VReg_64RegClass,</div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span>    &amp;AMDGPU::SReg_64RegClass,</div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span>    &amp;AMDGPU::AReg_64RegClass,</div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span>    &amp;AMDGPU::VReg_96RegClass,</div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span>    &amp;AMDGPU::SReg_96RegClass,</div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span>    &amp;AMDGPU::VReg_128RegClass,</div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span>    &amp;AMDGPU::SReg_128RegClass,</div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span>    &amp;AMDGPU::AReg_128RegClass,</div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span>    &amp;AMDGPU::VReg_160RegClass,</div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span>    &amp;AMDGPU::SReg_160RegClass,</div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span>    &amp;AMDGPU::VReg_256RegClass,</div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span>    &amp;AMDGPU::SReg_256RegClass,</div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span>    &amp;AMDGPU::VReg_512RegClass,</div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span>    &amp;AMDGPU::SReg_512RegClass,</div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span>    &amp;AMDGPU::AReg_512RegClass,</div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span>    &amp;AMDGPU::SReg_1024RegClass,</div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span>    &amp;AMDGPU::VReg_1024RegClass,</div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span>    &amp;AMDGPU::AReg_1024RegClass,</div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span>    &amp;AMDGPU::SCC_CLASSRegClass,</div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span>    &amp;AMDGPU::Pseudo_SReg_32RegClass,</div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span>    &amp;AMDGPU::Pseudo_SReg_128RegClass,</div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span>  };</div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span> </div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *BaseClass : BaseClasses) {</div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span>    <span class="keywordflow">if</span> (BaseClass-&gt;contains(Reg)) {</div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span>      <span class="keywordflow">return</span> BaseClass;</div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span>    }</div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span>  }</div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span>  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span>}</div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span> </div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span><span class="comment">// TODO: It might be helpful to have some target specific flags in</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span><span class="comment">// TargetRegisterClass to mark which classes are VGPRs to make this trivial.</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a2f4f39970717b400917c294dcf763077"> 1409</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2f4f39970717b400917c294dcf763077">SIRegisterInfo::hasVGPRs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = getRegSizeInBits(*RC);</div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> &lt; 32)</div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>) {</div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span>  <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span>    <span class="keywordflow">return</span> getCommonSubClass(&amp;AMDGPU::VGPR_32RegClass, RC) != <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span>  <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span>    <span class="keywordflow">return</span> getCommonSubClass(&amp;AMDGPU::VReg_64RegClass, RC) != <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span>  <span class="keywordflow">case</span> 96:</div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span>    <span class="keywordflow">return</span> getCommonSubClass(&amp;AMDGPU::VReg_96RegClass, RC) != <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span>  <span class="keywordflow">case</span> 128:</div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span>    <span class="keywordflow">return</span> getCommonSubClass(&amp;AMDGPU::VReg_128RegClass, RC) != <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span>  <span class="keywordflow">case</span> 160:</div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span>    <span class="keywordflow">return</span> getCommonSubClass(&amp;AMDGPU::VReg_160RegClass, RC) != <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span>  <span class="keywordflow">case</span> 256:</div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span>    <span class="keywordflow">return</span> getCommonSubClass(&amp;AMDGPU::VReg_256RegClass, RC) != <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span>  <span class="keywordflow">case</span> 512:</div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span>    <span class="keywordflow">return</span> getCommonSubClass(&amp;AMDGPU::VReg_512RegClass, RC) != <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span>  <span class="keywordflow">case</span> 1024:</div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span>    <span class="keywordflow">return</span> getCommonSubClass(&amp;AMDGPU::VReg_1024RegClass, RC) != <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid register class size&quot;</span>);</div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span>  }</div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span>}</div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span> </div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a585fbdaa5a8ad3831b20f2192da4323c"> 1435</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a585fbdaa5a8ad3831b20f2192da4323c">SIRegisterInfo::hasAGPRs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = getRegSizeInBits(*RC);</div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> &lt; 32)</div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>) {</div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span>  <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span>    <span class="keywordflow">return</span> getCommonSubClass(&amp;AMDGPU::AGPR_32RegClass, RC) != <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span>  <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span>    <span class="keywordflow">return</span> getCommonSubClass(&amp;AMDGPU::AReg_64RegClass, RC) != <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span>  <span class="keywordflow">case</span> 96:</div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span>  <span class="keywordflow">case</span> 128:</div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span>    <span class="keywordflow">return</span> getCommonSubClass(&amp;AMDGPU::AReg_128RegClass, RC) != <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span>  <span class="keywordflow">case</span> 160:</div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span>  <span class="keywordflow">case</span> 256:</div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span>  <span class="keywordflow">case</span> 512:</div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span>    <span class="keywordflow">return</span> getCommonSubClass(&amp;AMDGPU::AReg_512RegClass, RC) != <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span>  <span class="keywordflow">case</span> 1024:</div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span>    <span class="keywordflow">return</span> getCommonSubClass(&amp;AMDGPU::AReg_1024RegClass, RC) != <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid register class size&quot;</span>);</div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span>  }</div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span>}</div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span> </div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5"> 1460</a></span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">SIRegisterInfo::getEquivalentVGPRClass</a>(</div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SRC)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span>  <span class="keywordflow">switch</span> (getRegSizeInBits(*SRC)) {</div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span>  <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span>    <span class="keywordflow">return</span> &amp;AMDGPU::VGPR_32RegClass;</div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span>  <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span>    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_64RegClass;</div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span>  <span class="keywordflow">case</span> 96:</div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span>    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_96RegClass;</div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span>  <span class="keywordflow">case</span> 128:</div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span>    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_128RegClass;</div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span>  <span class="keywordflow">case</span> 160:</div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span>    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_160RegClass;</div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span>  <span class="keywordflow">case</span> 256:</div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span>    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_256RegClass;</div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span>  <span class="keywordflow">case</span> 512:</div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span>    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_512RegClass;</div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span>  <span class="keywordflow">case</span> 1024:</div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span>    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_1024RegClass;</div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid register class size&quot;</span>);</div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span>  }</div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span>}</div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span> </div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a7c0bb4b4e2204e019541b6cd98bd9792"> 1484</a></span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a7c0bb4b4e2204e019541b6cd98bd9792">SIRegisterInfo::getEquivalentAGPRClass</a>(</div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SRC)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span>  <span class="keywordflow">switch</span> (getRegSizeInBits(*SRC)) {</div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span>  <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AGPR_32RegClass;</div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span>  <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_64RegClass;</div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span>  <span class="keywordflow">case</span> 128:</div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_128RegClass;</div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span>  <span class="keywordflow">case</span> 512:</div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_512RegClass;</div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span>  <span class="keywordflow">case</span> 1024:</div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_1024RegClass;</div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid register class size&quot;</span>);</div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span>  }</div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span>}</div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span> </div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a981883145186bf6da58e5bd7f6476f30"> 1502</a></span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a981883145186bf6da58e5bd7f6476f30">SIRegisterInfo::getEquivalentSGPRClass</a>(</div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *VRC)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span>  <span class="keywordflow">switch</span> (getRegSizeInBits(*VRC)) {</div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span>  <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span>    <span class="keywordflow">return</span> &amp;AMDGPU::SGPR_32RegClass;</div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span>  <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span>    <span class="keywordflow">return</span> &amp;AMDGPU::SReg_64RegClass;</div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span>  <span class="keywordflow">case</span> 96:</div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span>    <span class="keywordflow">return</span> &amp;AMDGPU::SReg_96RegClass;</div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span>  <span class="keywordflow">case</span> 128:</div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span>    <span class="keywordflow">return</span> &amp;AMDGPU::SReg_128RegClass;</div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span>  <span class="keywordflow">case</span> 160:</div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span>    <span class="keywordflow">return</span> &amp;AMDGPU::SReg_160RegClass;</div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span>  <span class="keywordflow">case</span> 256:</div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span>    <span class="keywordflow">return</span> &amp;AMDGPU::SReg_256RegClass;</div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span>  <span class="keywordflow">case</span> 512:</div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span>    <span class="keywordflow">return</span> &amp;AMDGPU::SReg_512RegClass;</div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span>  <span class="keywordflow">case</span> 1024:</div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span>    <span class="keywordflow">return</span> &amp;AMDGPU::SReg_1024RegClass;</div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid register class size&quot;</span>);</div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span>  }</div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span>}</div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span> </div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#af4c798fe3098870ca930cf5f0be8e5d9"> 1526</a></span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af4c798fe3098870ca930cf5f0be8e5d9">SIRegisterInfo::getSubRegClass</a>(</div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span>                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <span class="keywordtype">unsigned</span> SubIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span>  <span class="keywordflow">if</span> (SubIdx == AMDGPU::NoSubRegister)</div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span>    <span class="keywordflow">return</span> RC;</div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span> </div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span>  <span class="comment">// We can assume that each lane corresponds to one 32-bit register.</span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span>  <span class="keywordtype">unsigned</span> Count = getSubRegIndexLaneMask(SubIdx).getNumLanes();</div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">isSGPRClass</a>(RC)) {</div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span>    <span class="keywordflow">switch</span> (Count) {</div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span>    <span class="keywordflow">case</span> 1:</div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span>      <span class="keywordflow">return</span> &amp;AMDGPU::SGPR_32RegClass;</div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span>    <span class="keywordflow">case</span> 2:</div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span>      <span class="keywordflow">return</span> &amp;AMDGPU::SReg_64RegClass;</div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span>    <span class="keywordflow">case</span> 3:</div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span>      <span class="keywordflow">return</span> &amp;AMDGPU::SReg_96RegClass;</div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span>    <span class="keywordflow">case</span> 4:</div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span>      <span class="keywordflow">return</span> &amp;AMDGPU::SReg_128RegClass;</div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span>    <span class="keywordflow">case</span> 5:</div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span>      <span class="keywordflow">return</span> &amp;AMDGPU::SReg_160RegClass;</div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span>    <span class="keywordflow">case</span> 8:</div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span>      <span class="keywordflow">return</span> &amp;AMDGPU::SReg_256RegClass;</div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span>    <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span>      <span class="keywordflow">return</span> &amp;AMDGPU::SReg_512RegClass;</div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span>    <span class="keywordflow">case</span> 32: <span class="comment">/* fall-through */</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span>      <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid sub-register class size&quot;</span>);</div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span>    }</div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a585fbdaa5a8ad3831b20f2192da4323c">hasAGPRs</a>(RC)) {</div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span>    <span class="keywordflow">switch</span> (Count) {</div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span>    <span class="keywordflow">case</span> 1:</div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span>      <span class="keywordflow">return</span> &amp;AMDGPU::AGPR_32RegClass;</div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span>    <span class="keywordflow">case</span> 2:</div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span>      <span class="keywordflow">return</span> &amp;AMDGPU::AReg_64RegClass;</div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span>    <span class="keywordflow">case</span> 4:</div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span>      <span class="keywordflow">return</span> &amp;AMDGPU::AReg_128RegClass;</div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span>    <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span>      <span class="keywordflow">return</span> &amp;AMDGPU::AReg_512RegClass;</div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span>    <span class="keywordflow">case</span> 32: <span class="comment">/* fall-through */</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span>      <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid sub-register class size&quot;</span>);</div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span>    }</div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span>    <span class="keywordflow">switch</span> (Count) {</div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span>    <span class="keywordflow">case</span> 1:</div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span>      <span class="keywordflow">return</span> &amp;AMDGPU::VGPR_32RegClass;</div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span>    <span class="keywordflow">case</span> 2:</div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span>      <span class="keywordflow">return</span> &amp;AMDGPU::VReg_64RegClass;</div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span>    <span class="keywordflow">case</span> 3:</div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span>      <span class="keywordflow">return</span> &amp;AMDGPU::VReg_96RegClass;</div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span>    <span class="keywordflow">case</span> 4:</div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span>      <span class="keywordflow">return</span> &amp;AMDGPU::VReg_128RegClass;</div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span>    <span class="keywordflow">case</span> 5:</div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span>      <span class="keywordflow">return</span> &amp;AMDGPU::VReg_160RegClass;</div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span>    <span class="keywordflow">case</span> 8:</div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span>      <span class="keywordflow">return</span> &amp;AMDGPU::VReg_256RegClass;</div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span>    <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span>      <span class="keywordflow">return</span> &amp;AMDGPU::VReg_512RegClass;</div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span>    <span class="keywordflow">case</span> 32: <span class="comment">/* fall-through */</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span>      <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid sub-register class size&quot;</span>);</div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span>    }</div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span>  }</div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span>}</div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span> </div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a891021470cc8979b7dfcc936fad1cd44"> 1590</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a891021470cc8979b7dfcc936fad1cd44">SIRegisterInfo::shouldRewriteCopySrc</a>(</div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DefRC,</div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span>  <span class="keywordtype">unsigned</span> DefSubReg,</div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC,</div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span>  <span class="keywordtype">unsigned</span> SrcSubReg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span>  <span class="comment">// We want to prefer the smallest register class possible, so we don&#39;t want to</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span>  <span class="comment">// stop and rewrite on anything that looks like a subregister</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span>  <span class="comment">// extract. Operations mostly don&#39;t care about the super register class, so we</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span>  <span class="comment">// only want to stop on the most basic of copies between the same register</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span>  <span class="comment">// class.</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span>  <span class="comment">//</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span>  <span class="comment">// e.g. if we have something like</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span>  <span class="comment">// %0 = ...</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span>  <span class="comment">// %1 = ...</span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span>  <span class="comment">// %2 = REG_SEQUENCE %0, sub0, %1, sub1, %2, sub2</span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span>  <span class="comment">// %3 = COPY %2, sub0</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span>  <span class="comment">//</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span>  <span class="comment">// We want to look through the COPY to find:</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span>  <span class="comment">//  =&gt; %3 = COPY %0</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span> </div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span>  <span class="comment">// Plain copy.</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span>  <span class="keywordflow">return</span> getCommonSubClass(DefRC, SrcRC) != <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span>}</div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span><span class="comment"></span> </div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span><span class="comment">/// Returns a register that is not used at any point in the function.</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span><span class="comment">///        If all registers are used, then this function will return</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span><span class="comment"></span><span class="comment">//         AMDGPU::NoRegister.</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><span class="keywordtype">unsigned</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a790015606226fba9a383789f5d615b03"> 1618</a></span><a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a790015606226fba9a383789f5d615b03">SIRegisterInfo::findUnusedRegister</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span>                                   <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span>                                   <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span> </div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Reg : *RC)</div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.isAllocatable(Reg) &amp;&amp; !<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.isPhysRegUsed(Reg))</div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span>      <span class="keywordflow">return</span> Reg;</div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span>  <span class="keywordflow">return</span> AMDGPU::NoRegister;</div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span>}</div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span> </div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6"> 1628</a></span><a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int16_t&gt;</a> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">SIRegisterInfo::getRegSplitParts</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span>                                                   <span class="keywordtype">unsigned</span> EltSize)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span>  <span class="keywordflow">if</span> (EltSize == 4) {</div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span>    <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_31[] = {</div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span>      AMDGPU::sub0, AMDGPU::sub1, AMDGPU::sub2, AMDGPU::sub3,</div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span>      AMDGPU::sub4, AMDGPU::sub5, AMDGPU::sub6, AMDGPU::sub7,</div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span>      AMDGPU::sub8, AMDGPU::sub9, AMDGPU::sub10, AMDGPU::sub11,</div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span>      AMDGPU::sub12, AMDGPU::sub13, AMDGPU::sub14, AMDGPU::sub15,</div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span>      AMDGPU::sub16, AMDGPU::sub17, AMDGPU::sub18, AMDGPU::sub19,</div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span>      AMDGPU::sub20, AMDGPU::sub21, AMDGPU::sub22, AMDGPU::sub23,</div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span>      AMDGPU::sub24, AMDGPU::sub25, AMDGPU::sub26, AMDGPU::sub27,</div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span>      AMDGPU::sub28, AMDGPU::sub29, AMDGPU::sub30, AMDGPU::sub31,</div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span>    };</div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span> </div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span>    <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_15[] = {</div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span>      AMDGPU::sub0, AMDGPU::sub1, AMDGPU::sub2, AMDGPU::sub3,</div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span>      AMDGPU::sub4, AMDGPU::sub5, AMDGPU::sub6, AMDGPU::sub7,</div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span>      AMDGPU::sub8, AMDGPU::sub9, AMDGPU::sub10, AMDGPU::sub11,</div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span>      AMDGPU::sub12, AMDGPU::sub13, AMDGPU::sub14, AMDGPU::sub15,</div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span>    };</div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span> </div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span>    <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_7[] = {</div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span>      AMDGPU::sub0, AMDGPU::sub1, AMDGPU::sub2, AMDGPU::sub3,</div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span>      AMDGPU::sub4, AMDGPU::sub5, AMDGPU::sub6, AMDGPU::sub7,</div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span>    };</div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span> </div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span>    <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_4[] = {</div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span>      AMDGPU::sub0, AMDGPU::sub1, AMDGPU::sub2, AMDGPU::sub3, AMDGPU::sub4,</div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span>    };</div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span> </div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span>    <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_3[] = {</div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span>      AMDGPU::sub0, AMDGPU::sub1, AMDGPU::sub2, AMDGPU::sub3,</div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span>    };</div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span> </div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span>    <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_2[] = {</div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span>      AMDGPU::sub0, AMDGPU::sub1, AMDGPU::sub2,</div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span>    };</div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span> </div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span>    <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_1[] = {</div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span>      AMDGPU::sub0, AMDGPU::sub1,</div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span>    };</div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span> </div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span>    <span class="keywordflow">switch</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">AMDGPU::getRegBitWidth</a>(*RC-&gt;<a class="code hl_variable" href="classllvm_1_1TargetRegisterClass.html#ab67affb87d0ac718bdda5ebe40a7327d">MC</a>)) {</div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span>    <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span>      <span class="keywordflow">return</span> {};</div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span>    <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(Sub0_1);</div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span>    <span class="keywordflow">case</span> 96:</div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(Sub0_2);</div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span>    <span class="keywordflow">case</span> 128:</div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(Sub0_3);</div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span>    <span class="keywordflow">case</span> 160:</div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(Sub0_4);</div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span>    <span class="keywordflow">case</span> 256:</div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(Sub0_7);</div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span>    <span class="keywordflow">case</span> 512:</div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(Sub0_15);</div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span>    <span class="keywordflow">case</span> 1024:</div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(Sub0_31);</div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span>      <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled register size&quot;</span>);</div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span>    }</div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span>  }</div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span> </div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span>  <span class="keywordflow">if</span> (EltSize == 8) {</div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span>    <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_31_64[] = {</div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span>      AMDGPU::sub0_sub1, AMDGPU::sub2_sub3,</div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span>      AMDGPU::sub4_sub5, AMDGPU::sub6_sub7,</div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span>      AMDGPU::sub8_sub9, AMDGPU::sub10_sub11,</div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span>      AMDGPU::sub12_sub13, AMDGPU::sub14_sub15,</div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span>      AMDGPU::sub16_sub17, AMDGPU::sub18_sub19,</div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span>      AMDGPU::sub20_sub21, AMDGPU::sub22_sub23,</div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span>      AMDGPU::sub24_sub25, AMDGPU::sub26_sub27,</div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span>      AMDGPU::sub28_sub29, AMDGPU::sub30_sub31</div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span>    };</div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span> </div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span>    <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_15_64[] = {</div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span>      AMDGPU::sub0_sub1, AMDGPU::sub2_sub3,</div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span>      AMDGPU::sub4_sub5, AMDGPU::sub6_sub7,</div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span>      AMDGPU::sub8_sub9, AMDGPU::sub10_sub11,</div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span>      AMDGPU::sub12_sub13, AMDGPU::sub14_sub15</div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span>    };</div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span> </div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span>    <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_7_64[] = {</div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span>      AMDGPU::sub0_sub1, AMDGPU::sub2_sub3,</div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span>      AMDGPU::sub4_sub5, AMDGPU::sub6_sub7</div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span>    };</div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span> </div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span> </div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span>    <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_3_64[] = {</div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span>      AMDGPU::sub0_sub1, AMDGPU::sub2_sub3</div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span>    };</div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span> </div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span>    <span class="keywordflow">switch</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">AMDGPU::getRegBitWidth</a>(*RC-&gt;<a class="code hl_variable" href="classllvm_1_1TargetRegisterClass.html#ab67affb87d0ac718bdda5ebe40a7327d">MC</a>)) {</div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span>    <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span>      <span class="keywordflow">return</span> {};</div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span>    <span class="keywordflow">case</span> 128:</div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(Sub0_3_64);</div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span>    <span class="keywordflow">case</span> 256:</div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(Sub0_7_64);</div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span>    <span class="keywordflow">case</span> 512:</div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(Sub0_15_64);</div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span>    <span class="keywordflow">case</span> 1024:</div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(Sub0_31_64);</div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span>      <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled register size&quot;</span>);</div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span>    }</div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span>  }</div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span> </div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span>  <span class="keywordflow">if</span> (EltSize == 16) {</div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span> </div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span>    <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_31_128[] = {</div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span>      AMDGPU::sub0_sub1_sub2_sub3,</div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span>      AMDGPU::sub4_sub5_sub6_sub7,</div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span>      AMDGPU::sub8_sub9_sub10_sub11,</div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span>      AMDGPU::sub12_sub13_sub14_sub15,</div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span>      AMDGPU::sub16_sub17_sub18_sub19,</div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span>      AMDGPU::sub20_sub21_sub22_sub23,</div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span>      AMDGPU::sub24_sub25_sub26_sub27,</div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span>      AMDGPU::sub28_sub29_sub30_sub31</div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span>    };</div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span> </div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span>    <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_15_128[] = {</div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span>      AMDGPU::sub0_sub1_sub2_sub3,</div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span>      AMDGPU::sub4_sub5_sub6_sub7,</div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span>      AMDGPU::sub8_sub9_sub10_sub11,</div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span>      AMDGPU::sub12_sub13_sub14_sub15</div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span>    };</div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span> </div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span>    <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_7_128[] = {</div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span>      AMDGPU::sub0_sub1_sub2_sub3,</div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span>      AMDGPU::sub4_sub5_sub6_sub7</div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span>    };</div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span> </div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span>    <span class="keywordflow">switch</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">AMDGPU::getRegBitWidth</a>(*RC-&gt;<a class="code hl_variable" href="classllvm_1_1TargetRegisterClass.html#ab67affb87d0ac718bdda5ebe40a7327d">MC</a>)) {</div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span>    <span class="keywordflow">case</span> 128:</div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span>      <span class="keywordflow">return</span> {};</div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span>    <span class="keywordflow">case</span> 256:</div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(Sub0_7_128);</div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span>    <span class="keywordflow">case</span> 512:</div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(Sub0_15_128);</div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span>    <span class="keywordflow">case</span> 1024:</div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(Sub0_31_128);</div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span>      <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled register size&quot;</span>);</div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span>    }</div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span>  }</div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span> </div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(EltSize == 32 &amp;&amp; <span class="stringliteral">&quot;unhandled elt size&quot;</span>);</div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span> </div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span>  <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_31_256[] = {</div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span>    AMDGPU::sub0_sub1_sub2_sub3_sub4_sub5_sub6_sub7,</div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span>    AMDGPU::sub8_sub9_sub10_sub11_sub12_sub13_sub14_sub15,</div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span>    AMDGPU::sub16_sub17_sub18_sub19_sub20_sub21_sub22_sub23,</div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span>    AMDGPU::sub24_sub25_sub26_sub27_sub28_sub29_sub30_sub31</div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span>  };</div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span> </div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span>  <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_15_256[] = {</div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span>    AMDGPU::sub0_sub1_sub2_sub3_sub4_sub5_sub6_sub7,</div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span>    AMDGPU::sub8_sub9_sub10_sub11_sub12_sub13_sub14_sub15</div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span>  };</div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span> </div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span>  <span class="keywordflow">switch</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">AMDGPU::getRegBitWidth</a>(*RC-&gt;<a class="code hl_variable" href="classllvm_1_1TargetRegisterClass.html#ab67affb87d0ac718bdda5ebe40a7327d">MC</a>)) {</div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span>  <span class="keywordflow">case</span> 256:</div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span>    <span class="keywordflow">return</span> {};</div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span>  <span class="keywordflow">case</span> 512:</div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"> 1794</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(Sub0_15_256);</div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"> 1795</span>  <span class="keywordflow">case</span> 1024:</div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"> 1796</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(Sub0_31_256);</div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled register size&quot;</span>);</div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span>  }</div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span>}</div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span> </div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>*</div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a24ef14454eac4654a32170729e897ff0"> 1803</a></span><a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a24ef14454eac4654a32170729e897ff0">SIRegisterInfo::getRegClassForReg</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span>                                  <span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(Reg))</div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span>    <span class="keywordflow">return</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(Reg);</div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span> </div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a0fa5e07ce7e37bd495efd81e227d405d">getPhysRegClass</a>(Reg);</div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span>}</div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span> </div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a9a129e8a7d22c988e707c29beb8dbadd"> 1811</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a9a129e8a7d22c988e707c29beb8dbadd">SIRegisterInfo::isVGPR</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span>                            <span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * RC = <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a24ef14454eac4654a32170729e897ff0">getRegClassForReg</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Reg);</div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RC &amp;&amp; <span class="stringliteral">&quot;Register class for the reg not found&quot;</span>);</div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2f4f39970717b400917c294dcf763077">hasVGPRs</a>(RC);</div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span>}</div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span> </div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#abdf5d3d4d9caed5da3da6f958b942443"> 1818</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#abdf5d3d4d9caed5da3da6f958b942443">SIRegisterInfo::isAGPR</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span>                            <span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * RC = <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a24ef14454eac4654a32170729e897ff0">getRegClassForReg</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Reg);</div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RC &amp;&amp; <span class="stringliteral">&quot;Register class for the reg not found&quot;</span>);</div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a585fbdaa5a8ad3831b20f2192da4323c">hasAGPRs</a>(RC);</div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span>}</div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span> </div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#abce857be755106a0d747fa67ac782857"> 1825</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#abce857be755106a0d747fa67ac782857">SIRegisterInfo::shouldCoalesce</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC,</div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span>                                    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>,</div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC,</div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span>                                    <span class="keywordtype">unsigned</span> DstSubReg,</div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewRC,</div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span>                                    <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;LIS)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span>  <span class="keywordtype">unsigned</span> SrcSize = getRegSizeInBits(*SrcRC);</div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span>  <span class="keywordtype">unsigned</span> DstSize = getRegSizeInBits(*DstRC);</div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span>  <span class="keywordtype">unsigned</span> NewSize = getRegSizeInBits(*NewRC);</div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span> </div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span>  <span class="comment">// Do not increase size of registers beyond dword, we would need to allocate</span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span>  <span class="comment">// adjacent registers and constraint regalloc more than needed.</span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span> </div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span>  <span class="comment">// Always allow dword coalescing.</span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span>  <span class="keywordflow">if</span> (SrcSize &lt;= 32 || DstSize &lt;= 32)</div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span> </div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span>  <span class="keywordflow">return</span> NewSize &lt;= DstSize || NewSize &lt;= SrcSize;</div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span>}</div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span> </div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aa7dbd22ec4e0cc058f8290a8b98cacc6"> 1846</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aa7dbd22ec4e0cc058f8290a8b98cacc6">SIRegisterInfo::getRegPressureLimit</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span>                                             <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span> </div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span> </div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span>  <span class="keywordtype">unsigned</span> Occupancy = ST.getOccupancyWithLocalMemSize(MFI-&gt;getLDSSize(),</div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span>                                                       MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a7bbd043f57d1d0ab11080103d057e662">getFunction</a>());</div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span>  <span class="keywordflow">switch</span> (RC-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>()) {</div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a7938dc6576340843feb9dfe6f48260e6">AMDGPURegisterInfo::getRegPressureLimit</a>(RC, MF);</div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span>  <span class="keywordflow">case</span> AMDGPU::VGPR_32RegClassID:</div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span>    <span class="keywordflow">return</span> std::min(ST.getMaxNumVGPRs(Occupancy), ST.getMaxNumVGPRs(MF));</div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span>  <span class="keywordflow">case</span> AMDGPU::SGPR_32RegClassID:</div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span>    <span class="keywordflow">return</span> std::min(ST.getMaxNumSGPRs(Occupancy, <span class="keyword">true</span>), ST.getMaxNumSGPRs(MF));</div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span>  }</div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span>}</div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span> </div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aad176a9433aea8ba75bcf6413209240d"> 1864</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aad176a9433aea8ba75bcf6413209240d">SIRegisterInfo::getRegPressureSetLimit</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span>                                                <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> == <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a6a4f4908502fda78686f25c25ef6a525">getVGPRPressureSet</a>() || <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> == <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a8751d7c078fe75fdacad2107679e8732">getAGPRPressureSet</a>())</div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aa7dbd22ec4e0cc058f8290a8b98cacc6">getRegPressureLimit</a>(&amp;AMDGPU::VGPR_32RegClass,</div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span>                               <span class="keyword">const_cast&lt;</span><a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;<span class="keyword">&gt;</span>(MF));</div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span> </div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> == <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a0b5fae2a4d745347222b765f0cd5d987">getSGPRPressureSet</a>())</div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aa7dbd22ec4e0cc058f8290a8b98cacc6">getRegPressureLimit</a>(&amp;AMDGPU::SGPR_32RegClass,</div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span>                               <span class="keyword">const_cast&lt;</span><a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;<span class="keyword">&gt;</span>(MF));</div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span> </div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterClassInfo.html#a745944b38e5f66edd43f8759c05cb017">AMDGPURegisterInfo::getRegPressureSetLimit</a>(MF, <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>);</div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span>}</div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span> </div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#afc03c7ece1270aa0066e484af24eb28f"> 1877</a></span><span class="keyword">const</span> <span class="keywordtype">int</span> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#afc03c7ece1270aa0066e484af24eb28f">SIRegisterInfo::getRegUnitPressureSets</a>(<span class="keywordtype">unsigned</span> RegUnit)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span>  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code hl_enumvalue" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ace2c8aed9c2fa0cfbed56cbda4d8bf07">Empty</a>[] = { -1 };</div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span> </div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span>  <span class="keywordflow">if</span> (hasRegUnit(AMDGPU::M0, RegUnit))</div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ace2c8aed9c2fa0cfbed56cbda4d8bf07">Empty</a>;</div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a3e33f515d9d731525f0fec52122fcd8c">AMDGPURegisterInfo::getRegUnitPressureSets</a>(RegUnit);</div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span>}</div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span> </div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a1509d958f5ec2cd7eb93e0ee89d1537f"> 1885</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a1509d958f5ec2cd7eb93e0ee89d1537f">SIRegisterInfo::getReturnAddressReg</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"> 1886</span>  <span class="comment">// Not a callee saved register.</span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span>  <span class="keywordflow">return</span> AMDGPU::SGPR30_SGPR31;</div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"> 1888</span>}</div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"> 1889</span> </div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a905ab9a0629b7a9e2e6191462cdddfd7"> 1891</a></span><a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a905ab9a0629b7a9e2e6191462cdddfd7">SIRegisterInfo::getRegClassForSizeOnBank</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>,</div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RB,</div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>) {</div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span>  <span class="keywordflow">case</span> 1: {</div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span>    <span class="keywordflow">switch</span> (RB.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>()) {</div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span>    <span class="keywordflow">case</span> AMDGPU::VGPRRegBankID:</div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span>      <span class="keywordflow">return</span> &amp;AMDGPU::VGPR_32RegClass;</div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span>    <span class="keywordflow">case</span> AMDGPU::VCCRegBankID:</div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span>      <span class="keywordflow">return</span> isWave32 ?</div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span>        &amp;AMDGPU::SReg_32_XM0_XEXECRegClass : &amp;AMDGPU::SReg_64_XEXECRegClass;</div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span>    <span class="keywordflow">case</span> AMDGPU::SGPRRegBankID:</div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span>      <span class="keywordflow">return</span> &amp;AMDGPU::SReg_32_XM0RegClass;</div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span>    <span class="keywordflow">case</span> AMDGPU::SCCRegBankID:</div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span>      <span class="comment">// This needs to return an allocatable class, so don&#39;t bother returning</span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span>      <span class="comment">// the dummy SCC class.</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span>      <span class="keywordflow">return</span> &amp;AMDGPU::SReg_32_XM0RegClass;</div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span>      <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unknown register bank&quot;</span>);</div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span>    }</div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span>  }</div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span>  <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span>    <span class="keywordflow">return</span> RB.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VGPRRegBankID ? &amp;AMDGPU::VGPR_32RegClass :</div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span>                                                 &amp;AMDGPU::SReg_32_XM0RegClass;</div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span>  <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span>    <span class="keywordflow">return</span> RB.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VGPRRegBankID ? &amp;AMDGPU::VReg_64RegClass :</div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span>                                                 &amp;AMDGPU::SReg_64_XEXECRegClass;</div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span>  <span class="keywordflow">case</span> 96:</div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span>    <span class="keywordflow">return</span> RB.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VGPRRegBankID ? &amp;AMDGPU::VReg_96RegClass :</div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span>                                                 &amp;AMDGPU::SReg_96RegClass;</div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span>  <span class="keywordflow">case</span> 128:</div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span>    <span class="keywordflow">return</span> RB.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VGPRRegBankID ? &amp;AMDGPU::VReg_128RegClass :</div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span>                                                 &amp;AMDGPU::SReg_128RegClass;</div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span>  <span class="keywordflow">case</span> 160:</div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span>    <span class="keywordflow">return</span> RB.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VGPRRegBankID ? &amp;AMDGPU::VReg_160RegClass :</div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span>                                                 &amp;AMDGPU::SReg_160RegClass;</div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span>  <span class="keywordflow">case</span> 256:</div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span>    <span class="keywordflow">return</span> RB.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VGPRRegBankID ? &amp;AMDGPU::VReg_256RegClass :</div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span>                                                 &amp;AMDGPU::SReg_256RegClass;</div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span>  <span class="keywordflow">case</span> 512:</div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span>    <span class="keywordflow">return</span> RB.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VGPRRegBankID ? &amp;AMDGPU::VReg_512RegClass :</div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span>                                                 &amp;AMDGPU::SReg_512RegClass;</div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> &lt; 32)</div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span>      <span class="keywordflow">return</span> RB.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VGPRRegBankID ? &amp;AMDGPU::VGPR_32RegClass :</div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span>                                                   &amp;AMDGPU::SReg_32_XM0RegClass;</div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span>  }</div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span>}</div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span> </div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546"> 1942</a></span><a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">SIRegisterInfo::getConstrainedRegClassForOperand</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO,</div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span>  <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *RB = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegBankOrNull(MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a8bebeaaa44e5522df8b680612d239980">getRegClassForTypeOnBank</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()), *RB, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span>  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span>}</div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span> </div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ab4c5b0703011de771253a0a29f38fb41"> 1949</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ab4c5b0703011de771253a0a29f38fb41">SIRegisterInfo::getVCC</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span>  <span class="keywordflow">return</span> isWave32 ? AMDGPU::VCC_LO : AMDGPU::VCC;</div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span>}</div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span> </div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936"> 1954</a></span><a class="code hl_function" href="classllvm_1_1DstOp.html#aae9af24b12caa2fa81fd3e50626a82a2">SIRegisterInfo::getRegClass</a>(<span class="keywordtype">unsigned</span> RCID)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span>  <span class="keywordflow">switch</span> ((<span class="keywordtype">int</span>)RCID) {</div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span>  <span class="keywordflow">case</span> AMDGPU::SReg_1RegClassID:</div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ac3849d39b02d4071b4fca54e2c7f49c7">getBoolRC</a>();</div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span>  <span class="keywordflow">case</span> AMDGPU::SReg_1_XEXECRegClassID:</div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span>    <span class="keywordflow">return</span> isWave32 ? &amp;AMDGPU::SReg_32_XM0_XEXECRegClass</div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span>      : &amp;AMDGPU::SReg_64_XEXECRegClass;</div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span>  <span class="keywordflow">case</span> -1:</div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1DstOp.html#aae9af24b12caa2fa81fd3e50626a82a2">AMDGPURegisterInfo::getRegClass</a>(RCID);</div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span>  }</div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span>}</div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span> </div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span><span class="comment">// Find reaching register definition</span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a3c41587ea100242ed1b4c718803b3f25"> 1969</a></span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a3c41587ea100242ed1b4c718803b3f25">SIRegisterInfo::findReachingDef</a>(<span class="keywordtype">unsigned</span> Reg, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>,</div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span>                                              <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1Use.html">Use</a>,</div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span>                                              <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span>                                              <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span>  <span class="keyword">auto</span> &amp;MDT = LIS-&gt;<a class="code hl_function" href="classllvm_1_1Pass.html#a4863e5e463fb79955269fbf7fbf52b80">getAnalysis</a>&lt;<a class="code hl_class" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a>&gt;();</div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span>  <a class="code hl_class" href="classllvm_1_1SlotIndex.html">SlotIndex</a> UseIdx = LIS-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#a6f3043b29023d270fc4bc5062dff7cee">getInstructionIndex</a>(<a class="code hl_class" href="classllvm_1_1Use.html">Use</a>);</div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span>  <a class="code hl_class" href="classllvm_1_1SlotIndex.html">SlotIndex</a> DefIdx;</div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span> </div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(Reg)) {</div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"> 1978</span>    <span class="keywordflow">if</span> (!LIS-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#ace6a65d100f323bd6ba71778f3ac9eec">hasInterval</a>(Reg))</div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span>      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span>    <a class="code hl_class" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;LI = LIS-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#accdf9371b177980ec279e7eea7f6fb45">getInterval</a>(Reg);</div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span>    <a class="code hl_struct" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> SubLanes = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> ? getSubRegIndexLaneMask(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span>                                  : <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getMaxLaneMaskForVReg(Reg);</div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span>    <a class="code hl_class" href="classllvm_1_1VNInfo.html">VNInfo</a> *V = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span>    <span class="keywordflow">if</span> (LI.<a class="code hl_function" href="classllvm_1_1LiveInterval.html#a1c198291d6ee66150b76633cda8a1749">hasSubRanges</a>()) {</div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span>      <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;S : LI.<a class="code hl_function" href="classllvm_1_1LiveInterval.html#a9545a896d571165e9f43cf4b29a6d072">subranges</a>()) {</div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span>        <span class="keywordflow">if</span> ((S.LaneMask &amp; SubLanes) == SubLanes) {</div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span>          V = S.getVNInfoAt(UseIdx);</div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span>        }</div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span>      }</div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span>      V = LI.<a class="code hl_function" href="classllvm_1_1LiveRange.html#afe7daa73e4cee4edb9f137a8008dfb73">getVNInfoAt</a>(UseIdx);</div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span>    }</div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span>    <span class="keywordflow">if</span> (!V)</div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span>      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span>    DefIdx = V-&gt;<a class="code hl_variable" href="classllvm_1_1VNInfo.html#ae623a0f1ab59da851f2ebf1674d1fddb">def</a>;</div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span>    <span class="comment">// Find last def.</span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span>    <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> Units(Reg, <span class="keyword">this</span>); Units.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++Units) {</div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span>      <a class="code hl_class" href="classllvm_1_1LiveRange.html">LiveRange</a> &amp;LR = LIS-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#a7b2ec2588cc48710e468563a0e71d24a">getRegUnit</a>(*Units);</div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1VNInfo.html">VNInfo</a> *V = LR.<a class="code hl_function" href="classllvm_1_1LiveRange.html#afe7daa73e4cee4edb9f137a8008dfb73">getVNInfoAt</a>(UseIdx)) {</div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span>        <span class="keywordflow">if</span> (!DefIdx.<a class="code hl_function" href="classllvm_1_1SlotIndex.html#a5bcdd85778add4287db384472cde8acd">isValid</a>() ||</div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span>            MDT.dominates(LIS-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#a1882fe2a570964e4c6abb0eac322beab">getInstructionFromIndex</a>(DefIdx),</div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span>                          LIS-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#a1882fe2a570964e4c6abb0eac322beab">getInstructionFromIndex</a>(V-&gt;def)))</div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span>          DefIdx = V-&gt;def;</div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span>        <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span>      }</div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span>    }</div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span>  }</div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span> </div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Def = LIS-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#a1882fe2a570964e4c6abb0eac322beab">getInstructionFromIndex</a>(DefIdx);</div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span> </div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span>  <span class="keywordflow">if</span> (!Def || !MDT.dominates(Def, &amp;<a class="code hl_class" href="classllvm_1_1Use.html">Use</a>))</div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span> </div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Def-&gt;modifiesRegister(Reg, <span class="keyword">this</span>));</div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span> </div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span>  <span class="keywordflow">return</span> Def;</div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span>}</div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAMDGPUInstPrinter_8h_html"><div class="ttname"><a href="AMDGPUInstPrinter_8h.html">AMDGPUInstPrinter.h</a></div></div>
<div class="ttc" id="aAMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div><div class="ttdoc">Provides AMDGPU specific target descriptions.</div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8h_html"><div class="ttname"><a href="AMDGPURegisterBankInfo_8h.html">AMDGPURegisterBankInfo.h</a></div><div class="ttdoc">This file declares the targeting of the RegisterBankInfo class for AMDGPU.</div></div>
<div class="ttc" id="aAMDGPUSubtarget_8h_html"><div class="ttname"><a href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a></div><div class="ttdoc">AMDGPU specific subclass of TargetSubtarget.</div></div>
<div class="ttc" id="aCSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00021">CSEInfo.cpp:21</a></div></div>
<div class="ttc" id="aDeadArgumentElimination_8cpp_html_a39a491a969849f634027f20be70a5c57"><div class="ttname"><a href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a></div><div class="ttdeci">Returns the sub type a function will return at a given Idx Should correspond to the result type of an ExtractValue instruction executed with just that one unsigned Idx</div><div class="ttdef"><b>Definition:</b> <a href="DeadArgumentElimination_8cpp_source.html#l00342">DeadArgumentElimination.cpp:342</a></div></div>
<div class="ttc" id="aFunction_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00091">IRTranslator.cpp:91</a></div></div>
<div class="ttc" id="aLLVMContext_8h_html"><div class="ttname"><a href="LLVMContext_8h.html">LLVMContext.h</a></div></div>
<div class="ttc" id="aLiveIntervals_8h_html"><div class="ttname"><a href="LiveIntervals_8h.html">LiveIntervals.h</a></div></div>
<div class="ttc" id="aMachineDominators_8h_html"><div class="ttname"><a href="MachineDominators_8h.html">MachineDominators.h</a></div></div>
<div class="ttc" id="aMachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="aMachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l00978">MachineSink.cpp:978</a></div></div>
<div class="ttc" id="aProfile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="aRegisterScavenging_8h_html"><div class="ttname"><a href="RegisterScavenging_8h.html">RegisterScavenging.h</a></div><div class="ttdoc">This file declares the machine register scavenger class.</div></div>
<div class="ttc" id="aSIInstrInfo_8h_html"><div class="ttname"><a href="SIInstrInfo_8h.html">SIInstrInfo.h</a></div><div class="ttdoc">Interface definition for SIInstrInfo.</div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aSIMachineFunctionInfo_8h_html"><div class="ttname"><a href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_a06d7628190ef86d42b03dc9cc8fd4896"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a06d7628190ef86d42b03dc9cc8fd4896">findPrivateSegmentWaveByteOffsetRegIndex</a></div><div class="ttdeci">static unsigned findPrivateSegmentWaveByteOffsetRegIndex(unsigned RegCount)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00128">SIRegisterInfo.cpp:128</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_a1b7c6975bb7f437e52ae872a6d669e2b"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a1b7c6975bb7f437e52ae872a6d669e2b">hasPressureSet</a></div><div class="ttdeci">static bool hasPressureSet(const int *PSets, unsigned PSetID)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00032">SIRegisterInfo.cpp:32</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_a28be067d402f8654c8861e0041a4e800"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a28be067d402f8654c8861e0041a4e800">getOffsetMUBUFLoad</a></div><div class="ttdeci">static int getOffsetMUBUFLoad(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00534">SIRegisterInfo.cpp:534</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_a42ca0353d17e1d2b90465d07480929d8"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a42ca0353d17e1d2b90465d07480929d8">spillVGPRtoAGPR</a></div><div class="ttdeci">static MachineInstrBuilder spillVGPRtoAGPR(MachineBasicBlock::iterator MI, int Index, unsigned Lane, unsigned ValueReg, bool IsKill)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00567">SIRegisterInfo.cpp:567</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_a4c73a64b9c7e63872eb009f525de4fb3"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a4c73a64b9c7e63872eb009f525de4fb3">EnableSpillSGPRToVGPR</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableSpillSGPRToVGPR(&quot;amdgpu-spill-sgpr-to-vgpr&quot;, cl::desc(&quot;Enable spilling VGPRs to SGPRs&quot;), cl::ReallyHidden, cl::init(true))</div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_a575a3964035faaaf311434fc45716486"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a575a3964035faaaf311434fc45716486">buildMUBUFOffsetLoadStore</a></div><div class="ttdeci">static bool buildMUBUFOffsetLoadStore(const SIInstrInfo *TII, MachineFrameInfo &amp;MFI, MachineBasicBlock::iterator MI, int Index, int64_t Offset)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00598">SIRegisterInfo.cpp:598</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_a88e3a1851168cdf12264b773c997cb15"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a88e3a1851168cdf12264b773c997cb15">getOffsetMUBUFStore</a></div><div class="ttdeci">static int getOffsetMUBUFStore(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00513">SIRegisterInfo.cpp:513</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_a8ef29193e56dce645b36218a2ce2c565"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a8ef29193e56dce645b36218a2ce2c565">EnableSpillSGPRToSMEM</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableSpillSGPRToSMEM(&quot;amdgpu-spill-sgpr-to-smem&quot;, cl::desc(&quot;Use scalar stores to spill SGPRs if supported by subtarget&quot;), cl::init(false))</div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_a9095ed05e565c7735bfe5da4429727dd"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a9095ed05e565c7735bfe5da4429727dd">getSpillEltSize</a></div><div class="ttdeci">static std::pair&lt; unsigned, unsigned &gt; getSpillEltSize(unsigned SuperRegSize, bool Store)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00766">SIRegisterInfo.cpp:766</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_a999c78fd2b7e94a4831025beed90e47d"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a999c78fd2b7e94a4831025beed90e47d">getNumSubRegsForSpillOp</a></div><div class="ttdeci">static unsigned getNumSubRegsForSpillOp(unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00456">SIRegisterInfo.cpp:456</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8h_html"><div class="ttname"><a href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a></div><div class="ttdoc">Interface definition for SIRegisterInfo.</div></div>
<div class="ttc" id="aSlotIndexes_8h_html"><div class="ttname"><a href="SlotIndexes_8h.html">SlotIndexes.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUInstPrinter_html_a896a898129132faadda27343afdccdd8"><div class="ttname"><a href="classllvm_1_1AMDGPUInstPrinter.html#a896a898129132faadda27343afdccdd8">llvm::AMDGPUInstPrinter::getRegisterName</a></div><div class="ttdeci">static const char * getRegisterName(unsigned RegNo, unsigned AltIdx=AMDGPU::NoRegAltName)</div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUMachineFunction_html_ab37f1839fd82f8b84b7a2ca87b289c46"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">llvm::AMDGPUMachineFunction::isEntryFunction</a></div><div class="ttdeci">bool isEntryFunction() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00058">AMDGPUMachineFunction.h:58</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00041">ArrayRef.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size.</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00148">ArrayRef.h:148</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_ac835b8735b1b2faec0efdca236e37d94"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">llvm::ArrayRef::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdoc">empty - Check if the array is empty.</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00143">ArrayRef.h:143</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a62237ebe27691377a942abe7446332ec"><div class="ttname"><a href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">llvm::BitVector::set</a></div><div class="ttdeci">BitVector &amp; set()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00397">BitVector.h:397</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1DenseSet_html"><div class="ttname"><a href="classllvm_1_1DenseSet.html">llvm::DenseSet</a></div><div class="ttdoc">Implements a dense probed hash-table based set.</div><div class="ttdef"><b>Definition:</b> <a href="DenseSet_8h_source.html#l00249">DenseSet.h:252</a></div></div>
<div class="ttc" id="aclassllvm_1_1DstOp_html_aae9af24b12caa2fa81fd3e50626a82a2"><div class="ttname"><a href="classllvm_1_1DstOp.html#aae9af24b12caa2fa81fd3e50626a82a2">llvm::DstOp::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00105">MachineIRBuilder.h:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00246">AMDGPUSubtarget.h:247</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a32384420526a080b93cc98ab5a023001"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a32384420526a080b93cc98ab5a023001">llvm::GCNSubtarget::getInstrInfo</a></div><div class="ttdeci">const SIInstrInfo * getInstrInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00399">AMDGPUSubtarget.h:399</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveInterval_html"><div class="ttname"><a href="classllvm_1_1LiveInterval.html">llvm::LiveInterval</a></div><div class="ttdoc">LiveInterval - This class represents the liveness of a register, or stack slot.</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00675">LiveInterval.h:675</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveInterval_html_a1c198291d6ee66150b76633cda8a1749"><div class="ttname"><a href="classllvm_1_1LiveInterval.html#a1c198291d6ee66150b76633cda8a1749">llvm::LiveInterval::hasSubRanges</a></div><div class="ttdeci">bool hasSubRanges() const</div><div class="ttdoc">Returns true if subregister liveness information is available.</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00788">LiveInterval.h:788</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveInterval_html_a9545a896d571165e9f43cf4b29a6d072"><div class="ttname"><a href="classllvm_1_1LiveInterval.html#a9545a896d571165e9f43cf4b29a6d072">llvm::LiveInterval::subranges</a></div><div class="ttdeci">iterator_range&lt; subrange_iterator &gt; subranges()</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00760">LiveInterval.h:760</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00054">LiveIntervals.h:54</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html_a1882fe2a570964e4c6abb0eac322beab"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a1882fe2a570964e4c6abb0eac322beab">llvm::LiveIntervals::getInstructionFromIndex</a></div><div class="ttdeci">MachineInstr * getInstructionFromIndex(SlotIndex index) const</div><div class="ttdoc">Returns the instruction associated with the given index.</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00230">LiveIntervals.h:230</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html_a6f3043b29023d270fc4bc5062dff7cee"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a6f3043b29023d270fc4bc5062dff7cee">llvm::LiveIntervals::getInstructionIndex</a></div><div class="ttdeci">SlotIndex getInstructionIndex(const MachineInstr &amp;Instr) const</div><div class="ttdoc">Returns the base index of the given instruction.</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00225">LiveIntervals.h:225</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html_a7b2ec2588cc48710e468563a0e71d24a"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a7b2ec2588cc48710e468563a0e71d24a">llvm::LiveIntervals::getRegUnit</a></div><div class="ttdeci">LiveRange &amp; getRegUnit(unsigned Unit)</div><div class="ttdoc">Return the live range for register unit Unit.</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00392">LiveIntervals.h:392</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html_accdf9371b177980ec279e7eea7f6fb45"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#accdf9371b177980ec279e7eea7f6fb45">llvm::LiveIntervals::getInterval</a></div><div class="ttdeci">LiveInterval &amp; getInterval(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00114">LiveIntervals.h:114</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html_ace6a65d100f323bd6ba71778f3ac9eec"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#ace6a65d100f323bd6ba71778f3ac9eec">llvm::LiveIntervals::hasInterval</a></div><div class="ttdeci">bool hasInterval(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00125">LiveIntervals.h:125</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveRange_html"><div class="ttname"><a href="classllvm_1_1LiveRange.html">llvm::LiveRange</a></div><div class="ttdoc">This class represents the liveness of a register, stack slot, etc.</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00156">LiveInterval.h:156</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveRange_html_afe7daa73e4cee4edb9f137a8008dfb73"><div class="ttname"><a href="classllvm_1_1LiveRange.html#afe7daa73e4cee4edb9f137a8008dfb73">llvm::LiveRange::getVNInfoAt</a></div><div class="ttdeci">VNInfo * getVNInfoAt(SlotIndex Idx) const</div><div class="ttdoc">getVNInfoAt - Return the VNInfo that is live at Idx, or NULL.</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00408">LiveInterval.h:408</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00164">MCInstrDesc.h:164</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_a1652b3fb1337b788da41bd95a348990c"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a1652b3fb1337b788da41bd95a348990c">llvm::MCInstrDesc::mayStore</a></div><div class="ttdeci">bool mayStore() const</div><div class="ttdoc">Return true if this instruction could possibly modify memory.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00405">MCInstrDesc.h:405</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegUnitIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitIterator.html">llvm::MCRegUnitIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00566">MCRegisterInfo.h:566</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_a82f1c2dcfab9e27af4497fb0e13c4c6f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00214">MCRegisterInfo.h:214</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00216">MachineBasicBlock.h:216</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00218">MachineBasicBlock.h:218</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_acf6442108e21e7e5379feb8962de65b7"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block.</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineDominatorTree_html"><div class="ttname"><a href="classllvm_1_1MachineDominatorTree.html">llvm::MachineDominatorTree</a></div><div class="ttdoc">DominatorTree Class - Concrete subclass of DominatorTreeBase that is used to compute a normal dominat...</div><div class="ttdef"><b>Definition:</b> <a href="MachineDominators_8h_source.html#l00046">MachineDominators.h:46</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00105">MachineFrameInfo.h:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_a14c39a24bf6ebbe339ae8a453c7fdd11"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a14c39a24bf6ebbe339ae8a453c7fdd11">llvm::MachineFrameInfo::getStackSize</a></div><div class="ttdeci">uint64_t getStackSize() const</div><div class="ttdoc">Return the number of bytes that must be allocated to hold all of the fixed size frame objects.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00548">MachineFrameInfo.h:548</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_a160722f9cc0cc58c8d02808a95c58b34"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">llvm::MachineFrameInfo::getObjectAlignment</a></div><div class="ttdeci">unsigned getObjectAlignment(int ObjectIdx) const</div><div class="ttdoc">Return the alignment of the specified stack object.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00462">MachineFrameInfo.h:462</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_a2cc8bb867c8949943ca7d88f1db31fde"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a2cc8bb867c8949943ca7d88f1db31fde">llvm::MachineFrameInfo::hasCalls</a></div><div class="ttdeci">bool hasCalls() const</div><div class="ttdoc">Return true if the current function has any function calls.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00576">MachineFrameInfo.h:576</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_acb35f7f6a131a64e636d936246ebd37f"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#acb35f7f6a131a64e636d936246ebd37f">llvm::MachineFrameInfo::hasStackObjects</a></div><div class="ttdeci">bool hasStackObjects() const</div><div class="ttdoc">Return true if there are any stack objects in this function.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00345">MachineFrameInfo.h:345</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_adf98860d7f42290f873c82a981eb0ea6"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#adf98860d7f42290f873c82a981eb0ea6">llvm::MachineFrameInfo::getObjectOffset</a></div><div class="ttdeci">int64_t getObjectOffset(int ObjectIdx) const</div><div class="ttdoc">Return the assigned stack offset of the specified object from the incoming stack pointer.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00489">MachineFrameInfo.h:489</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00222">MachineFunction.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a3825368aca2bc1550d173660df4da6a6"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00464">MachineFunction.h:464</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a54f334a9c8ca6d105eae383ae87e4524"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00480">MachineFunction.h:480</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a7bbd043f57d1d0ab11080103d057e662"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a7bbd043f57d1d0ab11080103d057e662">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00451">MachineFunction.h:451</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a810234b6b3d223b7c74a4253fcc5ea5e"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00474">MachineFunction.h:474</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_aab286010c5d6d400df9eee0ef4d196f0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">llvm::MachineFunction::getMachineMemOperand</a></div><div class="ttdeci">MachineMemOperand * getMachineMemOperand(MachinePointerInfo PtrInfo, MachineMemOperand::Flags f, uint64_t s, unsigned base_alignment, const AAMDNodes &amp;AAInfo=AAMDNodes(), const MDNode *Ranges=nullptr, SyncScope::ID SSID=SyncScope::System, AtomicOrdering Ordering=AtomicOrdering::NotAtomic, AtomicOrdering FailureOrdering=AtomicOrdering::NotAtomic)</div><div class="ttdoc">getMachineMemOperand - Allocate a new MachineMemOperand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00399">MachineFunction.cpp:399</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_ab7feae1932b436c8630e247166ec42b7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00558">MachineFunction.h:558</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_ac8ca28de0f4dcee651340e7ef0c45233"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac8ca28de0f4dcee651340e7ef0c45233">llvm::MachineFunction::front</a></div><div class="ttdeci">const MachineBasicBlock &amp; front() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00650">MachineFunction.h:650</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00060">MachineInstrBuilder.h:60</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a6c1f959947905135c7dd215b64957654"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00122">MachineInstrBuilder.h:122</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a713eab58694282971c413a0d6de5975c"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">llvm::MachineInstrBuilder::add</a></div><div class="ttdeci">const MachineInstrBuilder &amp; add(const MachineOperand &amp;MO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00215">MachineInstrBuilder.h:215</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a86a93dd8ddbce120d8c3101c16bc3cc6"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a86a93dd8ddbce120d8c3101c16bc3cc6">llvm::MachineInstrBuilder::addFrameIndex</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addFrameIndex(int Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00143">MachineInstrBuilder.h:143</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a96e5a87aa1f2294a2ba1189047987083"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00088">MachineInstrBuilder.h:88</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_ad84ebe08bb098cd283e922fd186f77e9"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad84ebe08bb098cd283e922fd186f77e9">llvm::MachineInstrBuilder::cloneMemRefs</a></div><div class="ttdeci">const MachineInstrBuilder &amp; cloneMemRefs(const MachineInstr &amp;OtherMI) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00204">MachineInstrBuilder.h:204</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_ae565d45627e1678a3e37bd6a016c561c"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ae565d45627e1678a3e37bd6a016c561c">llvm::MachineInstrBuilder::addMemOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMemOperand(MachineMemOperand *MMO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00193">MachineInstrBuilder.h:193</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_af066b2b6a1013299bfca84fe8b798a0b"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#af066b2b6a1013299bfca84fe8b798a0b">llvm::MachineInstrBuilder::getInstr</a></div><div class="ttdeci">MachineInstr * getInstr() const</div><div class="ttdoc">If conversion operators fail, use this method to get the MachineInstr explicitly.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00080">MachineInstrBuilder.h:80</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00064">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00126">MachineMemOperand.h:126</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">llvm::MachineMemOperand::MOLoad</a></div><div class="ttdeci">@ MOLoad</div><div class="ttdoc">The memory access reads data.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00133">MachineMemOperand.h:133</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">llvm::MachineMemOperand::MOStore</a></div><div class="ttdeci">@ MOStore</div><div class="ttdoc">The memory access writes data.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00135">MachineMemOperand.h:135</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaf6610b5b6565e4f1b56ca78c804654f"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaf6610b5b6565e4f1b56ca78c804654f">llvm::MachineMemOperand::getPointerInfo</a></div><div class="ttdeci">const MachinePointerInfo &amp; getPointerInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00191">MachineMemOperand.h:191</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_ab991bb1444579648a165d1b134a0854d"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#ab991bb1444579648a165d1b134a0854d">llvm::MachineMemOperand::getFlags</a></div><div class="ttdeci">Flags getFlags() const</div><div class="ttdoc">Return the raw flags of the source value,.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00209">MachineMemOperand.h:209</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00049">MachineOperand.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a2feaa1c69335c6b9028076cd68c7a5f5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">llvm::MachineOperand::setImm</a></div><div class="ttdeci">void setImm(int64_t immVal)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00639">MachineOperand.h:639</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00526">MachineOperand.h:526</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a4046212ebc647b17e811837ae4ea3afd"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">llvm::MachineOperand::isKill</a></div><div class="ttdeci">bool isKill() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00379">MachineOperand.h:379</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a7db02b21d284294b8d9369803fe1c13b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a7db02b21d284294b8d9369803fe1c13b">llvm::MachineOperand::ChangeToRegister</a></div><div class="ttdeci">void ChangeToRegister(unsigned Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isDebug=false)</div><div class="ttdoc">ChangeToRegister - Replace this operand with a new register operand of the specified value.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00233">MachineOperand.cpp:233</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_aa7e43fc5b201a1cc5b2b0f1f72963dd2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">llvm::MachineOperand::ChangeToImmediate</a></div><div class="ttdeci">void ChangeToImmediate(int64_t ImmVal)</div><div class="ttdoc">ChangeToImmediate - Replace this operand with a new immediate operand of the specified value.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00153">MachineOperand.cpp:153</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00349">MachineOperand.h:349</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ad7213433bd60dc33020246384dc18b9b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">llvm::MachineOperand::isFI</a></div><div class="ttdeci">bool isFI() const</div><div class="ttdoc">isFI - Tests if this is a MO_FrameIndex operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00321">MachineOperand.h:321</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a5a78e01b4db3aacb72ddc22debed3269"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5a78e01b4db3aacb72ddc22debed3269">llvm::MachineRegisterInfo::getReservedRegs</a></div><div class="ttdeci">const BitVector &amp; getReservedRegs() const</div><div class="ttdoc">getReservedRegs - Returns a reference to the frozen set of reserved registers.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00874">MachineRegisterInfo.h:874</a></div></div>
<div class="ttc" id="aclassllvm_1_1Pass_html_a4863e5e463fb79955269fbf7fbf52b80"><div class="ttname"><a href="classllvm_1_1Pass.html#a4863e5e463fb79955269fbf7fbf52b80">llvm::Pass::getAnalysis</a></div><div class="ttdeci">AnalysisType &amp; getAnalysis() const</div><div class="ttdoc">getAnalysis&lt;AnalysisType&gt;() - This function is used by subclasses to get to the analysis information ...</div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00220">PassAnalysisSupport.h:220</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00034">RegisterScavenging.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html_a4a8b82baf7480a66fb9d771fb60d3b75"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a4a8b82baf7480a66fb9d771fb60d3b75">llvm::RegScavenger::scavengeRegister</a></div><div class="ttdeci">unsigned scavengeRegister(const TargetRegisterClass *RC, MachineBasicBlock::iterator I, int SPAdj, bool AllowSpill=true)</div><div class="ttdoc">Make a register of the specific register class available and do the appropriate bookkeeping.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00534">RegisterScavenging.cpp:534</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html_ae14b358e6eca6448952c15904b8600ab"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#ae14b358e6eca6448952c15904b8600ab">llvm::RegScavenger::isRegUsed</a></div><div class="ttdeci">bool isRegUsed(unsigned Reg, bool includeReserved=true) const</div><div class="ttdoc">Return if a specific register is currently used.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00281">RegisterScavenging.cpp:281</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBank_html"><div class="ttname"><a href="classllvm_1_1RegisterBank.html">llvm::RegisterBank</a></div><div class="ttdoc">This class implements the register bank concept.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00028">RegisterBank.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBank_html_abea60948498472cef86d66586ded919e"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">llvm::RegisterBank::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Get the identifier of this register bank.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00047">RegisterBank.h:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterClassInfo_html_a745944b38e5f66edd43f8759c05cb017"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html#a745944b38e5f66edd43f8759c05cb017">llvm::RegisterClassInfo::getRegPressureSetLimit</a></div><div class="ttdeci">unsigned getRegPressureSetLimit(unsigned Idx) const</div><div class="ttdoc">Get the register unit limit for the given pressure set index.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterClassInfo_8h_source.html#l00137">RegisterClassInfo.h:137</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00018">Register.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00045">SIInstrInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a8616d2d8f4c04005569e89bcfe67e421"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">llvm::SIInstrInfo::isMUBUF</a></div><div class="ttdeci">static bool isMUBUF(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00436">SIInstrInfo.h:436</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdoc">This class keeps track of the SPI_SP_INPUT_ADDR config register, which tells the hardware which inter...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00312">SIMachineFunctionInfo.h:312</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a03cd6f65abab2f2a3a529436312672ae"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a03cd6f65abab2f2a3a529436312672ae">llvm::SIMachineFunctionInfo::getAGPRSpillVGPRs</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getAGPRSpillVGPRs() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00493">SIMachineFunctionInfo.h:493</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a1d0ab64e6f3e2d57bb062e38b4310f37"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a1d0ab64e6f3e2d57bb062e38b4310f37">llvm::SIMachineFunctionInfo::getVGPRToAGPRSpill</a></div><div class="ttdeci">MCPhysReg getVGPRToAGPRSpill(int FrameIndex, unsigned Lane) const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00501">SIMachineFunctionInfo.h:501</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a2bf7b2bd509d4268cef9571b5dbd42db"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a2bf7b2bd509d4268cef9571b5dbd42db">llvm::SIMachineFunctionInfo::getScratchWaveOffsetReg</a></div><div class="ttdeci">unsigned getScratchWaveOffsetReg() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00704">SIMachineFunctionInfo.h:704</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a3ad38929c0ec14005197226cd279d7c6"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a3ad38929c0ec14005197226cd279d7c6">llvm::SIMachineFunctionInfo::getVGPRSpillAGPRs</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getVGPRSpillAGPRs() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00497">SIMachineFunctionInfo.h:497</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a4f5ecc82c0deb906cdb3bbb581b41450"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">llvm::SIMachineFunctionInfo::getStackPtrOffsetReg</a></div><div class="ttdeci">unsigned getStackPtrOffsetReg() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00726">SIMachineFunctionInfo.h:726</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a705974ed9705792da912bb6aa9b6886e"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">llvm::SIMachineFunctionInfo::getScratchRSrcReg</a></div><div class="ttdeci">unsigned getScratchRSrcReg() const</div><div class="ttdoc">Returns the physical register reserved for use as the resource descriptor for scratch accesses.</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00695">SIMachineFunctionInfo.h:695</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a7efb659782814c3caed6a12a1380ff86"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a7efb659782814c3caed6a12a1380ff86">llvm::SIMachineFunctionInfo::WWMReservedRegs</a></div><div class="ttdeci">SparseBitVector WWMReservedRegs</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00450">SIMachineFunctionInfo.h:450</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a83a558d1f47c278d99d1e6f97d73bf44"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a83a558d1f47c278d99d1e6f97d73bf44">llvm::SIMachineFunctionInfo::getFrameOffsetReg</a></div><div class="ttdeci">unsigned getFrameOffsetReg() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00708">SIMachineFunctionInfo.h:708</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_aa750847e3dbb44a3dbf3c143151b895e"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#aa750847e3dbb44a3dbf3c143151b895e">llvm::SIMachineFunctionInfo::addToSpilledVGPRs</a></div><div class="ttdeci">void addToSpilledVGPRs(unsigned num)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00787">SIMachineFunctionInfo.h:787</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_adda0e6eee4f2d3c55e241c313a61848e"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#adda0e6eee4f2d3c55e241c313a61848e">llvm::SIMachineFunctionInfo::getSGPRToVGPRSpills</a></div><div class="ttdeci">ArrayRef&lt; SpilledReg &gt; getSGPRToVGPRSpills(int FrameIndex) const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00483">SIMachineFunctionInfo.h:483</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_af7541e1fd9a4513270d9abfd49aed959"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#af7541e1fd9a4513270d9abfd49aed959">llvm::SIMachineFunctionInfo::addToSpilledSGPRs</a></div><div class="ttdeci">void addToSpilledSGPRs(unsigned num)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00783">SIMachineFunctionInfo.h:783</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00028">SIRegisterInfo.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a01cc0678a57e7b457f92795a7ec9acd7"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a01cc0678a57e7b457f92795a7ec9acd7">llvm::SIRegisterInfo::isFrameOffsetLegal</a></div><div class="ttdeci">bool isFrameOffsetLegal(const MachineInstr *MI, unsigned BaseReg, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00437">SIRegisterInfo.cpp:437</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a09498f3a58cc6dc8555931b51a1fbc9f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a09498f3a58cc6dc8555931b51a1fbc9f">llvm::SIRegisterInfo::getRegAsmName</a></div><div class="ttdeci">StringRef getRegAsmName(unsigned Reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01349">SIRegisterInfo.cpp:1349</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a0b5fae2a4d745347222b765f0cd5d987"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a0b5fae2a4d745347222b765f0cd5d987">llvm::SIRegisterInfo::getSGPRPressureSet</a></div><div class="ttdeci">unsigned getSGPRPressureSet() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00205">SIRegisterInfo.h:205</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a0fa5e07ce7e37bd495efd81e227d405d"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a0fa5e07ce7e37bd495efd81e227d405d">llvm::SIRegisterInfo::getPhysRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getPhysRegClass(unsigned Reg) const</div><div class="ttdoc">Return the 'base' register class for this register.</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01369">SIRegisterInfo.cpp:1369</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a1509d958f5ec2cd7eb93e0ee89d1537f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a1509d958f5ec2cd7eb93e0ee89d1537f">llvm::SIRegisterInfo::getReturnAddressReg</a></div><div class="ttdeci">unsigned getReturnAddressReg(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01885">SIRegisterInfo.cpp:1885</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a24ef14454eac4654a32170729e897ff0"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a24ef14454eac4654a32170729e897ff0">llvm::SIRegisterInfo::getRegClassForReg</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassForReg(const MachineRegisterInfo &amp;MRI, unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01803">SIRegisterInfo.cpp:1803</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a29ab56a48816c54d3db51d4724304663"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a29ab56a48816c54d3db51d4724304663">llvm::SIRegisterInfo::requiresFrameIndexReplacementScavenging</a></div><div class="ttdeci">bool requiresFrameIndexReplacementScavenging(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00305">SIRegisterInfo.cpp:305</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a2f4f39970717b400917c294dcf763077"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a2f4f39970717b400917c294dcf763077">llvm::SIRegisterInfo::hasVGPRs</a></div><div class="ttdeci">bool hasVGPRs(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01409">SIRegisterInfo.cpp:1409</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a2fcc4d3294381da29adb855c5f56c0d5"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">llvm::SIRegisterInfo::getEquivalentVGPRClass</a></div><div class="ttdeci">const TargetRegisterClass * getEquivalentVGPRClass(const TargetRegisterClass *SRC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01460">SIRegisterInfo.cpp:1460</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a317bd7480ba741300b70f6243d33ff1f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a317bd7480ba741300b70f6243d33ff1f">llvm::SIRegisterInfo::getFrameRegister</a></div><div class="ttdeci">Register getFrameRegister(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00088">AMDGPURegisterInfo.cpp:88</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a3c41587ea100242ed1b4c718803b3f25"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a3c41587ea100242ed1b4c718803b3f25">llvm::SIRegisterInfo::findReachingDef</a></div><div class="ttdeci">MachineInstr * findReachingDef(unsigned Reg, unsigned SubReg, MachineInstr &amp;Use, MachineRegisterInfo &amp;MRI, LiveIntervals *LIS) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01969">SIRegisterInfo.cpp:1969</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a45b8d8b2c16c95d360a6ee74d8227b5b"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a45b8d8b2c16c95d360a6ee74d8227b5b">llvm::SIRegisterInfo::eliminateFrameIndex</a></div><div class="ttdeci">void eliminateFrameIndex(MachineBasicBlock::iterator MI, int SPAdj, unsigned FIOperandNum, RegScavenger *RS) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01140">SIRegisterInfo.cpp:1140</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a4b7ead7725a07da4240f0edea1e4a2d6"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">llvm::SIRegisterInfo::getRegSplitParts</a></div><div class="ttdeci">ArrayRef&lt; int16_t &gt; getRegSplitParts(const TargetRegisterClass *RC, unsigned EltSize) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01628">SIRegisterInfo.cpp:1628</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a585fbdaa5a8ad3831b20f2192da4323c"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a585fbdaa5a8ad3831b20f2192da4323c">llvm::SIRegisterInfo::hasAGPRs</a></div><div class="ttdeci">bool hasAGPRs(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01435">SIRegisterInfo.cpp:1435</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a5eafea62423808eaf1bec18900ec929e"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a5eafea62423808eaf1bec18900ec929e">llvm::SIRegisterInfo::requiresRegisterScavenging</a></div><div class="ttdeci">bool requiresRegisterScavenging(const MachineFunction &amp;Fn) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00283">SIRegisterInfo.cpp:283</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a627e6584be398e0555f4b38d8f26f546"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">llvm::SIRegisterInfo::getConstrainedRegClassForOperand</a></div><div class="ttdeci">const TargetRegisterClass * getConstrainedRegClassForOperand(const MachineOperand &amp;MO, const MachineRegisterInfo &amp;MRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01942">SIRegisterInfo.cpp:1942</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a6a4f4908502fda78686f25c25ef6a525"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a6a4f4908502fda78686f25c25ef6a525">llvm::SIRegisterInfo::getVGPRPressureSet</a></div><div class="ttdeci">unsigned getVGPRPressureSet() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00206">SIRegisterInfo.h:206</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a6d2c918340a4c353b0cc3abbd48c7ab3"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a6d2c918340a4c353b0cc3abbd48c7ab3">llvm::SIRegisterInfo::spillSGPRToSMEM</a></div><div class="ttdeci">bool spillSGPRToSMEM() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00049">SIRegisterInfo.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a718ba7d18d1999d5b161496daa20239f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a718ba7d18d1999d5b161496daa20239f">llvm::SIRegisterInfo::trackLivenessAfterRegAlloc</a></div><div class="ttdeci">bool trackLivenessAfterRegAlloc(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00330">SIRegisterInfo.cpp:330</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a787f5717f03fbf1fd6e4aa322fd2918b"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a787f5717f03fbf1fd6e4aa322fd2918b">llvm::SIRegisterInfo::isSGPRPressureSet</a></div><div class="ttdeci">bool isSGPRPressureSet(unsigned SetID) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00222">SIRegisterInfo.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a790015606226fba9a383789f5d615b03"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a790015606226fba9a383789f5d615b03">llvm::SIRegisterInfo::findUnusedRegister</a></div><div class="ttdeci">unsigned findUnusedRegister(const MachineRegisterInfo &amp;MRI, const TargetRegisterClass *RC, const MachineFunction &amp;MF) const</div><div class="ttdoc">Returns a register that is not used at any point in the function.</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01618">SIRegisterInfo.cpp:1618</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a7c0bb4b4e2204e019541b6cd98bd9792"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a7c0bb4b4e2204e019541b6cd98bd9792">llvm::SIRegisterInfo::getEquivalentAGPRClass</a></div><div class="ttdeci">const TargetRegisterClass * getEquivalentAGPRClass(const TargetRegisterClass *SRC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01484">SIRegisterInfo.cpp:1484</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a86d3fc8e591bfc7b5854f86d00241221"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a86d3fc8e591bfc7b5854f86d00241221">llvm::SIRegisterInfo::requiresFrameIndexScavenging</a></div><div class="ttdeci">bool requiresFrameIndexScavenging(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00294">SIRegisterInfo.cpp:294</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a8751d7c078fe75fdacad2107679e8732"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a8751d7c078fe75fdacad2107679e8732">llvm::SIRegisterInfo::getAGPRPressureSet</a></div><div class="ttdeci">unsigned getAGPRPressureSet() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00207">SIRegisterInfo.h:207</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a891021470cc8979b7dfcc936fad1cd44"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a891021470cc8979b7dfcc936fad1cd44">llvm::SIRegisterInfo::shouldRewriteCopySrc</a></div><div class="ttdeci">bool shouldRewriteCopySrc(const TargetRegisterClass *DefRC, unsigned DefSubReg, const TargetRegisterClass *SrcRC, unsigned SrcSubReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01590">SIRegisterInfo.cpp:1590</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a8970a99110a2d04fd4c39c47919068f0"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">llvm::SIRegisterInfo::isSGPRClass</a></div><div class="ttdeci">bool isSGPRClass(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00133">SIRegisterInfo.h:133</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a8bebeaaa44e5522df8b680612d239980"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a8bebeaaa44e5522df8b680612d239980">llvm::SIRegisterInfo::getRegClassForTypeOnBank</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassForTypeOnBank(LLT Ty, const RegisterBank &amp;Bank, const MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00262">SIRegisterInfo.h:262</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a905ab9a0629b7a9e2e6191462cdddfd7"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a905ab9a0629b7a9e2e6191462cdddfd7">llvm::SIRegisterInfo::getRegClassForSizeOnBank</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassForSizeOnBank(unsigned Size, const RegisterBank &amp;Bank, const MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01891">SIRegisterInfo.cpp:1891</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a976c5edd9513fe492362bb81cd85312c"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a976c5edd9513fe492362bb81cd85312c">llvm::SIRegisterInfo::isAGPRPressureSet</a></div><div class="ttdeci">bool isAGPRPressureSet(unsigned SetID) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00230">SIRegisterInfo.h:230</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a981883145186bf6da58e5bd7f6476f30"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a981883145186bf6da58e5bd7f6476f30">llvm::SIRegisterInfo::getEquivalentSGPRClass</a></div><div class="ttdeci">const TargetRegisterClass * getEquivalentSGPRClass(const TargetRegisterClass *VRC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01502">SIRegisterInfo.cpp:1502</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a9a129e8a7d22c988e707c29beb8dbadd"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a9a129e8a7d22c988e707c29beb8dbadd">llvm::SIRegisterInfo::isVGPR</a></div><div class="ttdeci">bool isVGPR(const MachineRegisterInfo &amp;MRI, unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01811">SIRegisterInfo.cpp:1811</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a9e65e7f3940616d9da8bf3920d6f468e"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a9e65e7f3940616d9da8bf3920d6f468e">llvm::SIRegisterInfo::reservedPrivateSegmentBufferReg</a></div><div class="ttdeci">unsigned reservedPrivateSegmentBufferReg(const MachineFunction &amp;MF) const</div><div class="ttdoc">Return the end register initially reserved for the scratch buffer in case spilling is needed.</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00119">SIRegisterInfo.cpp:119</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aa7dbd22ec4e0cc058f8290a8b98cacc6"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aa7dbd22ec4e0cc058f8290a8b98cacc6">llvm::SIRegisterInfo::getRegPressureLimit</a></div><div class="ttdeci">unsigned getRegPressureLimit(const TargetRegisterClass *RC, MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01846">SIRegisterInfo.cpp:1846</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aaa5fb5a2af9dcd7d46d3cacf3e537680"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aaa5fb5a2af9dcd7d46d3cacf3e537680">llvm::SIRegisterInfo::materializeFrameBaseRegister</a></div><div class="ttdeci">void materializeFrameBaseRegister(MachineBasicBlock *MBB, unsigned BaseReg, int FrameIdx, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00364">SIRegisterInfo.cpp:364</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aaab3536ef16e7355e009790ee51a739d"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aaab3536ef16e7355e009790ee51a739d">llvm::SIRegisterInfo::spillSGPR</a></div><div class="ttdeci">bool spillSGPR(MachineBasicBlock::iterator MI, int FI, RegScavenger *RS, bool OnlyToVGPR=false) const</div><div class="ttdoc">If OnlyToVGPR is true, this will only succeed if this.</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00782">SIRegisterInfo.cpp:782</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aad176a9433aea8ba75bcf6413209240d"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aad176a9433aea8ba75bcf6413209240d">llvm::SIRegisterInfo::getRegPressureSetLimit</a></div><div class="ttdeci">unsigned getRegPressureSetLimit(const MachineFunction &amp;MF, unsigned Idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01864">SIRegisterInfo.cpp:1864</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aada71f5b31937b5faf84dbf9d269be7b"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aada71f5b31937b5faf84dbf9d269be7b">llvm::SIRegisterInfo::getMUBUFInstrOffset</a></div><div class="ttdeci">int64_t getMUBUFInstrOffset(const MachineInstr *MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00335">SIRegisterInfo.cpp:335</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aae2e3ed0f579b512e6a38d0f116553ea"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aae2e3ed0f579b512e6a38d0f116553ea">llvm::SIRegisterInfo::needsFrameBaseReg</a></div><div class="ttdeci">bool needsFrameBaseReg(MachineInstr *MI, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00355">SIRegisterInfo.cpp:355</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ab4c5b0703011de771253a0a29f38fb41"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ab4c5b0703011de771253a0a29f38fb41">llvm::SIRegisterInfo::getVCC</a></div><div class="ttdeci">unsigned getVCC() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01949">SIRegisterInfo.cpp:1949</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_abce857be755106a0d747fa67ac782857"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#abce857be755106a0d747fa67ac782857">llvm::SIRegisterInfo::shouldCoalesce</a></div><div class="ttdeci">bool shouldCoalesce(MachineInstr *MI, const TargetRegisterClass *SrcRC, unsigned SubReg, const TargetRegisterClass *DstRC, unsigned DstSubReg, const TargetRegisterClass *NewRC, LiveIntervals &amp;LIS) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01825">SIRegisterInfo.cpp:1825</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_abdf5d3d4d9caed5da3da6f958b942443"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#abdf5d3d4d9caed5da3da6f958b942443">llvm::SIRegisterInfo::isAGPR</a></div><div class="ttdeci">bool isAGPR(const MachineRegisterInfo &amp;MRI, unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01818">SIRegisterInfo.cpp:1818</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ac3849d39b02d4071b4fca54e2c7f49c7"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ac3849d39b02d4071b4fca54e2c7f49c7">llvm::SIRegisterInfo::getBoolRC</a></div><div class="ttdeci">const TargetRegisterClass * getBoolRC() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00272">SIRegisterInfo.h:272</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ac4be38deb867e2597a4cb76e0aeb4277"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ac4be38deb867e2597a4cb76e0aeb4277">llvm::SIRegisterInfo::reservedPrivateSegmentWaveByteOffsetReg</a></div><div class="ttdeci">unsigned reservedPrivateSegmentWaveByteOffsetReg(const MachineFunction &amp;MF) const</div><div class="ttdoc">Return the end register initially reserved for the scratch wave offset in case spilling is needed.</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00145">SIRegisterInfo.cpp:145</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ac4c69168a3bc75423463b8ef9057e4ed"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ac4c69168a3bc75423463b8ef9057e4ed">llvm::SIRegisterInfo::restoreSGPR</a></div><div class="ttdeci">bool restoreSGPR(MachineBasicBlock::iterator MI, int FI, RegScavenger *RS, bool OnlyToVGPR=false) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00963">SIRegisterInfo.cpp:963</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ac9ec67a466802ee8e0c1f1b7aa7bbf39"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ac9ec67a466802ee8e0c1f1b7aa7bbf39">llvm::SIRegisterInfo::getPointerRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getPointerRegClass(const MachineFunction &amp;MF, unsigned Kind=0) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00448">SIRegisterInfo.cpp:448</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aca1d39425a07662f25b705eea9092215"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aca1d39425a07662f25b705eea9092215">llvm::SIRegisterInfo::canRealignStack</a></div><div class="ttdeci">bool canRealignStack(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00270">SIRegisterInfo.cpp:270</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_adc210f7d04be558143f8a891c892e550"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#adc210f7d04be558143f8a891c892e550">llvm::SIRegisterInfo::getFrameIndexInstrOffset</a></div><div class="ttdeci">int64_t getFrameIndexInstrOffset(const MachineInstr *MI, int Idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00343">SIRegisterInfo.cpp:343</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ae51944404e187233ccfc3fc7cead7950"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ae51944404e187233ccfc3fc7cead7950">llvm::SIRegisterInfo::eliminateSGPRToVGPRSpillFrameIndex</a></div><div class="ttdeci">bool eliminateSGPRToVGPRSpillFrameIndex(MachineBasicBlock::iterator MI, int FI, RegScavenger *RS) const</div><div class="ttdoc">Special case of eliminateFrameIndex.</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01112">SIRegisterInfo.cpp:1112</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ae8ba4cd4553b5e0d7245b42c6d459418"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ae8ba4cd4553b5e0d7245b42c6d459418">llvm::SIRegisterInfo::requiresVirtualBaseRegisters</a></div><div class="ttdeci">bool requiresVirtualBaseRegisters(const MachineFunction &amp;Fn) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00324">SIRegisterInfo.cpp:324</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aed80a7d1037425e877ac151bb722d4dd"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aed80a7d1037425e877ac151bb722d4dd">llvm::SIRegisterInfo::resolveFrameIndex</a></div><div class="ttdeci">void resolveFrameIndex(MachineInstr &amp;MI, unsigned BaseReg, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00400">SIRegisterInfo.cpp:400</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_af3bc4ad17318fa269f16c4cd62433d5f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#af3bc4ad17318fa269f16c4cd62433d5f">llvm::SIRegisterInfo::isVGPRPressureSet</a></div><div class="ttdeci">bool isVGPRPressureSet(unsigned SetID) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00226">SIRegisterInfo.h:226</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_af4c798fe3098870ca930cf5f0be8e5d9"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#af4c798fe3098870ca930cf5f0be8e5d9">llvm::SIRegisterInfo::getSubRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getSubRegClass(const TargetRegisterClass *RC, unsigned SubIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01526">SIRegisterInfo.cpp:1526</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_afc03c7ece1270aa0066e484af24eb28f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#afc03c7ece1270aa0066e484af24eb28f">llvm::SIRegisterInfo::getRegUnitPressureSets</a></div><div class="ttdeci">const int * getRegUnitPressureSets(unsigned RegUnit) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01877">SIRegisterInfo.cpp:1877</a></div></div>
<div class="ttc" id="aclassllvm_1_1SlotIndex_html"><div class="ttname"><a href="classllvm_1_1SlotIndex.html">llvm::SlotIndex</a></div><div class="ttdoc">SlotIndex - An opaque wrapper around machine indexes.</div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00083">SlotIndexes.h:83</a></div></div>
<div class="ttc" id="aclassllvm_1_1SlotIndex_html_a5bcdd85778add4287db384472cde8acd"><div class="ttname"><a href="classllvm_1_1SlotIndex.html#a5bcdd85778add4287db384472cde8acd">llvm::SlotIndex::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Returns true if this is a valid index.</div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00151">SlotIndexes.h:151</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00048">StringRef.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_a32a8b65536822d50171455a6baa81da7"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">llvm::TargetRegisterClass::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Return the register class ID number.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00067">TargetRegisterInfo.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_ab67affb87d0ac718bdda5ebe40a7327d"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#ab67affb87d0ac718bdda5ebe40a7327d">llvm::TargetRegisterClass::MC</a></div><div class="ttdeci">const MCRegisterClass * MC</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00051">TargetRegisterInfo.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a242c8591b53ef3b0846119dc1a70df2c"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a242c8591b53ef3b0846119dc1a70df2c">llvm::TargetRegisterInfo::canRealignStack</a></div><div class="ttdeci">virtual bool canRealignStack(const MachineFunction &amp;MF) const</div><div class="ttdoc">True if the stack can be realigned for the target.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00436">TargetRegisterInfo.cpp:436</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a3e33f515d9d731525f0fec52122fcd8c"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a3e33f515d9d731525f0fec52122fcd8c">llvm::TargetRegisterInfo::getRegUnitPressureSets</a></div><div class="ttdeci">virtual const int * getRegUnitPressureSets(unsigned RegUnit) const =0</div><div class="ttdoc">Get the dimensions of register pressure impacted by this register unit.</div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a7938dc6576340843feb9dfe6f48260e6"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a7938dc6576340843feb9dfe6f48260e6">llvm::TargetRegisterInfo::getRegPressureLimit</a></div><div class="ttdeci">virtual unsigned getRegPressureLimit(const TargetRegisterClass *RC, MachineFunction &amp;MF) const</div><div class="ttdoc">Return the register pressure &quot;high water mark&quot; for the specific register class.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00755">TargetRegisterInfo.h:755</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_ae62c5ea35b71f9020caa94340bc78f37"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">llvm::TargetRegisterInfo::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00294">TargetRegisterInfo.h:294</a></div></div>
<div class="ttc" id="aclassllvm_1_1Use_html"><div class="ttname"><a href="classllvm_1_1Use.html">llvm::Use</a></div><div class="ttdoc">A Use represents the edge between a Value definition and its users.</div><div class="ttdef"><b>Definition:</b> <a href="Use_8h_source.html#l00055">Use.h:55</a></div></div>
<div class="ttc" id="aclassllvm_1_1VNInfo_html"><div class="ttname"><a href="classllvm_1_1VNInfo.html">llvm::VNInfo</a></div><div class="ttdoc">VNInfo - Value Number Information.</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00052">LiveInterval.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1VNInfo_html_ae623a0f1ab59da851f2ebf1674d1fddb"><div class="ttname"><a href="classllvm_1_1VNInfo.html#ae623a0f1ab59da851f2ebf1674d1fddb">llvm::VNInfo::def</a></div><div class="ttdeci">SlotIndex def</div><div class="ttdoc">The index of the defining instruction.</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00060">LiveInterval.h:60</a></div></div>
<div class="ttc" id="aclassllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01331">CommandLine.h:1333</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="anamespacefalse_html"><div class="ttname"><a href="namespacefalse.html">false</a></div><div class="ttdef"><b>Definition:</b> <a href="StackSlotColoring_8cpp_source.html#l00141">StackSlotColoring.cpp:141</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key_html_a6b334a5f83504ebc99cc59f4f333ff98"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">llvm::AMDGPU::HSAMD::Kernel::Arg::Key::Align</a></div><div class="ttdeci">constexpr char Align[]</div><div class="ttdoc">Key for Kernel::Arg::Metadata::mAlign.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00163">AMDGPUMetadata.h:163</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00339">SIDefines.h:339</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a27efe1286cc31f5fc95355af30b0356c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx</a></div><div class="ttdeci">LLVM_READONLY int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIdx)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a4d8680fb761cf1d88232de86f8fcecba"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">llvm::AMDGPU::getRegBitWidth</a></div><div class="ttdeci">unsigned getRegBitWidth(unsigned RCID)</div><div class="ttdoc">Get the size in bits of a register from the register class RC.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01034">AMDGPUBaseInfo.cpp:1034</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a79ce723bbdcb8a66b32fec6499ecd9f9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">llvm::AMDGPU::isInlinableLiteral32</a></div><div class="ttdeci">bool isInlinableLiteral32(int32_t Literal, bool HasInv2Pi)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01111">AMDGPUBaseInfo.cpp:1111</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdeci">@ ST</div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_a01ac90f45467b542efe5d3f1d4f129c7a0fec8ba6f4a4dc758b725205985eee99"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a0fec8ba6f4a4dc758b725205985eee99">llvm::RegState::Implicit</a></div><div class="ttdeci">@ Implicit</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_a01ac90f45467b542efe5d3f1d4f129c7a833922eca2ad0eab70573ba1f5fba9af"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a833922eca2ad0eab70573ba1f5fba9af">llvm::RegState::ImplicitDefine</a></div><div class="ttdeci">@ ImplicitDefine</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00054">MachineInstrBuilder.h:54</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_a01ac90f45467b542efe5d3f1d4f129c7a9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdeci">@ Kill</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00046">MachineInstrBuilder.h:46</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_a01ac90f45467b542efe5d3f1d4f129c7ab502f975742e9bff6d6dd7b49439b806"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7ab502f975742e9bff6d6dd7b49439b806">llvm::RegState::Undef</a></div><div class="ttdeci">@ Undef</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00048">MachineInstrBuilder.h:48</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40ab81f279502bb9ca74e6629cfb62844be"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40ab81f279502bb9ca74e6629cfb62844be">llvm::cl::ReallyHidden</a></div><div class="ttdeci">@ ReallyHidden</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00147">CommandLine.h:146</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_ac12e6a8f3a1b511f0dee2ed6de0ae806"><div class="ttname"><a href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00432">CommandLine.h:432</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00029">MCRegisterInfo.h:29</a></div></div>
<div class="ttc" id="anamespacellvm_html_a646986783f35e0fef8988f0f28d2589f"><div class="ttname"><a href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">llvm::Log2_32</a></div><div class="ttdeci">unsigned Log2_32(uint32_t Value)</div><div class="ttdoc">Return the floor log base 2 of the specified value, -1 if the value is zero.</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00538">MathExtras.h:538</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7f17e43606069ef1c8466aa59f86db20"><div class="ttname"><a href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">llvm::makeArrayRef</a></div><div class="ttdeci">ArrayRef&lt; T &gt; makeArrayRef(const T &amp;OneElt)</div><div class="ttdoc">Construct an ArrayRef from a single element.</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00450">ArrayRef.h:450</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa5e4d7acf58e87826a15b94d37144f2b"><div class="ttname"><a href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">llvm::getDefRegState</a></div><div class="ttdeci">unsigned getDefRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00465">MachineInstrBuilder.h:465</a></div></div>
<div class="ttc" id="anamespacellvm_html_aac57d4100e9a9d02522fbd724568397d"><div class="ttname"><a href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">llvm::getKillRegState</a></div><div class="ttdeci">unsigned getKillRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00471">MachineInstrBuilder.h:471</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab3b23d3c8c5c910df534a80ce9772495"><div class="ttname"><a href="namespacellvm.html#ab3b23d3c8c5c910df534a80ce9772495">llvm::MinAlign</a></div><div class="ttdeci">constexpr uint64_t MinAlign(uint64_t A, uint64_t B)</div><div class="ttdoc">A and B are either alignments or offsets.</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00614">MathExtras.h:614</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab7530cd22b8952cb41774507dd40c6f3ace2c8aed9c2fa0cfbed56cbda4d8bf07"><div class="ttname"><a href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ace2c8aed9c2fa0cfbed56cbda4d8bf07">llvm::ReplacementType::Empty</a></div><div class="ttdeci">@ Empty</div></div>
<div class="ttc" id="anamespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00311">MachineInstrBuilder.h:311</a></div></div>
<div class="ttc" id="anamespacellvm_html_ad9be86c95736bfa4bb0dc52322a0002a"><div class="ttname"><a href="namespacellvm.html#ad9be86c95736bfa4bb0dc52322a0002a">llvm::alignDown</a></div><div class="ttdeci">uint64_t alignDown(uint64_t Value, uint64_t Align, uint64_t Skew=0)</div><div class="ttdoc">Returns the largest uint64_t less than or equal to Value and is Skew mod Align.</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00722">MathExtras.h:722</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPURegisterInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html">llvm::AMDGPURegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8h_source.html#l00026">AMDGPURegisterInfo.h:26</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPURegisterInfo_html_a6483d00017abc4953650446f325d69bc"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">llvm::AMDGPURegisterInfo::reserveRegisterTuples</a></div><div class="ttdeci">void reserveRegisterTuples(BitVector &amp;, unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00044">AMDGPURegisterInfo.cpp:44</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPURegisterInfo_html_a90d31dc23df03e49ebb4fc9632f50636"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html#a90d31dc23df03e49ebb4fc9632f50636">llvm::AMDGPURegisterInfo::getSubRegFromChannel</a></div><div class="ttdeci">static unsigned getSubRegFromChannel(unsigned Channel)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00029">AMDGPURegisterInfo.cpp:29</a></div></div>
<div class="ttc" id="astructllvm_1_1LaneBitmask_html"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html">llvm::LaneBitmask</a></div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00039">LaneBitmask.h:39</a></div></div>
<div class="ttc" id="astructllvm_1_1MachinePointerInfo_html"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html">llvm::MachinePointerInfo</a></div><div class="ttdoc">This class contains a discriminated union of information about pointers in memory operands,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00036">MachineMemOperand.h:36</a></div></div>
<div class="ttc" id="astructllvm_1_1MachinePointerInfo_html_a9459055a98e20980521289e8d20fcc7e"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#a9459055a98e20980521289e8d20fcc7e">llvm::MachinePointerInfo::getWithOffset</a></div><div class="ttdeci">MachinePointerInfo getWithOffset(int64_t O) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00078">MachineMemOperand.h:78</a></div></div>
<div class="ttc" id="astructllvm_1_1MachinePointerInfo_html_ad8ce1aee13dbdcc05d20284a30e83170"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">llvm::MachinePointerInfo::getFixedStack</a></div><div class="ttdeci">static MachinePointerInfo getFixedStack(MachineFunction &amp;MF, int FI, int64_t Offset=0)</div><div class="ttdoc">Return a MachinePointerInfo record that refers to the specified FrameIndex.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00977">MachineOperand.cpp:977</a></div></div>
<div class="ttc" id="astructllvm_1_1SIMachineFunctionInfo_1_1SpilledReg_html"><div class="ttname"><a href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html">llvm::SIMachineFunctionInfo::SpilledReg</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00423">SIMachineFunctionInfo.h:423</a></div></div>
<div class="ttc" id="astructllvm_1_1SIMachineFunctionInfo_1_1SpilledReg_html_a5fa18f4613005bbaf3e0889806fb7fe4"><div class="ttname"><a href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a5fa18f4613005bbaf3e0889806fb7fe4">llvm::SIMachineFunctionInfo::SpilledReg::VGPR</a></div><div class="ttdeci">unsigned VGPR</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00424">SIMachineFunctionInfo.h:424</a></div></div>
<div class="ttc" id="astructllvm_1_1SIMachineFunctionInfo_1_1SpilledReg_html_a712453168212ed17dd05eab158dcaa17"><div class="ttname"><a href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a712453168212ed17dd05eab158dcaa17">llvm::SIMachineFunctionInfo::SpilledReg::Lane</a></div><div class="ttdeci">int Lane</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00425">SIMachineFunctionInfo.h:425</a></div></div>
<div class="ttc" id="astructllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00403">CommandLine.h:403</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:23:44 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
