Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun  4 15:01:39 2025
| Host         : DESKTOP-DKV49J6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     4 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              52 |           17 |
| No           | No                    | Yes                    |              32 |           10 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            6 |
| Yes          | No                    | Yes                    |              56 |           39 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+------------------------------------------------+------------------+------------------+----------------+--------------+
|          Clock Signal         |                  Enable Signal                 | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                | U1/U2/U1/MAR_reg[7]_0[0]                       |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                | U1/U2/U1/MAR_reg[4]_2[0]                       | btnU_IBUF        |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                | U1/U2/U1/MAR_reg[4]_1[0]                       | btnU_IBUF        |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                | U1/U2/U2/FSM_onehot_current_state_reg[26]_0[0] | btnU_IBUF        |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG                | U1/U2/U2/FSM_onehot_current_state_reg[6]_0[0]  | btnU_IBUF        |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                | U1/U2/U2/PC_Inc_reg_0[0]                       | btnU_IBUF        |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG                | U1/U2/U2/E[0]                                  | btnU_IBUF        |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                | U1/U2/U2/FSM_onehot_current_state_reg[2]_0[0]  | btnU_IBUF        |                7 |              8 |         1.14 |
|  U1/U2/U1/MAR_reg[4]_0[0]     |                                                |                  |                2 |              8 |         4.00 |
|  U1/U2/U2/IR_Load_reg_i_1_n_0 |                                                |                  |                5 |             13 |         2.60 |
|  U1/U2/U2/next_state_BUFG     |                                                |                  |               10 |             31 |         3.10 |
|  clk_IBUF_BUFG                |                                                | btnU_IBUF        |               10 |             32 |         3.20 |
+-------------------------------+------------------------------------------------+------------------+------------------+----------------+--------------+


