Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /Users/gandhardeshpande/Desktop/CSE240C/HW1/ChampSim/ipc1_public/spec_perlbench_001.champsimtrace.xz
L1I Barca has been initializedCPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000000 cycles: 3276117 heartbeat IPC: 3.05239 cumulative IPC: 3.05239 (Simulation time: 0 hr 0 min 19 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 6540958 heartbeat IPC: 3.06294 cumulative IPC: 3.05766 (Simulation time: 0 hr 0 min 42 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 9857857 heartbeat IPC: 3.01486 cumulative IPC: 3.04326 (Simulation time: 0 hr 1 min 5 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 13113343 heartbeat IPC: 3.07174 cumulative IPC: 3.05033 (Simulation time: 0 hr 1 min 28 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 16387358 heartbeat IPC: 3.05435 cumulative IPC: 3.05113 (Simulation time: 0 hr 1 min 49 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 16387358 (Simulation time: 0 hr 1 min 49 sec) 

Heartbeat CPU 0 instructions: 60000001 cycles: 24700785 heartbeat IPC: 1.20287 cumulative IPC: 1.20287 (Simulation time: 0 hr 2 min 10 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 32807386 heartbeat IPC: 1.23356 cumulative IPC: 1.21802 (Simulation time: 0 hr 2 min 32 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 41240136 heartbeat IPC: 1.18585 cumulative IPC: 1.20711 (Simulation time: 0 hr 2 min 53 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 47002407 heartbeat IPC: 1.73543 cumulative IPC: 1.30655 (Simulation time: 0 hr 3 min 12 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 52908452 heartbeat IPC: 1.69318 cumulative IPC: 1.36907 (Simulation time: 0 hr 3 min 31 sec) 
Finished CPU 0 instructions: 50000001 cycles: 36521094 cumulative IPC: 1.36907 (Simulation time: 0 hr 3 min 31 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.36907 instructions: 50000001 cycles: 36521094
L1D TOTAL     ACCESS:   20696757  HIT:   20281682  MISS:     415075
L1D LOAD      ACCESS:    7178045  HIT:    6964379  MISS:     213666
L1D RFO       ACCESS:    6542186  HIT:    6523658  MISS:      18528
L1D PREFETCH  ACCESS:    6976526  HIT:    6793645  MISS:     182881
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    7193700  ISSUED:    7077689  USEFUL:      55203  USELESS:     127673
L1D AVERAGE MISS LATENCY: 59.2946 cycles
L1I TOTAL     ACCESS:   10350563  HIT:    9383964  MISS:     966599
L1I LOAD      ACCESS:    9151240  HIT:    9061639  MISS:      89601
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    1199323  HIT:     322325  MISS:     876998
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    1378940  ISSUED:    1378940  USEFUL:     456140  USELESS:     420884
L1I AVERAGE MISS LATENCY: 15.5569 cycles
L2C TOTAL     ACCESS:    1869284  HIT:    1702429  MISS:     166855
L2C LOAD      ACCESS:     244731  HIT:     164878  MISS:      79853
L2C RFO       ACCESS:      18280  HIT:      12826  MISS:       5454
L2C PREFETCH  ACCESS:    1527328  HIT:    1446142  MISS:      81186
L2C WRITEBACK ACCESS:      78945  HIT:      78583  MISS:        362
L2C PREFETCH  REQUESTED:     977228  ISSUED:     977213  USEFUL:       4811  USELESS:      76431
L2C AVERAGE MISS LATENCY: 121.684 cycles
LLC TOTAL     ACCESS:     405643  HIT:     265172  MISS:     140471
LLC LOAD      ACCESS:      79852  HIT:      29579  MISS:      50273
LLC RFO       ACCESS:       5454  HIT:       2430  MISS:       3024
LLC PREFETCH  ACCESS:     294912  HIT:     208243  MISS:      86669
LLC WRITEBACK ACCESS:      25425  HIT:      24920  MISS:        505
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      12447  USELESS:      74585
LLC AVERAGE MISS LATENCY: 159.469 cycles
Major fault: 0 Minor fault: 6364
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      31930  ROW_BUFFER_MISS:     108034
 DBUS_CONGESTED:      55824
 WQ ROW_BUFFER_HIT:       4237  ROW_BUFFER_MISS:      13077  FULL:          0

 AVG_CONGESTED_CYCLE: 4

CPU 0 Branch Prediction Accuracy: 98.7418% MPKI: 2.47758 Average ROB Occupancy at Mispredict: 79.5529

Branch types
NOT_BRANCH: 40154100 80.3082%
BRANCH_DIRECT_JUMP: 817094 1.63419%
BRANCH_INDIRECT: 303787 0.607574%
BRANCH_CONDITIONAL: 7492103 14.9842%
BRANCH_DIRECT_CALL: 471777 0.943554%
BRANCH_INDIRECT_CALL: 144546 0.289092%
BRANCH_RETURN: 616324 1.23265%
BRANCH_OTHER: 0 0%

