INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/Lab2a/Lab2a.srcs/sources_1/new/adder4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/Lab2a/Lab2a.srcs/sources_1/new/adder8bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder8bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/Lab1/Lab1.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/Lab2a/Lab2a.srcs/sim_3/new/adder8bit_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder8bit_test
