<root><simulation><result_generated_time />2023-05-17 18:50:39<layer><layer_spec />{'B': 1, 'K': 16, 'C': 256, 'OY': 50, 'OX': 50, 'IY': 150, 'IX': 150, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />92160000<total_data_size_element />{'W': 36864, 'I': 5760000, 'O': 40000}<total_data_reuse />{'W': 2500, 'I': 16.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_32']}, {'Row': ['C_16', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [256, 1, 1], 'I': [32, 1, 1], 'O': [32, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 2)]], [[('K', 16)], [('C', 16)]], [], []]<I />[[[('K', 16)], []], [[], [('C', 16), ('OY', 2)]], [], []]<O />[[[], [('C', 16)]], [[('K', 16)], [('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('C', 4), ('OY', 5), ('OX', 50), ('OY', 5)], [('FX', 3), ('FY', 3)], [('C', 4)]]<I />[[('C', 4), ('OY', 5)], [('OX', 50), ('OY', 5), ('FX', 3), ('FY', 3)], [('C', 4)]]<O />[[('C', 4)], [('OY', 5), ('OX', 50), ('OY', 5), ('FX', 3), ('FY', 3), ('C', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [2.0, 1250, 1, 1], 'I': [16.0, 1.0, 1.0, 1.0], 'O': [16.0, 4, 36, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 73728, 294912], 'I': [160, 11520000, 46080000], 'O': [8, 320000, 320000], 'O_partial': [8, 320000, 0], 'O_final': [0, 0, 320000]}<actual_mem_utilization_individual />{'W': [0.06, 0.0, 0.0], 'I': [0.31, 0.34, 0.0], 'O': [0.02, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.36, 0.0], 'I': [0.31, 0.36, 0.0], 'O': [0.02, 0.36, 0.0]}<effective_mem_size_bit />{'W': [32, 24576, 73728], 'I': [160, 11520000, 11520000], 'O': [8, 320000, 320000], 'O_partial': [8, 320000, 0], 'O_final': [0, 0, 320000]}<total_unit_count />{'W': [512, 256, 1, 1], 'I': [512, 32, 1, 1], 'O': [512, 32, 1, 1]}<unique_unit_count />{'W': [256, 256, 1, 1], 'I': [32, 32, 1, 1], 'O': [32, 32, 1, 1]}<duplicate_unit_count />{'W': [2.0, 1.0, 1.0, 1.0], 'I': [16.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[46080000, 36864], [36864, 36864], [36864, 0]]<I />[[5760000, 5760000], [5760000, 5760000], [5760000, 0]]<O />[[(5720000, 5760000), (1440000, 1400000)], [(1400000, 1440000), (40000, 0)], [(0, 40000), (0, 0)]]<O_partial />[[(5720000, 5760000), (1440000, 1400000)], [(1400000, 1440000), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (40000, 0)], [(0, 40000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[5760000, 4608], [576, 576], [144, 0]]<I />[[720000, 720000], [90000, 90000], [22500, 0]]<O />[[(715000, 720000), (180000, 175000)], [(21875, 22500), (625, 0)], [(0, 156), (0, 0)]]<O_partial />[([715000, 720000], [180000, 175000]), ([21875, 22500], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [625, 0]), ([0, 156], [0, 0])]</mem_access_count_word><mac_count><active />92160000<idle />92160000</mac_count></basic_info><energy><total_energy />206125605.4<mem_energy_breakdown><W />[1937.2, 114.2, 191.8]<I />[504.4, 17836.9, 29966.6]<O />[627.0, 4459.2, 208.1]</mem_energy_breakdown><MAC_energy><active_MAC />201461760.0<idle_MAC />4608000.0<total />206069760.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4441<utilization_without_data_loading />0.5<utilization_spatial />0.5<utilization_temporal_with_data_loading />0.8882<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />202654<latency_cycle_without_data_loading />180000<ideal_computing_cycle />180000<data_loading><load_cycle_total />22654<load_cycle_individual />{'W': [16, 144, 0], 'I': [10, 22500, 0]}<load_cycle_combined />{'W': 144, 'I': 22500}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-179999], [-175000, -174440], [-134568, -134892]], 'I': [[-179999], [-161982, -89990], [-67500, -118125]], 'O': [[-180000], [-180000, -180000], [-179375, -179844]]}<mem_stall_cycle_shared />{'W': [[-179999], [-175000, 0], [0, 0]], 'I': [[-179999], [-161982, 0], [0, 0]], 'O': [[-180000], [-180000, -180000], [-179375, -179844]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 73728, 294912], 'I': [160, 11520000, 46080000], 'O': [8, 320000, 320000], 'O_partial': [8, 320000, 0], 'O_final': [0, 0, 320000]}<data_size_each_level_total />{'W': [8192, 73728, 294912], 'I': [5120, 11520000, 46080000], 'O': [256, 320000, 320000]}<loop_cycles_each_level />{'W': [5000, 45000, 180000], 'I': [20, 45000, 180000], 'O': [4, 180000, 180000]}<top_ir_loop_size />{'W': [1250, 1, 1], 'I': [1, 9, 1], 'O': [4, 36, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [1.6, 1.6], [1.6, 1.6]], 'I': [[8.0, 8.0], [256.0, 256.0], [256.0, 256.0]], 'O': [[8.0, 2.0], [64.0, 1.8], [1.8, 1.8]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [2048.0, 1.6], [1.6, 1.6]], 'I': [[8.0, 8.0], [256.0, 2304.0], [2304.0, 256.0]], 'O': [[8.0, 8.0], [256.0, 64.0], [64.0, 1.8]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [1.6, 1.6], [1.6, 0]], 'I': [[8.0, 8.0], [256.0, 256.0], [256.0, 0]], 'O': [[8.0, 2.0], [64.0, 1.8], [1.8, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [323.4, 321.6], [257.6, 1.8]], 'I': [[8.0, 8.0], [323.4, 321.6], [257.6, 1.8]], 'O': [[8.0, 2.0], [323.4, 321.6], [257.6, 1.8]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 180000], [5000, 5000, 36], [45000, 45000, 4]], 'I': [[1, 1, 180000], [20, 20, 9000], [45000, 45000, 4]], 'O': [[1, 1, 180000], [4, 4, 45000], [180000, 180000, 1]]}<trans_time_real />{'W': [[0, 1, 180000], [[0, 5000, 36], [16, 5000, 36]], [[144, 45000, 4], [36, 45000, 4]]], 'I': [[0, 1, 180000], [[2, 20, 9000], [10, 20, 9000]], [[22500, 45000, 4], [5625, 45000, 4]]], 'O': [[0, 1, 180000], [[0, 4, 45000], [0, 4, 45000]], [[625, 180000, 1], [156, 180000, 1]]]}<single_stall_cycle />{'W': [[-1], [-5000, -4984], [-44856, -44964]], 'I': [[-1], [-18, -10], [-22500, -39375]], 'O': [[-1], [-4, -4], [-179375, -179844]]}<single_stall_count />{'W': [179999, 35, 3], 'I': [179999, 8999, 3], 'O': [180000, 45000, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [560, 432], 'I': [89990, 67500], 'O': [0, 625]}, 1: {'W': [432, 0], 'I': [67500, 0], 'O': [625, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-89450, -112068], [-180000, -179375]], 1: [[-112068, -180000], [-179375, -180000]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.5<mem_area_percentage />99.8 %</area></results><elapsed_time_second />1.551</simulation></root>