{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1721026463279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1721026463279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 15 14:54:23 2024 " "Processing started: Mon Jul 15 14:54:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1721026463279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1721026463279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fft -c fft " "Command: quartus_map --read_settings_files=on --write_settings_files=off fft -c fft" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1721026463280 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1721026463620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eda_projects/fft_t/rtl/output_conv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /eda_projects/fft_t/rtl/output_conv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_conv-bhv " "Found design unit 1: output_conv-bhv" {  } { { "../rtl/output_conv.vhd" "" { Text "D:/EDA_Projects/fft_t/rtl/output_conv.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721026463960 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_conv " "Found entity 1: output_conv" {  } { { "../rtl/output_conv.vhd" "" { Text "D:/EDA_Projects/fft_t/rtl/output_conv.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721026463960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721026463960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eda_projects/fft_t/rtl/input_conv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /eda_projects/fft_t/rtl/input_conv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_conv-bhv " "Found design unit 1: input_conv-bhv" {  } { { "../rtl/input_conv.vhd" "" { Text "D:/EDA_Projects/fft_t/rtl/input_conv.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721026463963 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_conv " "Found entity 1: input_conv" {  } { { "../rtl/input_conv.vhd" "" { Text "D:/EDA_Projects/fft_t/rtl/input_conv.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721026463963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721026463963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eda_projects/fft_t/rtl/fft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /eda_projects/fft_t/rtl/fft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fft-fdl " "Found design unit 1: fft-fdl" {  } { { "../rtl/fft.vhd" "" { Text "D:/EDA_Projects/fft_t/rtl/fft.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721026463966 ""} { "Info" "ISGN_ENTITY_NAME" "1 fft " "Found entity 1: fft" {  } { { "../rtl/fft.vhd" "" { Text "D:/EDA_Projects/fft_t/rtl/fft.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721026463966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721026463966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eda_projects/fft_t/rtl/data_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /eda_projects/fft_t/rtl/data_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_reg-bhv " "Found design unit 1: data_reg-bhv" {  } { { "../rtl/data_reg.vhd" "" { Text "D:/EDA_Projects/fft_t/rtl/data_reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721026463968 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_reg " "Found entity 1: data_reg" {  } { { "../rtl/data_reg.vhd" "" { Text "D:/EDA_Projects/fft_t/rtl/data_reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721026463968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721026463968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eda_projects/fft_t/rtl/complex_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /eda_projects/fft_t/rtl/complex_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complex_sub-bhv " "Found design unit 1: complex_sub-bhv" {  } { { "../rtl/complex_sub.vhd" "" { Text "D:/EDA_Projects/fft_t/rtl/complex_sub.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721026463970 ""} { "Info" "ISGN_ENTITY_NAME" "1 complex_sub " "Found entity 1: complex_sub" {  } { { "../rtl/complex_sub.vhd" "" { Text "D:/EDA_Projects/fft_t/rtl/complex_sub.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721026463970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721026463970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eda_projects/fft_t/rtl/complex_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /eda_projects/fft_t/rtl/complex_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complex_mult-bhv " "Found design unit 1: complex_mult-bhv" {  } { { "../rtl/complex_mult.vhd" "" { Text "D:/EDA_Projects/fft_t/rtl/complex_mult.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721026463972 ""} { "Info" "ISGN_ENTITY_NAME" "1 complex_mult " "Found entity 1: complex_mult" {  } { { "../rtl/complex_mult.vhd" "" { Text "D:/EDA_Projects/fft_t/rtl/complex_mult.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721026463972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721026463972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eda_projects/fft_t/rtl/complex_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /eda_projects/fft_t/rtl/complex_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complex_add-bhv " "Found design unit 1: complex_add-bhv" {  } { { "../rtl/complex_add.vhd" "" { Text "D:/EDA_Projects/fft_t/rtl/complex_add.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721026463975 ""} { "Info" "ISGN_ENTITY_NAME" "1 complex_add " "Found entity 1: complex_add" {  } { { "../rtl/complex_add.vhd" "" { Text "D:/EDA_Projects/fft_t/rtl/complex_add.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721026463975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721026463975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eda_projects/fft_t/rtl/butterfly8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /eda_projects/fft_t/rtl/butterfly8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 butterfly8-fdl " "Found design unit 1: butterfly8-fdl" {  } { { "../rtl/butterfly8.vhd" "" { Text "D:/EDA_Projects/fft_t/rtl/butterfly8.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721026463977 ""} { "Info" "ISGN_ENTITY_NAME" "1 butterfly8 " "Found entity 1: butterfly8" {  } { { "../rtl/butterfly8.vhd" "" { Text "D:/EDA_Projects/fft_t/rtl/butterfly8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721026463977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721026463977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eda_projects/fft_t/rtl/butterfly2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /eda_projects/fft_t/rtl/butterfly2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 butterfly2-bhv " "Found design unit 1: butterfly2-bhv" {  } { { "../rtl/butterfly2.vhd" "" { Text "D:/EDA_Projects/fft_t/rtl/butterfly2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721026463980 ""} { "Info" "ISGN_ENTITY_NAME" "1 butterfly2 " "Found entity 1: butterfly2" {  } { { "../rtl/butterfly2.vhd" "" { Text "D:/EDA_Projects/fft_t/rtl/butterfly2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721026463980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721026463980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eda_projects/fft_t/testbench/fft_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /eda_projects/fft_t/testbench/fft_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fft_tb-test " "Found design unit 1: fft_tb-test" {  } { { "../testbench/fft_tb.vhd" "" { Text "D:/EDA_Projects/fft_t/testbench/fft_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721026463983 ""} { "Info" "ISGN_ENTITY_NAME" "1 fft_tb " "Found entity 1: fft_tb" {  } { { "../testbench/fft_tb.vhd" "" { Text "D:/EDA_Projects/fft_t/testbench/fft_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721026463983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721026463983 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fft_tb " "Elaborating entity \"fft_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1721026464065 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "O0_real fft_tb.vhd(33) " "Verilog HDL or VHDL warning at fft_tb.vhd(33): object \"O0_real\" assigned a value but never read" {  } { { "../testbench/fft_tb.vhd" "" { Text "D:/EDA_Projects/fft_t/testbench/fft_tb.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1721026464067 "|fft_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "O1_real fft_tb.vhd(33) " "Verilog HDL or VHDL warning at fft_tb.vhd(33): object \"O1_real\" assigned a value but never read" {  } { { "../testbench/fft_tb.vhd" "" { Text "D:/EDA_Projects/fft_t/testbench/fft_tb.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1721026464067 "|fft_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "O2_real fft_tb.vhd(33) " "Verilog HDL or VHDL warning at fft_tb.vhd(33): object \"O2_real\" assigned a value but never read" {  } { { "../testbench/fft_tb.vhd" "" { Text "D:/EDA_Projects/fft_t/testbench/fft_tb.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1721026464067 "|fft_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "O3_real fft_tb.vhd(33) " "Verilog HDL or VHDL warning at fft_tb.vhd(33): object \"O3_real\" assigned a value but never read" {  } { { "../testbench/fft_tb.vhd" "" { Text "D:/EDA_Projects/fft_t/testbench/fft_tb.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1721026464067 "|fft_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "O4_real fft_tb.vhd(33) " "Verilog HDL or VHDL warning at fft_tb.vhd(33): object \"O4_real\" assigned a value but never read" {  } { { "../testbench/fft_tb.vhd" "" { Text "D:/EDA_Projects/fft_t/testbench/fft_tb.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1721026464067 "|fft_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "O5_real fft_tb.vhd(33) " "Verilog HDL or VHDL warning at fft_tb.vhd(33): object \"O5_real\" assigned a value but never read" {  } { { "../testbench/fft_tb.vhd" "" { Text "D:/EDA_Projects/fft_t/testbench/fft_tb.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1721026464067 "|fft_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "O6_real fft_tb.vhd(33) " "Verilog HDL or VHDL warning at fft_tb.vhd(33): object \"O6_real\" assigned a value but never read" {  } { { "../testbench/fft_tb.vhd" "" { Text "D:/EDA_Projects/fft_t/testbench/fft_tb.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1721026464068 "|fft_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "O7_real fft_tb.vhd(33) " "Verilog HDL or VHDL warning at fft_tb.vhd(33): object \"O7_real\" assigned a value but never read" {  } { { "../testbench/fft_tb.vhd" "" { Text "D:/EDA_Projects/fft_t/testbench/fft_tb.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1721026464068 "|fft_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "O0_imag fft_tb.vhd(34) " "Verilog HDL or VHDL warning at fft_tb.vhd(34): object \"O0_imag\" assigned a value but never read" {  } { { "../testbench/fft_tb.vhd" "" { Text "D:/EDA_Projects/fft_t/testbench/fft_tb.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1721026464068 "|fft_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "O1_imag fft_tb.vhd(34) " "Verilog HDL or VHDL warning at fft_tb.vhd(34): object \"O1_imag\" assigned a value but never read" {  } { { "../testbench/fft_tb.vhd" "" { Text "D:/EDA_Projects/fft_t/testbench/fft_tb.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1721026464068 "|fft_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "O2_imag fft_tb.vhd(34) " "Verilog HDL or VHDL warning at fft_tb.vhd(34): object \"O2_imag\" assigned a value but never read" {  } { { "../testbench/fft_tb.vhd" "" { Text "D:/EDA_Projects/fft_t/testbench/fft_tb.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1721026464068 "|fft_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "O3_imag fft_tb.vhd(34) " "Verilog HDL or VHDL warning at fft_tb.vhd(34): object \"O3_imag\" assigned a value but never read" {  } { { "../testbench/fft_tb.vhd" "" { Text "D:/EDA_Projects/fft_t/testbench/fft_tb.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1721026464068 "|fft_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "O4_imag fft_tb.vhd(34) " "Verilog HDL or VHDL warning at fft_tb.vhd(34): object \"O4_imag\" assigned a value but never read" {  } { { "../testbench/fft_tb.vhd" "" { Text "D:/EDA_Projects/fft_t/testbench/fft_tb.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1721026464068 "|fft_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "O5_imag fft_tb.vhd(34) " "Verilog HDL or VHDL warning at fft_tb.vhd(34): object \"O5_imag\" assigned a value but never read" {  } { { "../testbench/fft_tb.vhd" "" { Text "D:/EDA_Projects/fft_t/testbench/fft_tb.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1721026464068 "|fft_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "O6_imag fft_tb.vhd(34) " "Verilog HDL or VHDL warning at fft_tb.vhd(34): object \"O6_imag\" assigned a value but never read" {  } { { "../testbench/fft_tb.vhd" "" { Text "D:/EDA_Projects/fft_t/testbench/fft_tb.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1721026464068 "|fft_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "O7_imag fft_tb.vhd(34) " "Verilog HDL or VHDL warning at fft_tb.vhd(34): object \"O7_imag\" assigned a value but never read" {  } { { "../testbench/fft_tb.vhd" "" { Text "D:/EDA_Projects/fft_t/testbench/fft_tb.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1721026464068 "|fft_tb"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "fft_tb.vhd(42) " "VHDL Wait Statement error at fft_tb.vhd(42): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "../testbench/fft_tb.vhd" "" { Text "D:/EDA_Projects/fft_t/testbench/fft_tb.vhd" 42 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Quartus II" 0 -1 1721026464071 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1721026464073 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1721026464164 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 15 14:54:24 2024 " "Processing ended: Mon Jul 15 14:54:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1721026464164 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1721026464164 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1721026464164 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1721026464164 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 16 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 16 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1721026464727 ""}
