report number csl tr 83 236 institution stanford university computer systems laboratory title design of a high performance vlsi processor author hennessy john l author jouppi norman author przybylski steven author rowen christopher author gross thomas date february 1983 abstract current vlsi fabrication technology makes it possible to design a 32 bit cpu on a single chip however to achieve high performance from that processor the architecture and implementation must be carefully designed and tuned the mips processor incorporates some new architectural ideas into a single chip nmos implementation processor performance is obtained by the careful integration of the software eg compilers the architecture and the hardware implementation this integrated view also simplifies the design making it practical to implement the processor at a university ftp reports stanford edu pub cstr reports csl tr 83 236 csl tr 83 236 pdf
