{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1477524549620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1477524549707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 26 16:29:09 2016 " "Processing started: Wed Oct 26 16:29:09 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1477524549707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1477524549707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1477524549707 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1477524550994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alustim.sv 1 1 " "Found 1 design units, including 1 entities, in source file alustim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alustim " "Found entity 1: alustim" {  } { { "alustim.sv" "" { Text "D:/EE 469/Processor Lab/alustim.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477524551125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477524551125 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ReadRegister1 readRegister1 regfile.sv(4) " "Verilog HDL Declaration information at regfile.sv(4): object \"ReadRegister1\" differs only in case from object \"readRegister1\" in the same scope" {  } { { "regfile.sv" "" { Text "D:/EE 469/Processor Lab/regfile.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1477524551125 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ReadRegister2 readRegister2 regfile.sv(4) " "Verilog HDL Declaration information at regfile.sv(4): object \"ReadRegister2\" differs only in case from object \"readRegister2\" in the same scope" {  } { { "regfile.sv" "" { Text "D:/EE 469/Processor Lab/regfile.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1477524551125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 6 6 " "Found 6 design units, including 6 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "D:/EE 469/Processor Lab/regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477524551125 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_FF " "Found entity 2: D_FF" {  } { { "regfile.sv" "" { Text "D:/EE 469/Processor Lab/regfile.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477524551125 ""} { "Info" "ISGN_ENTITY_NAME" "3 DFF1_enable " "Found entity 3: DFF1_enable" {  } { { "regfile.sv" "" { Text "D:/EE 469/Processor Lab/regfile.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477524551125 ""} { "Info" "ISGN_ENTITY_NAME" "4 DFF4 " "Found entity 4: DFF4" {  } { { "regfile.sv" "" { Text "D:/EE 469/Processor Lab/regfile.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477524551125 ""} { "Info" "ISGN_ENTITY_NAME" "5 DFF16 " "Found entity 5: DFF16" {  } { { "regfile.sv" "" { Text "D:/EE 469/Processor Lab/regfile.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477524551125 ""} { "Info" "ISGN_ENTITY_NAME" "6 DFF64 " "Found entity 6: DFF64" {  } { { "regfile.sv" "" { Text "D:/EE 469/Processor Lab/regfile.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477524551125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477524551125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regstim " "Found entity 1: regstim" {  } { { "testbench.sv" "" { Text "D:/EE 469/Processor Lab/testbench.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477524551125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477524551125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 4 4 " "Found 4 design units, including 4 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2to4 " "Found entity 1: decoder_2to4" {  } { { "decoder.sv" "" { Text "D:/EE 469/Processor Lab/decoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477524551125 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_3to8 " "Found entity 2: decoder_3to8" {  } { { "decoder.sv" "" { Text "D:/EE 469/Processor Lab/decoder.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477524551125 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder_5to32 " "Found entity 3: decoder_5to32" {  } { { "decoder.sv" "" { Text "D:/EE 469/Processor Lab/decoder.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477524551125 ""} { "Info" "ISGN_ENTITY_NAME" "4 decoder_testbench " "Found entity 4: decoder_testbench" {  } { { "decoder.sv" "" { Text "D:/EE 469/Processor Lab/decoder.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477524551125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477524551125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.sv 7 7 " "Found 7 design units, including 7 entities, in source file muxes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_1bit " "Found entity 1: mux_2to1_1bit" {  } { { "muxes.sv" "" { Text "D:/EE 469/Processor Lab/muxes.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477524551145 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2to1 " "Found entity 2: mux_2to1" {  } { { "muxes.sv" "" { Text "D:/EE 469/Processor Lab/muxes.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477524551145 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_4to1 " "Found entity 3: mux_4to1" {  } { { "muxes.sv" "" { Text "D:/EE 469/Processor Lab/muxes.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477524551145 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux_8to1 " "Found entity 4: mux_8to1" {  } { { "muxes.sv" "" { Text "D:/EE 469/Processor Lab/muxes.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477524551145 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux_16to1 " "Found entity 5: mux_16to1" {  } { { "muxes.sv" "" { Text "D:/EE 469/Processor Lab/muxes.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477524551145 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux_32to1 " "Found entity 6: mux_32to1" {  } { { "muxes.sv" "" { Text "D:/EE 469/Processor Lab/muxes.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477524551145 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux_testbench " "Found entity 7: mux_testbench" {  } { { "muxes.sv" "" { Text "D:/EE 469/Processor Lab/muxes.sv" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477524551145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477524551145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 3 3 " "Found 3 design units, including 3 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addSub64 " "Found entity 1: addSub64" {  } { { "adder.sv" "" { Text "D:/EE 469/Processor Lab/adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477524551147 ""} { "Info" "ISGN_ENTITY_NAME" "2 addSub " "Found entity 2: addSub" {  } { { "adder.sv" "" { Text "D:/EE 469/Processor Lab/adder.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477524551147 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder_testbench " "Found entity 3: adder_testbench" {  } { { "adder.sv" "" { Text "D:/EE 469/Processor Lab/adder.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477524551147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477524551147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalops.sv 6 6 " "Found 6 design units, including 6 entities, in source file logicalops.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and64 " "Found entity 1: and64" {  } { { "logicalOps.sv" "" { Text "D:/EE 469/Processor Lab/logicalOps.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477524551163 ""} { "Info" "ISGN_ENTITY_NAME" "2 or64 " "Found entity 2: or64" {  } { { "logicalOps.sv" "" { Text "D:/EE 469/Processor Lab/logicalOps.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477524551163 ""} { "Info" "ISGN_ENTITY_NAME" "3 not64 " "Found entity 3: not64" {  } { { "logicalOps.sv" "" { Text "D:/EE 469/Processor Lab/logicalOps.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477524551163 ""} { "Info" "ISGN_ENTITY_NAME" "4 nor64 " "Found entity 4: nor64" {  } { { "logicalOps.sv" "" { Text "D:/EE 469/Processor Lab/logicalOps.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477524551163 ""} { "Info" "ISGN_ENTITY_NAME" "5 or_multi " "Found entity 5: or_multi" {  } { { "logicalOps.sv" "" { Text "D:/EE 469/Processor Lab/logicalOps.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477524551163 ""} { "Info" "ISGN_ENTITY_NAME" "6 nor_testbench " "Found entity 6: nor_testbench" {  } { { "logicalOps.sv" "" { Text "D:/EE 469/Processor Lab/logicalOps.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477524551163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477524551163 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(21) " "Verilog HDL warning at alu.sv(21): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "D:/EE 469/Processor Lab/alu.sv" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1477524551163 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(22) " "Verilog HDL warning at alu.sv(22): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "D:/EE 469/Processor Lab/alu.sv" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1477524551163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "D:/EE 469/Processor Lab/alu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477524551163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477524551163 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1477524551348 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "xor_out alu.sv(8) " "Verilog HDL warning at alu.sv(8): object xor_out used but never assigned" {  } { { "alu.sv" "" { Text "D:/EE 469/Processor Lab/alu.sv" 8 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1477524551348 "|alu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xor_out 0 alu.sv(8) " "Net \"xor_out\" at alu.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "D:/EE 469/Processor Lab/alu.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Quartus II" 0 -1 1477524551348 "|alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addSub64 addSub64:addsub " "Elaborating entity \"addSub64\" for hierarchy \"addSub64:addsub\"" {  } { { "alu.sv" "addsub" { Text "D:/EE 469/Processor Lab/alu.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477524551379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not64 addSub64:addsub\|not64:invert " "Elaborating entity \"not64\" for hierarchy \"addSub64:addsub\|not64:invert\"" {  } { { "adder.sv" "invert" { Text "D:/EE 469/Processor Lab/adder.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477524551426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 addSub64:addsub\|mux_2to1:m0 " "Elaborating entity \"mux_2to1\" for hierarchy \"addSub64:addsub\|mux_2to1:m0\"" {  } { { "adder.sv" "m0" { Text "D:/EE 469/Processor Lab/adder.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477524551448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addSub addSub64:addsub\|addSub:add0 " "Elaborating entity \"addSub\" for hierarchy \"addSub64:addsub\|addSub:add0\"" {  } { { "adder.sv" "add0" { Text "D:/EE 469/Processor Lab/adder.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477524551580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and64 and64:ander " "Elaborating entity \"and64\" for hierarchy \"and64:ander\"" {  } { { "alu.sv" "ander" { Text "D:/EE 469/Processor Lab/alu.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477524551665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or64 or64:orer " "Elaborating entity \"or64\" for hierarchy \"or64:orer\"" {  } { { "alu.sv" "orer" { Text "D:/EE 469/Processor Lab/alu.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477524551749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8to1 mux_8to1:m " "Elaborating entity \"mux_8to1\" for hierarchy \"mux_8to1:m\"" {  } { { "alu.sv" "m" { Text "D:/EE 469/Processor Lab/alu.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477524551780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 mux_8to1:m\|mux_4to1:m0 " "Elaborating entity \"mux_4to1\" for hierarchy \"mux_8to1:m\|mux_4to1:m0\"" {  } { { "muxes.sv" "m0" { Text "D:/EE 469/Processor Lab/muxes.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477524551827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor64 nor64:nor0 " "Elaborating entity \"nor64\" for hierarchy \"nor64:nor0\"" {  } { { "alu.sv" "nor0" { Text "D:/EE 469/Processor Lab/alu.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477524551849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_multi nor64:nor0\|or_multi:or0 " "Elaborating entity \"or_multi\" for hierarchy \"nor64:nor0\|or_multi:or0\"" {  } { { "logicalOps.sv" "or0" { Text "D:/EE 469/Processor Lab/logicalOps.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477524551865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_multi nor64:nor0\|or_multi:or1 " "Elaborating entity \"or_multi\" for hierarchy \"nor64:nor0\|or_multi:or1\"" {  } { { "logicalOps.sv" "or1" { Text "D:/EE 469/Processor Lab/logicalOps.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477524551881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_multi nor64:nor0\|or_multi:or2 " "Elaborating entity \"or_multi\" for hierarchy \"nor64:nor0\|or_multi:or2\"" {  } { { "logicalOps.sv" "or2" { Text "D:/EE 469/Processor Lab/logicalOps.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477524551896 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "64 " "Ignored 64 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "64 " "Ignored 64 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1477524553472 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1477524553472 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1477524554737 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/EE 469/Processor Lab/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file D:/EE 469/Processor Lab/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1477524555878 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1477524556361 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477524556361 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "436 " "Implemented 436 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "131 " "Implemented 131 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1477524556595 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1477524556595 ""} { "Info" "ICUT_CUT_TM_LCELLS" "237 " "Implemented 237 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1477524556595 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1477524556595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "632 " "Peak virtual memory: 632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1477524556664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 26 16:29:16 2016 " "Processing ended: Wed Oct 26 16:29:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1477524556664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1477524556664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1477524556664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1477524556664 ""}
