Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov 22 00:16:42 2023
| Host         : BOOK-07G3AHJS47 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file xem7320_adc_control_sets_placed.rpt
| Design       : xem7320_adc
| Device       : xc7a75t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    68 |
|    Minimum number of control sets                        |    68 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   200 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    68 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |    13 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    11 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     1 |
| >= 16              |    22 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             288 |           96 |
| No           | No                    | Yes                    |              36 |           16 |
| No           | Yes                   | No                     |              44 |           17 |
| Yes          | No                    | No                     |             313 |          103 |
| Yes          | No                    | Yes                    |             142 |           40 |
| Yes          | Yes                   | No                     |             249 |           64 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|            Clock Signal            |                                   Enable Signal                                   |                                                 Set/Reset Signal                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  okHI/okClk                        | dac_spi_inst/dac_cs_n_i_1_n_0                                                     |                                                                                                                 |                1 |              1 |         1.00 |
|  okHI/okClk                        | dac_spi_inst/dac_sdio_i_1_n_0                                                     | wire00/ep_dataout[0]                                                                                            |                1 |              1 |         1.00 |
|  okHI/okClk                        | wire00/ep_datahold[31]_i_1_n_0                                                    |                                                                                                                 |                1 |              1 |         1.00 |
|  enc_clk_inst/inst/clk_out2        |                                                                                   | wire00/ep_dataout[0]                                                                                            |                1 |              1 |         1.00 |
| ~phy_pll/inst/clk_out1             |                                                                                   |                                                                                                                 |                1 |              1 |         1.00 |
|  okHI/okClk                        |                                                                                   | fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                          |                1 |              2 |         2.00 |
|  okHI/okClk                        | okHI/core0/core0/a0/pc0/flag_enable                                               | okHI/core0/core0/a0/pc0/internal_reset                                                                          |                1 |              2 |         2.00 |
|  adc_impl/adc_dco_impl/clk_out_div |                                                                                   | wire00/ep_dataout[0]                                                                                            |                1 |              2 |         2.00 |
|  okHI/okClk                        | trigIn53/eptrig[31]_i_1_n_0                                                       |                                                                                                                 |                1 |              2 |         2.00 |
|  okHI/okClk                        |                                                                                   | okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1                                                           |                2 |              3 |         1.50 |
|  okHI/okClk                        |                                                                                   | okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_1_n_0                                                      |                1 |              4 |         4.00 |
|  okHI/okClk                        |                                                                                   | okHI/core0/core0/a0/c0/l40d74558a9789e6c998b44ab9d6b8ab8_n_0                                                    |                1 |              4 |         4.00 |
|  okHI/okClk                        | okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0                     |                                                                                                                 |                1 |              4 |         4.00 |
|  okHI/okClk                        | okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_1_n_0                    |                                                                                                                 |                1 |              4 |         4.00 |
|  okHI/okClk                        | okHI/core0/core0/a0/p_0_in0                                                       |                                                                                                                 |                3 |              4 |         1.33 |
|  okHI/okClk                        | okHI/core0/core0/lb6baf4ff3bf7fd83f0e79fbcb46cd849[3]_i_1_n_0                     |                                                                                                                 |                1 |              4 |         4.00 |
|  okHI/okClk                        | okHI/core0/core0/a0/l90ce46b343647bab4d280b5afc506219                             | okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1                                                           |                2 |              4 |         2.00 |
|  okHI/okClk                        | okHI/core0/core0/FSM_sequential_l8ff940a6bfc33211f22a7ff95e39fe60[3]_i_1_n_0      |                                                                                                                 |                2 |              4 |         2.00 |
|  adc_impl/adc_dco_impl/clk_out_div | adc_impl/reset_sync_i_1_n_0                                                       | wire00/ep_dataout[0]                                                                                            |                1 |              4 |         4.00 |
|  okHI/okClk                        | dac_spi_inst/spi_pos[4]_i_1_n_0                                                   | wire00/ep_dataout[0]                                                                                            |                2 |              5 |         2.50 |
|  okHI/okClk                        | okHI/core0/core0/FSM_sequential_l6d7b501652de6ba8ba55082874707b2a[4]_i_1_n_0      | okHI/okHC[38]                                                                                                   |                4 |              5 |         1.25 |
|  adc_impl/adc_dco_impl/clk_out_div |                                                                                   | adc_impl/reset_sync                                                                                             |                2 |              5 |         2.50 |
|  enc_clk_inst/inst/clk_out2        | adc_impl/reset_idelay_i_1_n_0                                                     | wire00/ep_dataout[0]                                                                                            |                1 |              5 |         5.00 |
|  okHI/okClk                        |                                                                                   | okHI/core0/core0/a0/pc0/internal_reset                                                                          |                3 |              6 |         2.00 |
|  okHI/okClk                        | okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381                          | okHI/okHC[38]                                                                                                   |                2 |              6 |         3.00 |
|  okHI/okClk                        |                                                                                   | dac_spi_inst/divide_counter[0]_i_1_n_0                                                                          |                2 |              7 |         3.50 |
|  okHI/okClk                        | okHI/core0/core0/l92ae5a5037b0cc87c9562f3e505d14cf[6]_i_2_n_0                     | okHI/core0/core0/l92ae5a5037b0cc87c9562f3e505d14cf[6]_i_1_n_0                                                   |                2 |              7 |         3.50 |
|  okHI/okClk                        | okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0                     |                                                                                                                 |                2 |              8 |         4.00 |
|  okHI/okClk                        | okHI/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1_n_0                    |                                                                                                                 |                2 |              8 |         4.00 |
|  okHI/okClk                        | okHI/core0/core0/la3c64aadb28b65d3d578c9e403522ecb                                | okHI/okHC[38]                                                                                                   |                2 |              8 |         4.00 |
|  okHI/okClk                        | okHI/core0/core0/lbe9e64305a7a66df6a9cf6dc987a1803[7]_i_1_n_0                     |                                                                                                                 |                3 |              8 |         2.67 |
|  okHI/okClk                        |                                                                                   | okHI/core0/core0/a0/l770e51175fa898662b06f9e3b71c7bff[7]                                                        |                4 |              8 |         2.00 |
|  okHI/okClk                        | okHI/core0/core0/lbe59f904be1e8440c2d6333521aaa29a[7]_i_1_n_0                     |                                                                                                                 |                2 |              8 |         4.00 |
|  okHI/okClk                        | adc_impl/E[0]                                                                     |                                                                                                                 |                3 |              8 |         2.67 |
|  okHI/okClk                        | okHI/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286                             |                                                                                                                 |                3 |              8 |         2.67 |
|  okHI/okClk                        | okHI/core0/core0/l99ec1ebd2d898e73a64819e166db6b96[7]_i_1_n_0                     |                                                                                                                 |                2 |              8 |         4.00 |
|  okHI/okClk                        | okHI/core0/core0/l350d3a095faafcfcc80a82d9f84ae4e0[7]_i_1_n_0                     |                                                                                                                 |                4 |              8 |         2.00 |
|  okHI/okClk                        | okHI/core0/core0/l9f43dc9d3787a4c1395542a254aee157[7]_i_1_n_0                     |                                                                                                                 |                3 |              8 |         2.67 |
|  okHI/okClk                        | okHI/core0/core0/l84a7b0e1b51dfdd46f041d49e77ce017[23]_i_2_n_0                    |                                                                                                                 |                4 |             10 |         2.50 |
|  okHI/okClk                        | okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/ram_rd_en            | okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf                                                           |                3 |             12 |         4.00 |
|  okHI/okClk                        | okHI/core0/core0/a0/pc0/WE                                                        | okHI/core0/core0/a0/pc0/internal_reset                                                                          |                3 |             12 |         4.00 |
|  okHI/okClk                        | okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/ram_wr_en            | okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf                                                           |                4 |             12 |         3.00 |
| ~phy_pll/inst/clk_out1             | dac_counter                                                                       | wire00/ep_dataout[0]                                                                                            |                2 |             12 |         6.00 |
|  okHI/okClk                        | okHI/mmcm0_locked                                                                 |                                                                                                                 |                7 |             13 |         1.86 |
|  adc_impl/adc_dco_impl/clk_out_div |                                                                                   | fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |                5 |             13 |         2.60 |
|  okHI/okClk                        | okHI/core0/core0/l84a7b0e1b51dfdd46f041d49e77ce017[23]_i_2_n_0                    | okHI/core0/core0/l84a7b0e1b51dfdd46f041d49e77ce017[23]_i_1_n_0                                                  |                5 |             14 |         2.80 |
|  okHI/okClk                        | okHI/core0/core0/a0/pc0/spm_enable                                                |                                                                                                                 |                4 |             16 |         4.00 |
|  okHI/okClk                        | okHI/core0/core0/l436c8acfce09b790a2efb624a7c06514[15]_i_1_n_0                    |                                                                                                                 |                5 |             16 |         3.20 |
|  okHI/okClk                        | wire02/ep_datahold[31]_i_1_n_0                                                    |                                                                                                                 |                4 |             16 |         4.00 |
|  okHI/okClk                        | okHI/core0/core0/a0/pc0/register_enable                                           |                                                                                                                 |                2 |             16 |         8.00 |
|  okHI/okClk                        | okHI/core0/core0/lfa89f4c19946cfeedd23723568de9e12[15]_i_1_n_0                    |                                                                                                                 |                6 |             16 |         2.67 |
|  okHI/okClk                        | okHI/core0/core0/a0/pc0/WE                                                        |                                                                                                                 |                2 |             16 |         8.00 |
|  okHI/okClk                        | okHI/core0/core0/l4f8cd1ab062f5571ff66db47e3d281bf[19]_i_1_n_0                    | okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1                                                           |                6 |             21 |         3.50 |
|  okHI/okClk                        | okHI/mmcm0_locked                                                                 | okHI/core0/core0/l6f2981c23c5f98e0d9d0e1d5acd3307d[31]_i_1_n_0                                                  |                6 |             21 |         3.50 |
|  okHI/okClk                        | fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0] | fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                          |                3 |             22 |         7.33 |
|  okHI/okClk                        |                                                                                   | okHI/okHC[38]                                                                                                   |               10 |             25 |         2.50 |
|  okHI/okClk                        | wire01/ep_datahold[31]_i_1_n_0                                                    |                                                                                                                 |                9 |             32 |         3.56 |
|  okHI/okClk                        | okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[31]_i_1_n_0                    |                                                                                                                 |               11 |             32 |         2.91 |
|  okHI/okClk                        | okHI/core0/core0/a0/le7badcf1256ff8aabbffe7a6a1b38b5f_reg_inv_n_0                 | okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1                                                           |                8 |             32 |         4.00 |
|  okHI/okClk                        | okHI/core0/core0/l0881048b06017db25aafb0dba883beb2[31]_i_2_n_0                    | okHI/core0/core0/l0881048b06017db25aafb0dba883beb2[31]_i_1_n_0                                                  |                9 |             32 |         3.56 |
|  okHI/okClk                        | okHI/core0/core0/la531863f270e103597e1d9609a1ccaa8[31]_i_2_n_0                    | okHI/core0/core0/la531863f270e103597e1d9609a1ccaa8[31]_i_1_n_0                                                  |                9 |             32 |         3.56 |
|  okHI/okClk                        | okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[31]_i_2_n_0                    | okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[31]_i_1_n_0                                                  |                6 |             32 |         5.33 |
|  adc_impl/adc_dco_impl/clk_out_div | rx_sample_counter[32]_i_1_n_0                                                     |                                                                                                                 |               12 |             33 |         2.75 |
|  adc_impl/adc_dco_impl/clk_out_div | fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0] | fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |                8 |             33 |         4.12 |
|  okHI/okClk                        | okHI/core0/core0/la3961964bfb74e16d8f10c3007437f68[44]                            |                                                                                                                 |               10 |             49 |         4.90 |
|  okHI/okClk                        | okHI/core0/core0/le5e2e6110dd7478b8ed0143f21b04d30[56]_i_1_n_0                    | okHI/okHC[38]                                                                                                   |               14 |             57 |         4.07 |
|  adc_impl/adc_dco_impl/clk_out_div |                                                                                   |                                                                                                                 |               21 |             77 |         3.67 |
|  okHI/okClk                        |                                                                                   |                                                                                                                 |               74 |            212 |         2.86 |
+------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


