<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<VHDL_LIBRARY NAME="stratixgx" />
		<HAS_SIM_LIB VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="BUS_HOLD" TYPE="STRING" VALUE="false|true" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="DDIO_MODE" TYPE="STRING" VALUE="none|input|output|bidir" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="EXTEND_OE_DISABLE" TYPE="STRING" VALUE="false|true" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="INPUT_ASYNC_RESET" TYPE="STRING" VALUE="none|clear|preset" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="INPUT_POWER_UP" TYPE="STRING" VALUE="low|high" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="INPUT_REGISTER_MODE" TYPE="STRING" VALUE="none|register" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="INPUT_SYNC_RESET" TYPE="STRING" VALUE="none|clear|preset" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="OE_ASYNC_RESET" TYPE="STRING" VALUE="none|clear|preset" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="OE_POWER_UP" TYPE="STRING" VALUE="low|high" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="OE_REGISTER_MODE" TYPE="STRING" VALUE="none|register" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="OE_SYNC_RESET" TYPE="STRING" VALUE="none|clear|preset" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="OPEN_DRAIN_OUTPUT" TYPE="STRING" VALUE="false|true" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="OPERATION_MODE" TYPE="STRING" VALUE="input|output|bidir" />
		<PARAMETER NAME="OUTPUT_ASYNC_RESET" TYPE="STRING" VALUE="none|clear|preset" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="OUTPUT_POWER_UP" TYPE="STRING" VALUE="low|high" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="OUTPUT_REGISTER_MODE" TYPE="STRING" VALUE="none|register" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="OUTPUT_SYNC_RESET" TYPE="STRING" VALUE="none|clear|preset" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="SIM_DLL_PHASE_SHIFT" TYPE="STRING" VALUE="unused|0|72|90" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="SIM_DQS_INPUT_FREQUENCY" TYPE="STRING" VALUE="unused" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="TIE_OFF_OE_CLOCK_ENABLE" TYPE="STRING" VALUE="false|true" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="TIE_OFF_OUTPUT_CLOCK_ENABLE" TYPE="STRING" VALUE="false|true" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="stratixgx_io" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="areset" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="combout" TYPE="OUTPUT" />
		<PORT NAME="datain" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="ddiodatain" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="ddioregout" TYPE="OUTPUT" />
		<PORT NAME="delayctrlin" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="dqsundelayedout" TYPE="OUTPUT" />
		<PORT NAME="inclk" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="inclkena" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="oe" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="outclk" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="outclkena" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="padio" TYPE="BIDIR" />
		<PORT NAME="regout" TYPE="OUTPUT" />
		<PORT NAME="sreset" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="devclrn" TYPE="INPUT" DEFAULT_VALUE="1" CONTEXT="SIM_ONLY" />
		<PORT NAME="devoe" TYPE="INPUT" DEFAULT_VALUE="0" CONTEXT="SIM_ONLY" />
		<PORT NAME="devpor" TYPE="INPUT" DEFAULT_VALUE="1" CONTEXT="SIM_ONLY" />
	</PORTS>
</ROOT>
