$date
   Mon Dec 23 22:40:49 2024
$end

$version
  2024.1
  $dumpfile ("fifo_ram_tb.vcd") 
$end

$timescale
  1ps
$end

$scope module fifo_ram_tb $end
$var reg 1 ! iClk $end
$var reg 1 " iRstN $end
$var reg 1 # w_en $end
$var reg 1 $ r_en $end
$var reg 8 % in [7:0] $end
$var wire 8 & out [7:0] $end
$var wire 1 ' empty $end
$var wire 1 ( full $end
$scope module u_fifo_ram $end
$var wire 1 ) iClk $end
$var wire 1 * iRstN $end
$var wire 1 + w_en $end
$var wire 1 , r_en $end
$var wire 8 - in [7:0] $end
$var reg 8 . out [7:0] $end
$var wire 1 ' empty $end
$var wire 1 ( full $end
$var reg 4 / wad [3:0] $end
$var reg 4 0 rad [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
0!
0"
0#
0$
bx %
bx &
1'
0(
0)
0*
0+
0,
bx -
bx .
b0 /
b0 0
$end

#5000
1!
1)

#10000
0!
0)

#15000
1!
1)

#20000
0!
1"
1#
b100100 %
0)
1*
1+
b100100 -

#25000
1!
0'
1)
b1 /

#30000
0!
0#
1$
0)
0+
1,
