[["Architecture for Protecting Critical Secrets in Microprocessors.", ["Ruby B. Lee", "Peter C. S. Kwan", "John Patrick McGregor", "Jeffrey S. Dwoskin", "Zhenghong Wang"], "https://doi.org/10.1109/ISCA.2005.14", 12], ["High Efficiency Counter Mode Security Architecture via Prediction and Precomputation.", ["Weidong Shi", "Hsien-Hsin S. Lee", "Mrinmoy Ghosh", "Chenghuai Lu", "Alexandra Boldyreva"], "https://doi.org/10.1109/ISCA.2005.30", 11], ["Design and Implementation of the AEGIS Single-Chip Secure Processor Using Physical Random Functions.", ["G. Edward Suh", "Charles W. ODonnell", "Ishan Sachdev", "Srinivas Devadas"], "https://doi.org/10.1109/ISCA.2005.22", 12], ["Disk Drive Roadmap from the Thermal Perspective: A Case for Dynamic Thermal Management.", ["Sudhanva Gurumurthi", "Anand Sivasubramaniam", "Vivek K. Natarajan"], "https://doi.org/10.1109/ISCA.2005.24", 12], ["Direct Cache Access for High Bandwidth Network I/O.", ["Ram Huggahalli", "Ravi R. Iyer", "Scott Tetrick"], "https://doi.org/10.1109/ISCA.2005.23", 10], ["Deconstructing Commodity Storage Clusters.", ["Haryadi S. Gunawi", "Nitin Agrawal", "Andrea C. Arpaci-Dusseau", "Remzi H. Arpaci-Dusseau", "Jiri Schindler"], "https://doi.org/10.1109/ISCA.2005.20", 12], ["A Robust Main-Memory Compression Scheme.", ["Magnus Ekman", "Per Stenstrom"], "https://doi.org/10.1109/ISCA.2005.6", 12], ["Continuous Optimization.", ["Brian Fahs", "Todd M. Rafacz", "Sanjay J. Patel", "Steven S. Lumetta"], "https://doi.org/10.1109/ISCA.2005.19", 12], ["RENO - A Rename-Based Instruction Optimizer.", ["Vlad Petric", "Tingting Sha", "Amir Roth"], "https://doi.org/10.1109/ISCA.2005.43", 12], ["A High Throughput String Matching Architecture for Intrusion Detection and Prevention.", ["Lin Tan", "Timothy Sherwood"], "https://doi.org/10.1109/ISCA.2005.5", 11], ["A Tree Based Router Search Engine Architecture with Single Port Memories.", ["Florin Baboescu", "Dean M. Tullsen", "Grigore Rosu", "Sumeet Singh"], "https://doi.org/10.1109/ISCA.2005.7", 11], ["An Integrated Memory Array Processor Architecture for Embedded Image Recognition Systems.", ["Shorin Kyo", "Shinichiro Okazaki", "Tamio Arai"], "https://doi.org/10.1109/ISCA.2005.11", 12], ["Design and Evaluation of Hybrid Fault-Detection Systems.", ["George A. Reis", "Jonathan Chang", "Neil Vachharajani", "Ram Rangan", "David I. August", "Shubhendu S. Mukherjee"], "https://doi.org/10.1109/ISCA.2005.21", 12], ["Rescue: A Microarchitecture for Testability and Defect Tolerance.", ["Ethan Schuchman", "T. N. Vijaykumar"], "https://doi.org/10.1109/ISCA.2005.44", 12], ["Opportunistic Transient-Fault Detection.", ["Mohamed A. Gomaa", "T. N. Vijaykumar"], "https://doi.org/10.1109/ISCA.2005.38", 12], ["An Evaluation Framework and Instruction Set Architecture for Ion-Trap Based Quantum Micro-Architectures.", ["Steven Balensiefer", "Lucas Kreger-Stickles", "Mark Oskin"], "https://doi.org/10.1109/ISCA.2005.10", 11], ["Energy Optimization of Subthreshold-Voltage Sensor Network Processors.", ["Leyla Nazhandali", "Bo Zhai", "Javin Olson", "Anna Reeves", "Michael Minuth", "Ryan Helfand", "Sanjay Pant", "Todd M. Austin", "David T. Blaauw"], "https://doi.org/10.1109/ISCA.2005.26", 11], ["An Ultra Low Power System Architecture for Sensor Network Applications.", ["Mark Hempstead", "Nikhil Tripathi", "Patrick Mauro", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2005.12", 12], ["Temporal Streaming of Shared Memory.", ["Thomas F. Wenisch", "Stephen Somogyi", "Nikolaos Hardavellas", "Jangwoo Kim", "Anastassia Ailamaki", "Babak Falsafi"], "https://doi.org/10.1109/ISCA.2005.50", 12], ["RegionScout: Exploiting Coarse Grain Sharing in Snoop-Based Coherence.", ["Andreas Moshovos"], "https://doi.org/10.1109/ISCA.2005.42", 12], ["Improving Multiprocessor Performance with Coarse-Grain Coherence Tracking.", ["Jason F. Cantin", "Mikko H. Lipasti", "James E. Smith"], "https://doi.org/10.1109/ISCA.2005.31", 12], ["Improving Program Efficiency by Packing Instructions into Registers.", ["Stephen Hines", "Joshua Green", "Gary S. Tyson", "David B. Whalley"], "https://doi.org/10.1109/ISCA.2005.32", 12], ["An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors.", ["Nathan Clark", "Jason A. Blome", "Michael L. Chu", "Scott A. Mahlke", "Stuart Biles", "Krisztian Flautner"], "https://doi.org/10.1109/ISCA.2005.9", 12], ["BugNet: Continuously Recording Program Execution for Deterministic Replay Debugging.", ["Satish Narayanasamy", "Gilles Pokam", "Brad Calder"], "https://doi.org/10.1109/ISCA.2005.16", 12], ["Mitigating Amdahl's Law through EPI Throttling.", ["Murali Annavaram", "Ed Grochowski", "John Paul Shen"], "https://doi.org/10.1109/ISCA.2005.36", 12], ["Increased Scalability and Power Efficiency by Using Multiple Speed Pipelines.", ["Emil Talpes", "Diana Marculescu"], "https://doi.org/10.1109/ISCA.2005.33", 12], ["Energy-Effectiveness of Pre-Execution and Energy-Aware P-Thread Selection.", ["Vlad Petric", "Amir Roth"], "https://doi.org/10.1109/ISCA.2005.27", 12], ["Victim Replication: Maximizing Capacity while Hiding Wire Delay in Tiled Chip Multiprocessors.", ["Michael Zhang", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2005.53", 10], ["Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors.", ["Evan Speight", "Hazim Shafi", "Lixin Zhang", "Ramakrishnan Rajamony"], "https://doi.org/10.1109/ISCA.2005.8", 11], ["Optimizing Replication, Communication, and Capacity Allocation in CMPs.", ["Zeshan Chishti", "Michael D. Powell", "T. N. Vijaykumar"], "https://doi.org/10.1109/ISCA.2005.39", 12], ["Techniques for Efficient Processing in Runahead Execution Engines.", ["Onur Mutlu", "Hyesoon Kim", "Yale N. Patt"], "https://doi.org/10.1109/ISCA.2005.49", 12], ["Piecewise Linear Branch Prediction.", ["Daniel A. Jimenez"], "https://doi.org/10.1109/ISCA.2005.40", 12], ["Analysis of the O-GEometric History Length Branch Predictor.", ["Andre Seznec"], "https://doi.org/10.1109/ISCA.2005.13", 12], ["Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling.", ["Rakesh Kumar", "Victor V. Zyuban", "Dean M. Tullsen"], "https://doi.org/10.1109/ISCA.2005.34", 12], ["Microarchitecture of a High-Radix Router.", ["John Kim", "William J. Dally", "Brian Towles", "Amit K. Gupta"], "https://doi.org/10.1109/ISCA.2005.35", 12], ["Near-Optimal Worst-Case Throughput Routing for Two-Dimensional Mesh Networks.", ["Daeho Seo", "Akif Ali", "Won-Taek Lim", "Nauman Rafique", "Mithuna Thottethodi"], "https://doi.org/10.1109/ISCA.2005.37", 12], ["Scalable Load and Store Processing in Latency Tolerant Processors.", ["Amit Gandhi", "Haitham Akkary", "Ravi Rajwar", "Srikanth T. Srinivasan", "Konrad K. Lai"], "https://doi.org/10.1109/ISCA.2005.46", 12], ["Store Vulnerability Window (SVW): Re-Execution Filtering for Enhanced Load Optimization.", ["Amir Roth"], "https://doi.org/10.1109/ISCA.2005.48", 11], ["Store Buffer Design in First-Level Multibanked Data Caches.", ["Enrique F. Torres", "Pablo Ibanez", "Victor Vinals", "Jose Maria Llaberia"], "https://doi.org/10.1109/ISCA.2005.47", 12], ["Dynamic Verification of Sequential Consistency.", ["Albert Meixner", "Daniel J. Sorin"], "https://doi.org/10.1109/ISCA.2005.25", 12], ["Virtualizing Transactional Memory.", ["Ravi Rajwar", "Maurice Herlihy", "Konrad K. Lai"], "https://doi.org/10.1109/ISCA.2005.54", 12], ["The Impact of Performance Asymmetry in Emerging Multicore Architectures.", ["Saisanthosh Balakrishnan", "Ravi Rajwar", "Michael Upton", "Konrad K. Lai"], "https://doi.org/10.1109/ISCA.2005.51", 12], ["Exploiting Structural Duplication for Lifetime Reliability Enhancement.", ["Jayanth Srinivasan", "Sarita V. Adve", "Pradip Bose", "Jude A. Rivers"], "https://doi.org/10.1109/ISCA.2005.28", 12], ["Computing Architectural Vulnerability Factors for Address-Based Structures.", ["Arijit Biswas", "Paul Racunas", "Razvan Cheveresan", "Joel S. Emer", "Shubhendu S. Mukherjee", "Ram Rangan"], "https://doi.org/10.1109/ISCA.2005.18", 12], ["The V-Way Cache: Demand Based Associativity via Global Replacement.", ["Moinuddin K. Qureshi", "David Thompson", "Yale N. Patt"], "https://doi.org/10.1109/ISCA.2005.52", 12]]