# This script segment is generated automatically by AutoPilot

set id 20202
set name accel_mux_1288_32_1_1
set corename simcore_mux
set op mux
set stage_num 1
set din0_width 32
set din0_signed 0
set din1_width 32
set din1_signed 0
set din2_width 32
set din2_signed 0
set din3_width 32
set din3_signed 0
set din4_width 32
set din4_signed 0
set din5_width 32
set din5_signed 0
set din6_width 32
set din6_signed 0
set din7_width 32
set din7_signed 0
set din8_width 32
set din8_signed 0
set din9_width 32
set din9_signed 0
set din10_width 32
set din10_signed 0
set din11_width 32
set din11_signed 0
set din12_width 32
set din12_signed 0
set din13_width 32
set din13_signed 0
set din14_width 32
set din14_signed 0
set din15_width 32
set din15_signed 0
set din16_width 32
set din16_signed 0
set din17_width 32
set din17_signed 0
set din18_width 32
set din18_signed 0
set din19_width 32
set din19_signed 0
set din20_width 32
set din20_signed 0
set din21_width 32
set din21_signed 0
set din22_width 32
set din22_signed 0
set din23_width 32
set din23_signed 0
set din24_width 32
set din24_signed 0
set din25_width 32
set din25_signed 0
set din26_width 32
set din26_signed 0
set din27_width 32
set din27_signed 0
set din28_width 32
set din28_signed 0
set din29_width 32
set din29_signed 0
set din30_width 32
set din30_signed 0
set din31_width 32
set din31_signed 0
set din32_width 32
set din32_signed 0
set din33_width 32
set din33_signed 0
set din34_width 32
set din34_signed 0
set din35_width 32
set din35_signed 0
set din36_width 32
set din36_signed 0
set din37_width 32
set din37_signed 0
set din38_width 32
set din38_signed 0
set din39_width 32
set din39_signed 0
set din40_width 32
set din40_signed 0
set din41_width 32
set din41_signed 0
set din42_width 32
set din42_signed 0
set din43_width 32
set din43_signed 0
set din44_width 32
set din44_signed 0
set din45_width 32
set din45_signed 0
set din46_width 32
set din46_signed 0
set din47_width 32
set din47_signed 0
set din48_width 32
set din48_signed 0
set din49_width 32
set din49_signed 0
set din50_width 32
set din50_signed 0
set din51_width 32
set din51_signed 0
set din52_width 32
set din52_signed 0
set din53_width 32
set din53_signed 0
set din54_width 32
set din54_signed 0
set din55_width 32
set din55_signed 0
set din56_width 32
set din56_signed 0
set din57_width 32
set din57_signed 0
set din58_width 32
set din58_signed 0
set din59_width 32
set din59_signed 0
set din60_width 32
set din60_signed 0
set din61_width 32
set din61_signed 0
set din62_width 32
set din62_signed 0
set din63_width 32
set din63_signed 0
set din64_width 32
set din64_signed 0
set din65_width 32
set din65_signed 0
set din66_width 32
set din66_signed 0
set din67_width 32
set din67_signed 0
set din68_width 32
set din68_signed 0
set din69_width 32
set din69_signed 0
set din70_width 32
set din70_signed 0
set din71_width 32
set din71_signed 0
set din72_width 32
set din72_signed 0
set din73_width 32
set din73_signed 0
set din74_width 32
set din74_signed 0
set din75_width 32
set din75_signed 0
set din76_width 32
set din76_signed 0
set din77_width 32
set din77_signed 0
set din78_width 32
set din78_signed 0
set din79_width 32
set din79_signed 0
set din80_width 32
set din80_signed 0
set din81_width 32
set din81_signed 0
set din82_width 32
set din82_signed 0
set din83_width 32
set din83_signed 0
set din84_width 32
set din84_signed 0
set din85_width 32
set din85_signed 0
set din86_width 32
set din86_signed 0
set din87_width 32
set din87_signed 0
set din88_width 32
set din88_signed 0
set din89_width 32
set din89_signed 0
set din90_width 32
set din90_signed 0
set din91_width 32
set din91_signed 0
set din92_width 32
set din92_signed 0
set din93_width 32
set din93_signed 0
set din94_width 32
set din94_signed 0
set din95_width 32
set din95_signed 0
set din96_width 32
set din96_signed 0
set din97_width 32
set din97_signed 0
set din98_width 32
set din98_signed 0
set din99_width 32
set din99_signed 0
set din100_width 32
set din100_signed 0
set din101_width 32
set din101_signed 0
set din102_width 32
set din102_signed 0
set din103_width 32
set din103_signed 0
set din104_width 32
set din104_signed 0
set din105_width 32
set din105_signed 0
set din106_width 32
set din106_signed 0
set din107_width 32
set din107_signed 0
set din108_width 32
set din108_signed 0
set din109_width 32
set din109_signed 0
set din110_width 32
set din110_signed 0
set din111_width 32
set din111_signed 0
set din112_width 32
set din112_signed 0
set din113_width 32
set din113_signed 0
set din114_width 32
set din114_signed 0
set din115_width 32
set din115_signed 0
set din116_width 32
set din116_signed 0
set din117_width 32
set din117_signed 0
set din118_width 32
set din118_signed 0
set din119_width 32
set din119_signed 0
set din120_width 32
set din120_signed 0
set din121_width 32
set din121_signed 0
set din122_width 32
set din122_signed 0
set din123_width 32
set din123_signed 0
set din124_width 32
set din124_signed 0
set din125_width 32
set din125_signed 0
set din126_width 32
set din126_signed 0
set din127_width 32
set din127_signed 0
set din128_width 8
set din128_signed 0
set dout_width 32
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {mux} IMPL {auto} LATENCY 0 ALLOW_PRAGMA 1
}


set op mux
set corename Multiplexer
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_pipemux] == "::AESL_LIB_VIRTEX::xil_gen_pipemux"} {
eval "::AESL_LIB_VIRTEX::xil_gen_pipemux { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    din0_width ${din0_width} \
    din0_signed ${din0_signed} \
    din1_width ${din1_width} \
    din1_signed ${din1_signed} \
    din2_width ${din2_width} \
    din2_signed ${din2_signed} \
    din3_width ${din3_width} \
    din3_signed ${din3_signed} \
    din4_width ${din4_width} \
    din4_signed ${din4_signed} \
    din5_width ${din5_width} \
    din5_signed ${din5_signed} \
    din6_width ${din6_width} \
    din6_signed ${din6_signed} \
    din7_width ${din7_width} \
    din7_signed ${din7_signed} \
    din8_width ${din8_width} \
    din8_signed ${din8_signed} \
    din9_width ${din9_width} \
    din9_signed ${din9_signed} \
    din10_width ${din10_width} \
    din10_signed ${din10_signed} \
    din11_width ${din11_width} \
    din11_signed ${din11_signed} \
    din12_width ${din12_width} \
    din12_signed ${din12_signed} \
    din13_width ${din13_width} \
    din13_signed ${din13_signed} \
    din14_width ${din14_width} \
    din14_signed ${din14_signed} \
    din15_width ${din15_width} \
    din15_signed ${din15_signed} \
    din16_width ${din16_width} \
    din16_signed ${din16_signed} \
    din17_width ${din17_width} \
    din17_signed ${din17_signed} \
    din18_width ${din18_width} \
    din18_signed ${din18_signed} \
    din19_width ${din19_width} \
    din19_signed ${din19_signed} \
    din20_width ${din20_width} \
    din20_signed ${din20_signed} \
    din21_width ${din21_width} \
    din21_signed ${din21_signed} \
    din22_width ${din22_width} \
    din22_signed ${din22_signed} \
    din23_width ${din23_width} \
    din23_signed ${din23_signed} \
    din24_width ${din24_width} \
    din24_signed ${din24_signed} \
    din25_width ${din25_width} \
    din25_signed ${din25_signed} \
    din26_width ${din26_width} \
    din26_signed ${din26_signed} \
    din27_width ${din27_width} \
    din27_signed ${din27_signed} \
    din28_width ${din28_width} \
    din28_signed ${din28_signed} \
    din29_width ${din29_width} \
    din29_signed ${din29_signed} \
    din30_width ${din30_width} \
    din30_signed ${din30_signed} \
    din31_width ${din31_width} \
    din31_signed ${din31_signed} \
    din32_width ${din32_width} \
    din32_signed ${din32_signed} \
    din33_width ${din33_width} \
    din33_signed ${din33_signed} \
    din34_width ${din34_width} \
    din34_signed ${din34_signed} \
    din35_width ${din35_width} \
    din35_signed ${din35_signed} \
    din36_width ${din36_width} \
    din36_signed ${din36_signed} \
    din37_width ${din37_width} \
    din37_signed ${din37_signed} \
    din38_width ${din38_width} \
    din38_signed ${din38_signed} \
    din39_width ${din39_width} \
    din39_signed ${din39_signed} \
    din40_width ${din40_width} \
    din40_signed ${din40_signed} \
    din41_width ${din41_width} \
    din41_signed ${din41_signed} \
    din42_width ${din42_width} \
    din42_signed ${din42_signed} \
    din43_width ${din43_width} \
    din43_signed ${din43_signed} \
    din44_width ${din44_width} \
    din44_signed ${din44_signed} \
    din45_width ${din45_width} \
    din45_signed ${din45_signed} \
    din46_width ${din46_width} \
    din46_signed ${din46_signed} \
    din47_width ${din47_width} \
    din47_signed ${din47_signed} \
    din48_width ${din48_width} \
    din48_signed ${din48_signed} \
    din49_width ${din49_width} \
    din49_signed ${din49_signed} \
    din50_width ${din50_width} \
    din50_signed ${din50_signed} \
    din51_width ${din51_width} \
    din51_signed ${din51_signed} \
    din52_width ${din52_width} \
    din52_signed ${din52_signed} \
    din53_width ${din53_width} \
    din53_signed ${din53_signed} \
    din54_width ${din54_width} \
    din54_signed ${din54_signed} \
    din55_width ${din55_width} \
    din55_signed ${din55_signed} \
    din56_width ${din56_width} \
    din56_signed ${din56_signed} \
    din57_width ${din57_width} \
    din57_signed ${din57_signed} \
    din58_width ${din58_width} \
    din58_signed ${din58_signed} \
    din59_width ${din59_width} \
    din59_signed ${din59_signed} \
    din60_width ${din60_width} \
    din60_signed ${din60_signed} \
    din61_width ${din61_width} \
    din61_signed ${din61_signed} \
    din62_width ${din62_width} \
    din62_signed ${din62_signed} \
    din63_width ${din63_width} \
    din63_signed ${din63_signed} \
    din64_width ${din64_width} \
    din64_signed ${din64_signed} \
    din65_width ${din65_width} \
    din65_signed ${din65_signed} \
    din66_width ${din66_width} \
    din66_signed ${din66_signed} \
    din67_width ${din67_width} \
    din67_signed ${din67_signed} \
    din68_width ${din68_width} \
    din68_signed ${din68_signed} \
    din69_width ${din69_width} \
    din69_signed ${din69_signed} \
    din70_width ${din70_width} \
    din70_signed ${din70_signed} \
    din71_width ${din71_width} \
    din71_signed ${din71_signed} \
    din72_width ${din72_width} \
    din72_signed ${din72_signed} \
    din73_width ${din73_width} \
    din73_signed ${din73_signed} \
    din74_width ${din74_width} \
    din74_signed ${din74_signed} \
    din75_width ${din75_width} \
    din75_signed ${din75_signed} \
    din76_width ${din76_width} \
    din76_signed ${din76_signed} \
    din77_width ${din77_width} \
    din77_signed ${din77_signed} \
    din78_width ${din78_width} \
    din78_signed ${din78_signed} \
    din79_width ${din79_width} \
    din79_signed ${din79_signed} \
    din80_width ${din80_width} \
    din80_signed ${din80_signed} \
    din81_width ${din81_width} \
    din81_signed ${din81_signed} \
    din82_width ${din82_width} \
    din82_signed ${din82_signed} \
    din83_width ${din83_width} \
    din83_signed ${din83_signed} \
    din84_width ${din84_width} \
    din84_signed ${din84_signed} \
    din85_width ${din85_width} \
    din85_signed ${din85_signed} \
    din86_width ${din86_width} \
    din86_signed ${din86_signed} \
    din87_width ${din87_width} \
    din87_signed ${din87_signed} \
    din88_width ${din88_width} \
    din88_signed ${din88_signed} \
    din89_width ${din89_width} \
    din89_signed ${din89_signed} \
    din90_width ${din90_width} \
    din90_signed ${din90_signed} \
    din91_width ${din91_width} \
    din91_signed ${din91_signed} \
    din92_width ${din92_width} \
    din92_signed ${din92_signed} \
    din93_width ${din93_width} \
    din93_signed ${din93_signed} \
    din94_width ${din94_width} \
    din94_signed ${din94_signed} \
    din95_width ${din95_width} \
    din95_signed ${din95_signed} \
    din96_width ${din96_width} \
    din96_signed ${din96_signed} \
    din97_width ${din97_width} \
    din97_signed ${din97_signed} \
    din98_width ${din98_width} \
    din98_signed ${din98_signed} \
    din99_width ${din99_width} \
    din99_signed ${din99_signed} \
    din100_width ${din100_width} \
    din100_signed ${din100_signed} \
    din101_width ${din101_width} \
    din101_signed ${din101_signed} \
    din102_width ${din102_width} \
    din102_signed ${din102_signed} \
    din103_width ${din103_width} \
    din103_signed ${din103_signed} \
    din104_width ${din104_width} \
    din104_signed ${din104_signed} \
    din105_width ${din105_width} \
    din105_signed ${din105_signed} \
    din106_width ${din106_width} \
    din106_signed ${din106_signed} \
    din107_width ${din107_width} \
    din107_signed ${din107_signed} \
    din108_width ${din108_width} \
    din108_signed ${din108_signed} \
    din109_width ${din109_width} \
    din109_signed ${din109_signed} \
    din110_width ${din110_width} \
    din110_signed ${din110_signed} \
    din111_width ${din111_width} \
    din111_signed ${din111_signed} \
    din112_width ${din112_width} \
    din112_signed ${din112_signed} \
    din113_width ${din113_width} \
    din113_signed ${din113_signed} \
    din114_width ${din114_width} \
    din114_signed ${din114_signed} \
    din115_width ${din115_width} \
    din115_signed ${din115_signed} \
    din116_width ${din116_width} \
    din116_signed ${din116_signed} \
    din117_width ${din117_width} \
    din117_signed ${din117_signed} \
    din118_width ${din118_width} \
    din118_signed ${din118_signed} \
    din119_width ${din119_width} \
    din119_signed ${din119_signed} \
    din120_width ${din120_width} \
    din120_signed ${din120_signed} \
    din121_width ${din121_width} \
    din121_signed ${din121_signed} \
    din122_width ${din122_width} \
    din122_signed ${din122_signed} \
    din123_width ${din123_width} \
    din123_signed ${din123_signed} \
    din124_width ${din124_width} \
    din124_signed ${din124_signed} \
    din125_width ${din125_width} \
    din125_signed ${din125_signed} \
    din126_width ${din126_width} \
    din126_signed ${din126_signed} \
    din127_width ${din127_width} \
    din127_signed ${din127_signed} \
    din128_width ${din128_width} \
    din128_signed ${din128_signed} \
    dout_width ${dout_width} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_pipemux, check your platform lib"
}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20204 \
    name add177_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add177_reload \
    op interface \
    ports { add177_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20205 \
    name add17_128_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_128_reload \
    op interface \
    ports { add17_128_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20206 \
    name add17_229_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_229_reload \
    op interface \
    ports { add17_229_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20207 \
    name add17_330_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_330_reload \
    op interface \
    ports { add17_330_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20208 \
    name add17_431_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_431_reload \
    op interface \
    ports { add17_431_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20209 \
    name add17_532_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_532_reload \
    op interface \
    ports { add17_532_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20210 \
    name add17_633_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_633_reload \
    op interface \
    ports { add17_633_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20211 \
    name add17_734_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_734_reload \
    op interface \
    ports { add17_734_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20212 \
    name add17_835_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_835_reload \
    op interface \
    ports { add17_835_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20213 \
    name add17_936_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_936_reload \
    op interface \
    ports { add17_936_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20214 \
    name add17_1037_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_1037_reload \
    op interface \
    ports { add17_1037_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20215 \
    name add17_1138_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_1138_reload \
    op interface \
    ports { add17_1138_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20216 \
    name add17_1239_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_1239_reload \
    op interface \
    ports { add17_1239_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20217 \
    name add17_1340_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_1340_reload \
    op interface \
    ports { add17_1340_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20218 \
    name add17_1441_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_1441_reload \
    op interface \
    ports { add17_1441_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20219 \
    name add17_1542_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_1542_reload \
    op interface \
    ports { add17_1542_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20220 \
    name add17_1643_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_1643_reload \
    op interface \
    ports { add17_1643_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20221 \
    name add17_1744_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_1744_reload \
    op interface \
    ports { add17_1744_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20222 \
    name add17_1845_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_1845_reload \
    op interface \
    ports { add17_1845_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20223 \
    name add17_1946_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_1946_reload \
    op interface \
    ports { add17_1946_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20224 \
    name add17_2047_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_2047_reload \
    op interface \
    ports { add17_2047_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20225 \
    name add17_2148_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_2148_reload \
    op interface \
    ports { add17_2148_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20226 \
    name add17_2249_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_2249_reload \
    op interface \
    ports { add17_2249_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20227 \
    name add17_2350_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_2350_reload \
    op interface \
    ports { add17_2350_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20228 \
    name add17_2451_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_2451_reload \
    op interface \
    ports { add17_2451_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20229 \
    name add17_2552_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_2552_reload \
    op interface \
    ports { add17_2552_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20230 \
    name add17_2653_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_2653_reload \
    op interface \
    ports { add17_2653_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20231 \
    name add17_2754_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_2754_reload \
    op interface \
    ports { add17_2754_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20232 \
    name add17_2855_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_2855_reload \
    op interface \
    ports { add17_2855_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20233 \
    name add17_2956_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_2956_reload \
    op interface \
    ports { add17_2956_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20234 \
    name add17_3057_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_3057_reload \
    op interface \
    ports { add17_3057_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20235 \
    name add17_3158_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_3158_reload \
    op interface \
    ports { add17_3158_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20236 \
    name add17_3259_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_3259_reload \
    op interface \
    ports { add17_3259_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20237 \
    name add17_3360_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_3360_reload \
    op interface \
    ports { add17_3360_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20238 \
    name add17_3461_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_3461_reload \
    op interface \
    ports { add17_3461_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20239 \
    name add17_3562_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_3562_reload \
    op interface \
    ports { add17_3562_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20240 \
    name add17_3663_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_3663_reload \
    op interface \
    ports { add17_3663_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20241 \
    name add17_3764_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_3764_reload \
    op interface \
    ports { add17_3764_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20242 \
    name add17_3865_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_3865_reload \
    op interface \
    ports { add17_3865_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20243 \
    name add17_3966_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_3966_reload \
    op interface \
    ports { add17_3966_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20244 \
    name add17_4067_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_4067_reload \
    op interface \
    ports { add17_4067_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20245 \
    name add17_4168_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_4168_reload \
    op interface \
    ports { add17_4168_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20246 \
    name add17_4269_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_4269_reload \
    op interface \
    ports { add17_4269_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20247 \
    name add17_4370_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_4370_reload \
    op interface \
    ports { add17_4370_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20248 \
    name add17_4471_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_4471_reload \
    op interface \
    ports { add17_4471_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20249 \
    name add17_4572_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_4572_reload \
    op interface \
    ports { add17_4572_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20250 \
    name add17_4673_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_4673_reload \
    op interface \
    ports { add17_4673_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20251 \
    name add17_4774_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_4774_reload \
    op interface \
    ports { add17_4774_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20252 \
    name add17_4875_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_4875_reload \
    op interface \
    ports { add17_4875_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20253 \
    name add17_4976_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_4976_reload \
    op interface \
    ports { add17_4976_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20254 \
    name add17_5077_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_5077_reload \
    op interface \
    ports { add17_5077_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20255 \
    name add17_5178_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_5178_reload \
    op interface \
    ports { add17_5178_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20256 \
    name add17_5279_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_5279_reload \
    op interface \
    ports { add17_5279_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20257 \
    name add17_5380_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_5380_reload \
    op interface \
    ports { add17_5380_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20258 \
    name add17_5481_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_5481_reload \
    op interface \
    ports { add17_5481_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20259 \
    name add17_5582_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_5582_reload \
    op interface \
    ports { add17_5582_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20260 \
    name add17_5683_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_5683_reload \
    op interface \
    ports { add17_5683_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20261 \
    name add17_5784_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_5784_reload \
    op interface \
    ports { add17_5784_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20262 \
    name add17_5885_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_5885_reload \
    op interface \
    ports { add17_5885_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20263 \
    name add17_5986_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_5986_reload \
    op interface \
    ports { add17_5986_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20264 \
    name add17_6087_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_6087_reload \
    op interface \
    ports { add17_6087_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20265 \
    name add17_6188_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_6188_reload \
    op interface \
    ports { add17_6188_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20266 \
    name add17_6289_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_6289_reload \
    op interface \
    ports { add17_6289_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20267 \
    name add17_6390_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_6390_reload \
    op interface \
    ports { add17_6390_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20268 \
    name add17_6491_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_6491_reload \
    op interface \
    ports { add17_6491_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20269 \
    name add17_6592_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_6592_reload \
    op interface \
    ports { add17_6592_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20270 \
    name add17_6693_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_6693_reload \
    op interface \
    ports { add17_6693_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20271 \
    name add17_6794_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_6794_reload \
    op interface \
    ports { add17_6794_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20272 \
    name add17_6895_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_6895_reload \
    op interface \
    ports { add17_6895_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20273 \
    name add17_6996_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_6996_reload \
    op interface \
    ports { add17_6996_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20274 \
    name add17_7097_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_7097_reload \
    op interface \
    ports { add17_7097_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20275 \
    name add17_7198_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_7198_reload \
    op interface \
    ports { add17_7198_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20276 \
    name add17_7299_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_7299_reload \
    op interface \
    ports { add17_7299_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20277 \
    name add17_73100_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_73100_reload \
    op interface \
    ports { add17_73100_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20278 \
    name add17_74101_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_74101_reload \
    op interface \
    ports { add17_74101_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20279 \
    name add17_75102_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_75102_reload \
    op interface \
    ports { add17_75102_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20280 \
    name add17_76103_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_76103_reload \
    op interface \
    ports { add17_76103_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20281 \
    name add17_77104_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_77104_reload \
    op interface \
    ports { add17_77104_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20282 \
    name add17_78105_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_78105_reload \
    op interface \
    ports { add17_78105_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20283 \
    name add17_79106_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_79106_reload \
    op interface \
    ports { add17_79106_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20284 \
    name add17_80107_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_80107_reload \
    op interface \
    ports { add17_80107_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20285 \
    name add17_81108_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_81108_reload \
    op interface \
    ports { add17_81108_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20286 \
    name add17_82109_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_82109_reload \
    op interface \
    ports { add17_82109_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20287 \
    name add17_83110_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_83110_reload \
    op interface \
    ports { add17_83110_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20288 \
    name add17_84111_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_84111_reload \
    op interface \
    ports { add17_84111_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20289 \
    name add17_85112_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_85112_reload \
    op interface \
    ports { add17_85112_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20290 \
    name add17_86113_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_86113_reload \
    op interface \
    ports { add17_86113_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20291 \
    name add17_87114_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_87114_reload \
    op interface \
    ports { add17_87114_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20292 \
    name add17_88115_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_88115_reload \
    op interface \
    ports { add17_88115_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20293 \
    name add17_89116_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_89116_reload \
    op interface \
    ports { add17_89116_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20294 \
    name add17_90117_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_90117_reload \
    op interface \
    ports { add17_90117_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20295 \
    name add17_91118_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_91118_reload \
    op interface \
    ports { add17_91118_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20296 \
    name add17_92119_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_92119_reload \
    op interface \
    ports { add17_92119_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20297 \
    name add17_93120_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_93120_reload \
    op interface \
    ports { add17_93120_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20298 \
    name add17_94121_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_94121_reload \
    op interface \
    ports { add17_94121_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20299 \
    name add17_95122_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_95122_reload \
    op interface \
    ports { add17_95122_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20300 \
    name add17_96123_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_96123_reload \
    op interface \
    ports { add17_96123_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20301 \
    name add17_97124_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_97124_reload \
    op interface \
    ports { add17_97124_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20302 \
    name add17_98125_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_98125_reload \
    op interface \
    ports { add17_98125_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20303 \
    name add17_99126_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_99126_reload \
    op interface \
    ports { add17_99126_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20304 \
    name add17_100127_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_100127_reload \
    op interface \
    ports { add17_100127_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20305 \
    name add17_101128_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_101128_reload \
    op interface \
    ports { add17_101128_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20306 \
    name add17_102129_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_102129_reload \
    op interface \
    ports { add17_102129_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20307 \
    name add17_103130_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_103130_reload \
    op interface \
    ports { add17_103130_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20308 \
    name add17_104131_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_104131_reload \
    op interface \
    ports { add17_104131_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20309 \
    name add17_105132_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_105132_reload \
    op interface \
    ports { add17_105132_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20310 \
    name add17_106133_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_106133_reload \
    op interface \
    ports { add17_106133_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20311 \
    name add17_107134_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_107134_reload \
    op interface \
    ports { add17_107134_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20312 \
    name add17_108135_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_108135_reload \
    op interface \
    ports { add17_108135_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20313 \
    name add17_109136_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_109136_reload \
    op interface \
    ports { add17_109136_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20314 \
    name add17_110137_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_110137_reload \
    op interface \
    ports { add17_110137_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20315 \
    name add17_111138_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_111138_reload \
    op interface \
    ports { add17_111138_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20316 \
    name add17_112139_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_112139_reload \
    op interface \
    ports { add17_112139_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20317 \
    name add17_113140_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_113140_reload \
    op interface \
    ports { add17_113140_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20318 \
    name add17_114141_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_114141_reload \
    op interface \
    ports { add17_114141_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20319 \
    name add17_115142_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_115142_reload \
    op interface \
    ports { add17_115142_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20320 \
    name add17_116143_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_116143_reload \
    op interface \
    ports { add17_116143_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20321 \
    name add17_117144_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_117144_reload \
    op interface \
    ports { add17_117144_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20322 \
    name add17_118145_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_118145_reload \
    op interface \
    ports { add17_118145_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20323 \
    name add17_119146_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_119146_reload \
    op interface \
    ports { add17_119146_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20324 \
    name add17_120147_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_120147_reload \
    op interface \
    ports { add17_120147_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20325 \
    name add17_121148_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_121148_reload \
    op interface \
    ports { add17_121148_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20326 \
    name add17_122149_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_122149_reload \
    op interface \
    ports { add17_122149_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20327 \
    name add17_123150_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_123150_reload \
    op interface \
    ports { add17_123150_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20328 \
    name add17_124151_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_124151_reload \
    op interface \
    ports { add17_124151_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20329 \
    name add17_125152_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_125152_reload \
    op interface \
    ports { add17_125152_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20330 \
    name add17_126153_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_126153_reload \
    op interface \
    ports { add17_126153_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20331 \
    name add17_127154_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add17_127154_reload \
    op interface \
    ports { add17_127154_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20332 \
    name dense_feature_map_stream128 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_feature_map_stream128 \
    op interface \
    ports { dense_feature_map_stream128_din { O 32 vector } dense_feature_map_stream128_num_data_valid { I 3 vector } dense_feature_map_stream128_fifo_cap { I 3 vector } dense_feature_map_stream128_full_n { I 1 bit } dense_feature_map_stream128_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20333 \
    name dense_activations_stream129 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_activations_stream129 \
    op interface \
    ports { dense_activations_stream129_din { O 1 vector } dense_activations_stream129_num_data_valid { I 8 vector } dense_activations_stream129_fifo_cap { I 8 vector } dense_activations_stream129_full_n { I 1 bit } dense_activations_stream129_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20334 \
    name dense_f_map_out134 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_f_map_out134 \
    op interface \
    ports { dense_f_map_out134_din { O 32 vector } dense_f_map_out134_num_data_valid { I 8 vector } dense_f_map_out134_fifo_cap { I 8 vector } dense_f_map_out134_full_n { I 1 bit } dense_f_map_out134_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName accel_flow_control_loop_pipe_sequential_init_U
set CompName accel_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix accel_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


