
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Feb 12 18:12:00 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1446.492 ; gain = 40.836 ; free physical = 104532 ; free virtual = 119516
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/landaud1/Downloads/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/sdb/Tools/Vivado/2024.1/data/ip'.
Command: link_design -top top -part xc7a200tsbg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Device 21-9227] Part: xc7a200tsbg484-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint '/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0.dcp' for cell 'mem_int/func_int/dsp_gen/rgb2dvi'
INFO: [Project 1-454] Reading design checkpoint '/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/v_tc_0_1/v_tc_0.dcp' for cell 'mem_int/func_int/dsp_gen/vtc/vtc'
INFO: [Project 1-454] Reading design checkpoint '/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'ping_pong_switch/ping'
INFO: [Project 1-454] Reading design checkpoint '/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'ping_pong_switch/pong'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1891.562 ; gain = 0.000 ; free physical = 104207 ; free virtual = 119191
INFO: [Netlist 29-17] Analyzing 289 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz_0/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'mem_int/func_int/dsp_gen/rgb2dvi/U0'
Finished Parsing XDC File [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'mem_int/func_int/dsp_gen/rgb2dvi/U0'
Parsing XDC File [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2672.082 ; gain = 625.961 ; free physical = 103575 ; free virtual = 118559
Finished Parsing XDC File [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/constrs_1/imports/Downloads/Nexys-Video-Master.xdc]
Finished Parsing XDC File [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/constrs_1/imports/Downloads/Nexys-Video-Master.xdc]
Parsing XDC File [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'mem_int/func_int/dsp_gen/rgb2dvi/U0'
Finished Parsing XDC File [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'mem_int/func_int/dsp_gen/rgb2dvi/U0'
Parsing XDC File [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/v_tc_0_1/v_tc_0_clocks.xdc] for cell 'mem_int/func_int/dsp_gen/vtc/vtc/U0'
Finished Parsing XDC File [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/v_tc_0_1/v_tc_0_clocks.xdc] for cell 'mem_int/func_int/dsp_gen/vtc/vtc/U0'
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2672.082 ; gain = 0.000 ; free physical = 103564 ; free virtual = 118548
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2672.082 ; gain = 1198.809 ; free physical = 103564 ; free virtual = 118548
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2736.113 ; gain = 64.031 ; free physical = 103573 ; free virtual = 118557

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16e416bca

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2736.113 ; gain = 0.000 ; free physical = 103577 ; free virtual = 118561

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 16e416bca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.996 ; gain = 0.000 ; free physical = 103309 ; free virtual = 118293

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 16e416bca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2977.996 ; gain = 0.000 ; free physical = 103309 ; free virtual = 118293
Phase 1 Initialization | Checksum: 16e416bca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2977.996 ; gain = 0.000 ; free physical = 103309 ; free virtual = 118293

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 16e416bca

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2977.996 ; gain = 0.000 ; free physical = 103307 ; free virtual = 118291

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 16e416bca

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2977.996 ; gain = 0.000 ; free physical = 103307 ; free virtual = 118291
Phase 2 Timer Update And Timing Data Collection | Checksum: 16e416bca

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2977.996 ; gain = 0.000 ; free physical = 103307 ; free virtual = 118291

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 4 inverters resulting in an inversion of 37 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 15c109025

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2977.996 ; gain = 0.000 ; free physical = 103308 ; free virtual = 118292
Retarget | Checksum: 15c109025
INFO: [Opt 31-389] Phase Retarget created 155 cells and removed 225 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 12 load pin(s).
Phase 4 Constant propagation | Checksum: 1a026fb19

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2977.996 ; gain = 0.000 ; free physical = 103334 ; free virtual = 118318
Constant propagation | Checksum: 1a026fb19
INFO: [Opt 31-389] Phase Constant propagation created 97 cells and removed 414 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1279ecded

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2977.996 ; gain = 0.000 ; free physical = 103350 ; free virtual = 118334
Sweep | Checksum: 1279ecded
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 431 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst to drive 8 load(s) on clock net mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG
INFO: [Opt 31-194] Inserted BUFG mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst to drive 8 load(s) on clock net mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 13d9bffcb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2977.996 ; gain = 0.000 ; free physical = 103352 ; free virtual = 118336
BUFG optimization | Checksum: 13d9bffcb
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 13d9bffcb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2977.996 ; gain = 0.000 ; free physical = 103352 ; free virtual = 118336
Shift Register Optimization | Checksum: 13d9bffcb
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 13d9bffcb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2977.996 ; gain = 0.000 ; free physical = 103353 ; free virtual = 118336
Post Processing Netlist | Checksum: 13d9bffcb
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 18b77ffe5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2977.996 ; gain = 0.000 ; free physical = 103344 ; free virtual = 118328

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2977.996 ; gain = 0.000 ; free physical = 103344 ; free virtual = 118328
Phase 9.2 Verifying Netlist Connectivity | Checksum: 18b77ffe5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2977.996 ; gain = 0.000 ; free physical = 103344 ; free virtual = 118328
Phase 9 Finalization | Checksum: 18b77ffe5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2977.996 ; gain = 0.000 ; free physical = 103344 ; free virtual = 118328
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             155  |             225  |                                              2  |
|  Constant propagation         |              97  |             414  |                                              0  |
|  Sweep                        |               0  |             431  |                                              1  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 18b77ffe5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2977.996 ; gain = 0.000 ; free physical = 103352 ; free virtual = 118335

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 15 BRAM(s) out of a total of 58 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 58 newly gated: 0 Total Ports: 116
Ending PowerOpt Patch Enables Task | Checksum: 18baef3ff

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103163 ; free virtual = 118147
Ending Power Optimization Task | Checksum: 18baef3ff

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3309.027 ; gain = 331.031 ; free physical = 103159 ; free virtual = 118143

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 255620fea

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103117 ; free virtual = 118101
Ending Final Cleanup Task | Checksum: 255620fea

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103117 ; free virtual = 118101

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103117 ; free virtual = 118101
Ending Netlist Obfuscation Task | Checksum: 255620fea

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103117 ; free virtual = 118101
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3309.027 ; gain = 636.945 ; free physical = 103117 ; free virtual = 118101
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103055 ; free virtual = 118039
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103055 ; free virtual = 118039
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103055 ; free virtual = 118039
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103061 ; free virtual = 118045
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103061 ; free virtual = 118045
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103059 ; free virtual = 118044
Write Physdb Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103059 ; free virtual = 118044
INFO: [Common 17-1381] The checkpoint '/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.runs/impl_1/top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103032 ; free virtual = 118016
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18c45e6f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103032 ; free virtual = 118016
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103032 ; free virtual = 118016

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b27a072f

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103043 ; free virtual = 118028

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 23e8edafd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103026 ; free virtual = 118011

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 23e8edafd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103018 ; free virtual = 118003
Phase 1 Placer Initialization | Checksum: 23e8edafd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103036 ; free virtual = 118021

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 24f5e27dd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103034 ; free virtual = 118019

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2a5ed7626

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103044 ; free virtual = 118029

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2a5ed7626

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103044 ; free virtual = 118029

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1ca7c1ecc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103124 ; free virtual = 118108

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 95 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 47 nets or LUTs. Breaked 0 LUT, combined 47 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103155 ; free virtual = 118139

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             47  |                    47  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             47  |                    47  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 233b3864e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103152 ; free virtual = 118137
Phase 2.4 Global Placement Core | Checksum: 29a4246e5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103155 ; free virtual = 118139
Phase 2 Global Placement | Checksum: 29a4246e5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103155 ; free virtual = 118139

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2915b9b10

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103155 ; free virtual = 118139

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 26f8d4314

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103144 ; free virtual = 118129

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 240b340d3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103144 ; free virtual = 118129

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c3271a47

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103144 ; free virtual = 118129

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2e84aed64

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103148 ; free virtual = 118135

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 286fb99ab

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103144 ; free virtual = 118131

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 201af7667

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103144 ; free virtual = 118131
Phase 3 Detail Placement | Checksum: 201af7667

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103144 ; free virtual = 118131

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1919644bb

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.046 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 13298936c

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103156 ; free virtual = 118142
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 225eed974

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103174 ; free virtual = 118161
Phase 4.1.1.1 BUFG Insertion | Checksum: 1919644bb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103174 ; free virtual = 118161

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.046. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 22b8b9218

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103173 ; free virtual = 118160

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103173 ; free virtual = 118160
Phase 4.1 Post Commit Optimization | Checksum: 22b8b9218

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103173 ; free virtual = 118160

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22b8b9218

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103173 ; free virtual = 118160

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 22b8b9218

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103173 ; free virtual = 118160
Phase 4.3 Placer Reporting | Checksum: 22b8b9218

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103171 ; free virtual = 118158

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103166 ; free virtual = 118152

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103166 ; free virtual = 118152
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 268f76a88

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103164 ; free virtual = 118151
Ending Placer Task | Checksum: 19a3e88f3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103149 ; free virtual = 118136
84 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103149 ; free virtual = 118136
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103139 ; free virtual = 118125
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103120 ; free virtual = 118106
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103124 ; free virtual = 118111
Wrote PlaceDB: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103122 ; free virtual = 118110
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103122 ; free virtual = 118110
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103122 ; free virtual = 118110
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103122 ; free virtual = 118111
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103120 ; free virtual = 118109
Write Physdb Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103120 ; free virtual = 118109
INFO: [Common 17-1381] The checkpoint '/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.runs/impl_1/top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103110 ; free virtual = 118098
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 3.046 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103111 ; free virtual = 118099
Wrote PlaceDB: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103106 ; free virtual = 118095
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103106 ; free virtual = 118095
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103106 ; free virtual = 118095
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103106 ; free virtual = 118096
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103106 ; free virtual = 118096
Write Physdb Complete: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3309.027 ; gain = 0.000 ; free physical = 103106 ; free virtual = 118096
INFO: [Common 17-1381] The checkpoint '/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8ffeeedc ConstDB: 0 ShapeSum: 7224aeb3 RouteDB: 981aeb64
Post Restoration Checksum: NetGraph: 70168cb1 | NumContArr: 9201761f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 28769f80a

Time (s): cpu = 00:01:14 ; elapsed = 00:01:02 . Memory (MB): peak = 3327.164 ; gain = 18.137 ; free physical = 102989 ; free virtual = 117982

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 28769f80a

Time (s): cpu = 00:01:14 ; elapsed = 00:01:02 . Memory (MB): peak = 3327.164 ; gain = 18.137 ; free physical = 102993 ; free virtual = 117986

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 28769f80a

Time (s): cpu = 00:01:14 ; elapsed = 00:01:02 . Memory (MB): peak = 3327.164 ; gain = 18.137 ; free physical = 102993 ; free virtual = 117986
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 29f87b42b

Time (s): cpu = 00:01:18 ; elapsed = 00:01:04 . Memory (MB): peak = 3394.922 ; gain = 85.895 ; free physical = 102919 ; free virtual = 117911
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.201  | TNS=0.000  | WHS=-2.924 | THS=-100.608|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 825
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 824
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1dbdd79e0

Time (s): cpu = 00:01:20 ; elapsed = 00:01:05 . Memory (MB): peak = 3409.703 ; gain = 100.676 ; free physical = 102881 ; free virtual = 117874

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1dbdd79e0

Time (s): cpu = 00:01:20 ; elapsed = 00:01:05 . Memory (MB): peak = 3409.703 ; gain = 100.676 ; free physical = 102881 ; free virtual = 117874

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2239b58d2

Time (s): cpu = 00:01:23 ; elapsed = 00:01:06 . Memory (MB): peak = 3409.703 ; gain = 100.676 ; free physical = 102890 ; free virtual = 117883
Phase 4 Initial Routing | Checksum: 2239b58d2

Time (s): cpu = 00:01:23 ; elapsed = 00:01:06 . Memory (MB): peak = 3409.703 ; gain = 100.676 ; free physical = 102890 ; free virtual = 117883

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 217
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.206  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 234f91d35

Time (s): cpu = 00:01:26 ; elapsed = 00:01:07 . Memory (MB): peak = 3409.703 ; gain = 100.676 ; free physical = 102893 ; free virtual = 117886
Phase 5 Rip-up And Reroute | Checksum: 234f91d35

Time (s): cpu = 00:01:26 ; elapsed = 00:01:07 . Memory (MB): peak = 3409.703 ; gain = 100.676 ; free physical = 102893 ; free virtual = 117886

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f466631a

Time (s): cpu = 00:01:27 ; elapsed = 00:01:07 . Memory (MB): peak = 3409.703 ; gain = 100.676 ; free physical = 102885 ; free virtual = 117878
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.213  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 1f466631a

Time (s): cpu = 00:01:27 ; elapsed = 00:01:07 . Memory (MB): peak = 3409.703 ; gain = 100.676 ; free physical = 102885 ; free virtual = 117878

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1f466631a

Time (s): cpu = 00:01:27 ; elapsed = 00:01:07 . Memory (MB): peak = 3409.703 ; gain = 100.676 ; free physical = 102885 ; free virtual = 117878
Phase 6 Delay and Skew Optimization | Checksum: 1f466631a

Time (s): cpu = 00:01:27 ; elapsed = 00:01:07 . Memory (MB): peak = 3409.703 ; gain = 100.676 ; free physical = 102885 ; free virtual = 117878

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.213  | TNS=0.000  | WHS=0.104  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 224dc1269

Time (s): cpu = 00:01:28 ; elapsed = 00:01:08 . Memory (MB): peak = 3409.703 ; gain = 100.676 ; free physical = 102886 ; free virtual = 117878
Phase 7 Post Hold Fix | Checksum: 224dc1269

Time (s): cpu = 00:01:28 ; elapsed = 00:01:08 . Memory (MB): peak = 3409.703 ; gain = 100.676 ; free physical = 102886 ; free virtual = 117878

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.191052 %
  Global Horizontal Routing Utilization  = 0.207832 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 224dc1269

Time (s): cpu = 00:01:28 ; elapsed = 00:01:08 . Memory (MB): peak = 3409.703 ; gain = 100.676 ; free physical = 102886 ; free virtual = 117878

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 224dc1269

Time (s): cpu = 00:01:28 ; elapsed = 00:01:08 . Memory (MB): peak = 3409.703 ; gain = 100.676 ; free physical = 102886 ; free virtual = 117878

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 259397c3a

Time (s): cpu = 00:01:28 ; elapsed = 00:01:08 . Memory (MB): peak = 3409.703 ; gain = 100.676 ; free physical = 102878 ; free virtual = 117871

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 259397c3a

Time (s): cpu = 00:01:28 ; elapsed = 00:01:08 . Memory (MB): peak = 3409.703 ; gain = 100.676 ; free physical = 102878 ; free virtual = 117871

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.213  | TNS=0.000  | WHS=0.104  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 259397c3a

Time (s): cpu = 00:01:28 ; elapsed = 00:01:08 . Memory (MB): peak = 3409.703 ; gain = 100.676 ; free physical = 102878 ; free virtual = 117871
Total Elapsed time in route_design: 67.87 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 15080e1f4

Time (s): cpu = 00:01:28 ; elapsed = 00:01:08 . Memory (MB): peak = 3409.703 ; gain = 100.676 ; free physical = 102878 ; free virtual = 117871
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 15080e1f4

Time (s): cpu = 00:01:28 ; elapsed = 00:01:08 . Memory (MB): peak = 3409.703 ; gain = 100.676 ; free physical = 102878 ; free virtual = 117871

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:09 . Memory (MB): peak = 3409.797 ; gain = 100.770 ; free physical = 102878 ; free virtual = 117871
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
130 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3497.770 ; gain = 87.973 ; free physical = 102785 ; free virtual = 117780
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3497.770 ; gain = 0.000 ; free physical = 102785 ; free virtual = 117779
Wrote PlaceDB: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3497.770 ; gain = 0.000 ; free physical = 102795 ; free virtual = 117791
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3497.770 ; gain = 0.000 ; free physical = 102795 ; free virtual = 117791
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3497.770 ; gain = 0.000 ; free physical = 102798 ; free virtual = 117795
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3497.770 ; gain = 0.000 ; free physical = 102798 ; free virtual = 117795
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3497.770 ; gain = 0.000 ; free physical = 102798 ; free virtual = 117795
Write Physdb Complete: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3497.770 ; gain = 0.000 ; free physical = 102798 ; free virtual = 117795
INFO: [Common 17-1381] The checkpoint '/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.runs/impl_1/top_routed.dcp' has been generated.
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
142 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 3743.578 ; gain = 245.809 ; free physical = 102604 ; free virtual = 117611
INFO: [Common 17-206] Exiting Vivado at Wed Feb 12 18:14:49 2025...
