{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552582721687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552582721687 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 14 10:58:41 2019 " "Processing started: Thu Mar 14 10:58:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552582721687 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552582721687 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD -c LCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD -c LCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552582721687 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1552582722078 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1552582722078 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A LCD.v(7) " "Verilog HDL Declaration information at LCD.v(7): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "LCD.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/LCD/LCD.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1552582733645 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B LCD.v(7) " "Verilog HDL Declaration information at LCD.v(7): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "LCD.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/LCD/LCD.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1552582733645 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C LCD.v(7) " "Verilog HDL Declaration information at LCD.v(7): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "LCD.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/LCD/LCD.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1552582733645 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D LCD.v(7) " "Verilog HDL Declaration information at LCD.v(7): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "LCD.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/LCD/LCD.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1552582733645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/LCD/LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552582733645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552582733645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "P LCD.v(28) " "Verilog HDL Implicit Net warning at LCD.v(28): created implicit net for \"P\"" {  } { { "LCD.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/LCD/LCD.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552582733645 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD " "Elaborating entity \"LCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1552582733660 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D LCD.v(12) " "Verilog HDL or VHDL warning at LCD.v(12): object \"D\" assigned a value but never read" {  } { { "LCD.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/LCD/LCD.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552582733660 "|LCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "N LCD.v(12) " "Verilog HDL or VHDL warning at LCD.v(12): object \"N\" assigned a value but never read" {  } { { "LCD.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/LCD/LCD.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552582733676 "|LCD"}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "4 3 0 LEDR LCD.v(61) " "Verilog HDL error at LCD.v(61): index 4 cannot fall outside the declared range \[3:0\] for vector \"LEDR\"" {  } { { "LCD.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/LCD/LCD.v" 61 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552582733676 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1552582733676 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/barber.timothy20/Documents/Github/Quartus/LCD/output_files/LCD.map.smsg " "Generated suppressed messages file C:/Users/barber.timothy20/Documents/Github/Quartus/LCD/output_files/LCD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552582733692 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "654 " "Peak virtual memory: 654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552582733817 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 14 10:58:53 2019 " "Processing ended: Thu Mar 14 10:58:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552582733817 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552582733817 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552582733817 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552582733817 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552582734426 ""}
