Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 28 17:40:36 2023
| Host         : LAPTOP-LMHVAO43 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dd_project_control_sets_placed.rpt
| Design       : dd_project
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            1 |
|      4 |            8 |
|      7 |            1 |
|     12 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |              32 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                          |                  |                1 |              1 |
|  divclk_BUFG   | green_i_1_n_0            | e_reg_n_0        |                1 |              3 |
|  divclk_BUFG   | c2                       |                  |                1 |              4 |
|  divclk_BUFG   | c1[3]_i_1_n_0            |                  |                1 |              4 |
|  divclk_BUFG   | c3                       |                  |                1 |              4 |
|  divclk_BUFG   | c4[3]_i_1_n_0            |                  |                1 |              4 |
|  divclk_BUFG   | FSM_onehot_ur[3]_i_1_n_0 |                  |                1 |              4 |
|  divclk_BUFG   | d3[3]_i_1_n_0            |                  |                4 |              4 |
|  divclk_BUFG   | d1[3]_i_1_n_0            |                  |                2 |              4 |
|  divclk_BUFG   | d4[3]_i_1_n_0            |                  |                3 |              4 |
|  divclk_BUFG   | disp_7_seg[6]_i_1_n_0    | e_reg_n_0        |                2 |              7 |
|  divclk_BUFG   |                          |                  |                7 |             12 |
|  clk_IBUF_BUFG |                          | q1/clear         |                8 |             31 |
+----------------+--------------------------+------------------+------------------+----------------+


