Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Dec  7 10:04:54 2021
| Host         : LAPTOP-TDKNUURL running 64-bit major release  (build 9200)
| Command      : report_methodology -file IO_ParallelMul_methodology_drc_routed.rpt -pb IO_ParallelMul_methodology_drc_routed.pb -rpx IO_ParallelMul_methodology_drc_routed.rpx
| Design       : IO_ParallelMul
| Device       : xc7a200tfbg676-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 4061
+-----------+------------------+---------------------------------------------+------------+
| Rule      | Severity         | Description                                 | Violations |
+-----------+------------------+---------------------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell                 | 1000       |
| HPDR-2    | Warning          | Port pin INOUT inconsistency                | 16         |
| LUTAR-1   | Warning          | LUT drives async reset alert                | 2044       |
| TIMING-20 | Warning          | Non-clocked latch                           | 1000       |
| ULMTCS-1  | Warning          | Control Sets use limits recommend reduction | 1          |
+-----------+------------------+---------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[1000]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[1001]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[1002]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[1003]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[1004]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[1005]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[1006]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[1007]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[1008]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[1009]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[100]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[1010]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[1011]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[1012]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[1013]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[1014]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[1015]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[1016]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[1017]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[1018]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[1019]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[101]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[1020]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[1021]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[1022]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[1023]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[102]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[103]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[104]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[105]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[106]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[107]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[108]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[109]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[110]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[111]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[112]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[113]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[114]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[115]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[116]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[117]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[118]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[119]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[120]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[121]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[122]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[123]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[124]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[125]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[126]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[127]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[128]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[129]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[130]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[131]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[132]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[133]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[134]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[135]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[136]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[137]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[138]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[139]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[140]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[141]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[142]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[143]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[144]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[145]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[146]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[147]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[148]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[149]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[150]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[151]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[152]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[153]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[154]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[155]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[156]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[157]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[158]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[159]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[160]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[161]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[162]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[163]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[164]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[165]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[166]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[167]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[168]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[169]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[170]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[171]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[172]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[173]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[174]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[175]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[176]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[177]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[178]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[179]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#114 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[180]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#115 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[181]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#116 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[182]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#117 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[183]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#118 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[184]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#119 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[185]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#120 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[186]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#121 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[187]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#122 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[188]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#123 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[189]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#124 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#125 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[190]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#126 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[191]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#127 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[192]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#128 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[193]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#129 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[194]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#130 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[195]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#131 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[196]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#132 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[197]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#133 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[198]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#134 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[199]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#135 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#136 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#137 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[200]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#138 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[201]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#139 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[202]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#140 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[203]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#141 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[204]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#142 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[205]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#143 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[206]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#144 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[207]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#145 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[208]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#146 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[209]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#147 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#148 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[210]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#149 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[211]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#150 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[212]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#151 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[213]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#152 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[214]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#153 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[215]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#154 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[216]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#155 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[217]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#156 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[218]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#157 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[219]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#158 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#159 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[220]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#160 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[221]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#161 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[222]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#162 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[223]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#163 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[224]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#164 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[225]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#165 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[226]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#166 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[227]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#167 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[228]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#168 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[229]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#169 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#170 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[230]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#171 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[231]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#172 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[232]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#173 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[233]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#174 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[234]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#175 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[235]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#176 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[236]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#177 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[237]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#178 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[238]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#179 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[239]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#180 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#181 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[240]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#182 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[241]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#183 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[242]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#184 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[243]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#185 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[244]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#186 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[245]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#187 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[246]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#188 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[247]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#189 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[248]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#190 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[249]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#191 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#192 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[250]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#193 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[251]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#194 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[252]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#195 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[253]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#196 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[254]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#197 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[255]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#198 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[256]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#199 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[257]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#200 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[258]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#201 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[259]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#202 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#203 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[260]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#204 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[261]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#205 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[262]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#206 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[263]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#207 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[264]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#208 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[265]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#209 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[266]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#210 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[267]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#211 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[268]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#212 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[269]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#213 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#214 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[270]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#215 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[271]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#216 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[272]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#217 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[273]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#218 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[274]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#219 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[275]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#220 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[276]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#221 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[277]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#222 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[278]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#223 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[279]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#224 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#225 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[280]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#226 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[281]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#227 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[282]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#228 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[283]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#229 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[284]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#230 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[285]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#231 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[286]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#232 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[287]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#233 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[288]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#234 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[289]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#235 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#236 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[290]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#237 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[291]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#238 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[292]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#239 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[293]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#240 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[294]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#241 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[295]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#242 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[296]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#243 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[297]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#244 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[298]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#245 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[299]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#246 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#247 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#248 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[300]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#249 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[301]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#250 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[302]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#251 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[303]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#252 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[304]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#253 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[305]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#254 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[306]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#255 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[307]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#256 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[308]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#257 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[309]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#258 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#259 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[310]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#260 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[311]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#261 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[312]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#262 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[313]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#263 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[314]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#264 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[315]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#265 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[316]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#266 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[317]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#267 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[318]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#268 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[319]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#269 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#270 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[320]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#271 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[321]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#272 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[322]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#273 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[323]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#274 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[324]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#275 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[325]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#276 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[326]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#277 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[327]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#278 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[328]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#279 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[329]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#280 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#281 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[330]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#282 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[331]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#283 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[332]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#284 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[333]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#285 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[334]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#286 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[335]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#287 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[336]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#288 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[337]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#289 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[338]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#290 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[339]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#291 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#292 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[340]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#293 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[341]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#294 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[342]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#295 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[343]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#296 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[344]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#297 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[345]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#298 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[346]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#299 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[347]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#300 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[348]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#301 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[349]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#302 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#303 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[350]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#304 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[351]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#305 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[352]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#306 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[353]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#307 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[354]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#308 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[355]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#309 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[356]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#310 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[357]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#311 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[358]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#312 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[359]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#313 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#314 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[360]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#315 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[361]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#316 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[362]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#317 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[363]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#318 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[364]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#319 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[365]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#320 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[366]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#321 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[367]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#322 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[368]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#323 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[369]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#324 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[36]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#325 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[370]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#326 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[371]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#327 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[372]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#328 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[373]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#329 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[374]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#330 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[375]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#331 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[376]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#332 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[377]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#333 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[378]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#334 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[379]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#335 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[37]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#336 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[380]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#337 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[381]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#338 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[382]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#339 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[383]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#340 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[384]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#341 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[385]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#342 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[386]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#343 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[387]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#344 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[388]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#345 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[389]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#346 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[38]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#347 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[390]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#348 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[391]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#349 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[392]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#350 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[393]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#351 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[394]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#352 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[395]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#353 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[396]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#354 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[397]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#355 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[398]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#356 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[399]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#357 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[39]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#358 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#359 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[400]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#360 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[401]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#361 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[402]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#362 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[403]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#363 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[404]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#364 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[405]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#365 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[406]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#366 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[407]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#367 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[408]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#368 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[409]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#369 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[40]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#370 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[410]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#371 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[411]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#372 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[412]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#373 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[413]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#374 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[414]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#375 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[415]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#376 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[416]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#377 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[417]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#378 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[418]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#379 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[419]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#380 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[41]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#381 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[420]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#382 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[421]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#383 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[422]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#384 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[423]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#385 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[424]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#386 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[425]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#387 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[426]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#388 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[427]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#389 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[428]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#390 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[429]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#391 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[42]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#392 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[430]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#393 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[431]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#394 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[432]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#395 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[433]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#396 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[434]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#397 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[435]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#398 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[436]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#399 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[437]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#400 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[438]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#401 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[439]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#402 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[43]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#403 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[440]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#404 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[441]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#405 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[442]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#406 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[443]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#407 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[444]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#408 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[445]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#409 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[446]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#410 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[447]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#411 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[448]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#412 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[449]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#413 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[44]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#414 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[450]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#415 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[451]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#416 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[452]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#417 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[453]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#418 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[454]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#419 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[455]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#420 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[456]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#421 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[457]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#422 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[458]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#423 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[459]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#424 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[45]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#425 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[460]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#426 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[461]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#427 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[462]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#428 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[463]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#429 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[464]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#430 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[465]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#431 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[466]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#432 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[467]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#433 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[468]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#434 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[469]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#435 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[46]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#436 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[470]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#437 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[471]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#438 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[472]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#439 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[473]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#440 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[474]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#441 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[475]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#442 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[476]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#443 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[477]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#444 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[478]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#445 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[479]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#446 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[47]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#447 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[480]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#448 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[481]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#449 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[482]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#450 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[483]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#451 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[484]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#452 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[485]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#453 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[486]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#454 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[487]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#455 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[488]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#456 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[489]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#457 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[48]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#458 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[490]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#459 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[491]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#460 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[492]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#461 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[493]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#462 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[494]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#463 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[495]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#464 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[496]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#465 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[497]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#466 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[498]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#467 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[499]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#468 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[49]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#469 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#470 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[500]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#471 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[501]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#472 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[502]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#473 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[503]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#474 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[504]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#475 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[505]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#476 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[506]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#477 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[507]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#478 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[508]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#479 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[509]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#480 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[50]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#481 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[510]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#482 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[511]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#483 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[512]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#484 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[513]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#485 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[514]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#486 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[515]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#487 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[516]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#488 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[517]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#489 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[518]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#490 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[519]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#491 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[51]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#492 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[520]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#493 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[521]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#494 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[522]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#495 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[523]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#496 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[524]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#497 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[525]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#498 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[526]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#499 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[527]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#500 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[528]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#501 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[529]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#502 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[52]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#503 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[530]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#504 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[531]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#505 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[532]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#506 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[533]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#507 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[534]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#508 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[535]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#509 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[536]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#510 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[537]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#511 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[538]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#512 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[539]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#513 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[53]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#514 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[540]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#515 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[541]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#516 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[542]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#517 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[543]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#518 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[544]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#519 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[545]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#520 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[546]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#521 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[547]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#522 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[548]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#523 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[549]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#524 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[54]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#525 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[550]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#526 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[551]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#527 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[552]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#528 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[553]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#529 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[554]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#530 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[555]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#531 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[556]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#532 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[557]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#533 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[558]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#534 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[559]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#535 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[55]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#536 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[560]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#537 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[561]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#538 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[562]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#539 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[563]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#540 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[564]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#541 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[565]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#542 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[566]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#543 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[567]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#544 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[568]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#545 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[569]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#546 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[56]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#547 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[570]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#548 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[571]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#549 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[572]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#550 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[573]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#551 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[574]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#552 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[575]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#553 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[576]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#554 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[577]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#555 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[578]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#556 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[579]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#557 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[57]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#558 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[580]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#559 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[581]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#560 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[582]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#561 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[583]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#562 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[584]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#563 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[585]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#564 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[586]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#565 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[587]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#566 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[588]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#567 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[589]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#568 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[58]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#569 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[590]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#570 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[591]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#571 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[592]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#572 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[593]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#573 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[594]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#574 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[595]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#575 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[596]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#576 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[597]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#577 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[598]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#578 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[599]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#579 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[59]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#580 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#581 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[600]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#582 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[601]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#583 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[602]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#584 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[603]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#585 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[604]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#586 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[605]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#587 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[606]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#588 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[607]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#589 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[608]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#590 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[609]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#591 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[60]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#592 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[610]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#593 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[611]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#594 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[612]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#595 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[613]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#596 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[614]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#597 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[615]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#598 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[616]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#599 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[617]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#600 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[618]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#601 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[619]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#602 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[61]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#603 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[620]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#604 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[621]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#605 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[622]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#606 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[623]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#607 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[624]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#608 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[625]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#609 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[626]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#610 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[627]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#611 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[628]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#612 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[629]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#613 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[62]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#614 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[630]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#615 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[631]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#616 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[632]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#617 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[633]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#618 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[634]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#619 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[635]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#620 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[636]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#621 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[637]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#622 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[638]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#623 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[639]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#624 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[63]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#625 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[640]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#626 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[641]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#627 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[642]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#628 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[643]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#629 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[644]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#630 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[645]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#631 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[646]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#632 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[647]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#633 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[648]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#634 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[649]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#635 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[64]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#636 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[650]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#637 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[651]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#638 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[652]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#639 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[653]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#640 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[654]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#641 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[655]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#642 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[656]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#643 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[657]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#644 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[658]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#645 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[659]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#646 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[65]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#647 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[660]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#648 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[661]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#649 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[662]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#650 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[663]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#651 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[664]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#652 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[665]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#653 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[666]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#654 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[667]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#655 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[668]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#656 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[669]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#657 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[66]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#658 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[670]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#659 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[671]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#660 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[672]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#661 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[673]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#662 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[674]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#663 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[675]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#664 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[676]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#665 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[677]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#666 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[678]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#667 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[679]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#668 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[67]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#669 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[680]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#670 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[681]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#671 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[682]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#672 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[683]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#673 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[684]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#674 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[685]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#675 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[686]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#676 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[687]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#677 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[688]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#678 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[689]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#679 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[68]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#680 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[690]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#681 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[691]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#682 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[692]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#683 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[693]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#684 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[694]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#685 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[695]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#686 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[696]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#687 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[697]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#688 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[698]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#689 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[699]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#690 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[69]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#691 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#692 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[700]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#693 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[701]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#694 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[702]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#695 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[703]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#696 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[704]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#697 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[705]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#698 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[706]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#699 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[707]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#700 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[708]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#701 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[709]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#702 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[70]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#703 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[710]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#704 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[711]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#705 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[712]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#706 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[713]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#707 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[714]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#708 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[715]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#709 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[716]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#710 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[717]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#711 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[718]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#712 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[719]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#713 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[71]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#714 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[720]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#715 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[721]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#716 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[722]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#717 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[723]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#718 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[724]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#719 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[725]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#720 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[726]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#721 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[727]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#722 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[728]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#723 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[729]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#724 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[72]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#725 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[730]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#726 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[731]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#727 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[732]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#728 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[733]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#729 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[734]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#730 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[735]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#731 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[736]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#732 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[737]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#733 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[738]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#734 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[739]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#735 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[73]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#736 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[740]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#737 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[741]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#738 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[742]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#739 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[743]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#740 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[744]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#741 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[745]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#742 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[746]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#743 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[747]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#744 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[748]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#745 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[749]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#746 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[74]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#747 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[750]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#748 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[751]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#749 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[752]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#750 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[753]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#751 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[754]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#752 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[755]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#753 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[756]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#754 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[757]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#755 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[758]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#756 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[759]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#757 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[75]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#758 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[760]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#759 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[761]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#760 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[762]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#761 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[763]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#762 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[764]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#763 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[765]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#764 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[766]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#765 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[767]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#766 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[768]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#767 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[769]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#768 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[76]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#769 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[770]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#770 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[771]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#771 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[772]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#772 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[773]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#773 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[774]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#774 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[775]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#775 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[776]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#776 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[777]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#777 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[778]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#778 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[779]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#779 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[77]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#780 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[780]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#781 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[781]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#782 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[782]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#783 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[783]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#784 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[784]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#785 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[785]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#786 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[786]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#787 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[787]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#788 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[788]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#789 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[789]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#790 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[78]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#791 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[790]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#792 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[791]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#793 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[792]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#794 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[793]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#795 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[794]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#796 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[795]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#797 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[796]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#798 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[797]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#799 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[798]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#800 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[799]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#801 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[79]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#802 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#803 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[800]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#804 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[801]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#805 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[802]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#806 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[803]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#807 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[804]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#808 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[805]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#809 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[806]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#810 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[807]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#811 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[808]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#812 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[809]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#813 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[80]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#814 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[810]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#815 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[811]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#816 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[812]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#817 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[813]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#818 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[814]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#819 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[815]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#820 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[816]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#821 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[817]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#822 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[818]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#823 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[819]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#824 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[81]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#825 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[820]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#826 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[821]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#827 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[822]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#828 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[823]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#829 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[824]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#830 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[825]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#831 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[826]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#832 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[827]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#833 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[828]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#834 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[829]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#835 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[82]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#836 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[830]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#837 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[831]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#838 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[832]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#839 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[833]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#840 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[834]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#841 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[835]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#842 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[836]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#843 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[837]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#844 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[838]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#845 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[839]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#846 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[83]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#847 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[840]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#848 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[841]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#849 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[842]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#850 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[843]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#851 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[844]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#852 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[845]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#853 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[846]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#854 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[847]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#855 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[848]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#856 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[849]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#857 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[84]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#858 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[850]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#859 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[851]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#860 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[852]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#861 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[853]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#862 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[854]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#863 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[855]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#864 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[856]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#865 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[857]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#866 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[858]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#867 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[859]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#868 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[85]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#869 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[860]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#870 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[861]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#871 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[862]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#872 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[863]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#873 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[864]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#874 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[865]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#875 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[866]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#876 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[867]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#877 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[868]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#878 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[869]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#879 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[86]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#880 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[870]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#881 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[871]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#882 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[872]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#883 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[873]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#884 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[874]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#885 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[875]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#886 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[876]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#887 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[877]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#888 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[878]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#889 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[879]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#890 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[87]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#891 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[880]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#892 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[881]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#893 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[882]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#894 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[883]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#895 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[884]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#896 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[885]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#897 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[886]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#898 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[887]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#899 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[888]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#900 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[889]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#901 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[88]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#902 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[890]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#903 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[891]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#904 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[892]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#905 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[893]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#906 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[894]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#907 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[895]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#908 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[896]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#909 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[897]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#910 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[898]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#911 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[899]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#912 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[89]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#913 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#914 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[900]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#915 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[901]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#916 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[902]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#917 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[903]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#918 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[904]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#919 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[905]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#920 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[906]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#921 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[907]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#922 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[908]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#923 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[909]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#924 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[90]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#925 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[910]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#926 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[911]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#927 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[912]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#928 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[913]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#929 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[914]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#930 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[915]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#931 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[916]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#932 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[917]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#933 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[918]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#934 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[919]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#935 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[91]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#936 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[920]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#937 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[921]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#938 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[922]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#939 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[923]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#940 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[924]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#941 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[925]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#942 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[926]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#943 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[927]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#944 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[928]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#945 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[929]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#946 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[92]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#947 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[930]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#948 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[931]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#949 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[932]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#950 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[933]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#951 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[934]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#952 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[935]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#953 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[936]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#954 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[937]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#955 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[938]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#956 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[939]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#957 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[93]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#958 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[940]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#959 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[941]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#960 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[942]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#961 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[943]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#962 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[944]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#963 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[945]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#964 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[946]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#965 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[947]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#966 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[948]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#967 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[949]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#968 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[94]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#969 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[950]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#970 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[951]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#971 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[952]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#972 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[953]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#973 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[954]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#974 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[955]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#975 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[956]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#976 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[957]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#977 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[958]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#978 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[959]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#979 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[95]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#980 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[960]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#981 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[961]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#982 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[962]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#983 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[963]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#984 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[964]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#985 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[965]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#986 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[966]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#987 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[967]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#988 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[968]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#989 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[969]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#990 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[96]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#991 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[970]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#992 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[971]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#993 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[972]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#994 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[973]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#995 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[974]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#996 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[975]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#997 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[976]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#998 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[977]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#999 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[978]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#1000 Critical Warning
Non-clocked sequential cell  
The clock pin In1_reg[979]/C is not reached by a timing clock
Related violations: <none>

HPDR-2#1 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) lcd_module/lcd_data_io[0] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd_module/lcd_data_io[0]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#2 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) lcd_module/lcd_data_io[10] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd_module/lcd_data_io[10]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#3 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) lcd_module/lcd_data_io[11] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd_module/lcd_data_io[11]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#4 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) lcd_module/lcd_data_io[12] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd_module/lcd_data_io[12]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#5 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) lcd_module/lcd_data_io[13] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd_module/lcd_data_io[13]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#6 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) lcd_module/lcd_data_io[14] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd_module/lcd_data_io[14]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#7 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) lcd_module/lcd_data_io[15] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd_module/lcd_data_io[15]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#8 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) lcd_module/lcd_data_io[1] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd_module/lcd_data_io[1]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#9 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) lcd_module/lcd_data_io[2] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd_module/lcd_data_io[2]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#10 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) lcd_module/lcd_data_io[3] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd_module/lcd_data_io[3]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#11 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) lcd_module/lcd_data_io[4] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd_module/lcd_data_io[4]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#12 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) lcd_module/lcd_data_io[5] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd_module/lcd_data_io[5]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#13 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) lcd_module/lcd_data_io[6] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd_module/lcd_data_io[6]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#14 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) lcd_module/lcd_data_io[7] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd_module/lcd_data_io[7]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#15 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) lcd_module/lcd_data_io[8] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd_module/lcd_data_io[8]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#16 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) lcd_module/lcd_data_io[9] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd_module/lcd_data_io[9]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___254, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[255]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___255, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[255]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[255]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___256, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[254]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___257, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[254]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[254]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___258, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[253]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___259, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[253]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[253]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___260, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[252]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___261, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[252]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[252]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___262, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[251]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___263, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[251]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[251]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___264, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[250]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___265, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[250]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[250]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___266, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[249]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___267, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[249]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[249]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___268, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[248]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___269, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[248]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[248]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___270, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[247]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___271, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[247]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[247]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___272, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[246]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___273, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[246]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[246]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___274, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[245]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___275, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[245]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[245]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___276, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[244]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___277, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[244]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[244]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___278, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[243]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___279, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[243]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[243]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___280, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[242]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___281, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[242]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[242]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___282, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[241]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___283, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[241]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[241]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___284, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[240]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___285, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[240]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[240]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___286, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[239]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___287, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[239]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[239]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___288, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[238]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___289, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[238]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[238]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___290, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[237]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___291, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[237]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[237]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___292, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[236]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___293, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[236]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[236]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___294, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[235]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___295, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[235]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[235]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___296, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[234]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___297, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[234]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[234]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___298, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[233]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___299, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[233]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[233]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___300, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[232]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___301, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[232]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[232]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___302, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[231]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___303, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[231]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[231]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___304, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[230]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#52 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___305, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[230]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[230]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#53 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___306, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[229]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#54 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___307, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[229]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[229]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#55 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___308, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[228]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#56 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___309, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[228]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[228]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#57 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___310, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[227]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#58 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___311, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[227]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[227]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#59 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___312, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[226]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#60 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___313, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[226]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[226]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#61 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___314, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[225]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#62 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___315, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[225]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[225]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#63 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___316, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[224]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#64 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___317, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[224]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[224]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#65 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___318, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[223]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#66 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___319, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[223]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[223]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#67 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___320, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[222]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#68 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___321, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[222]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[222]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#69 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___322, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[221]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#70 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___323, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[221]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[221]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#71 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___324, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[220]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#72 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___325, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[220]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[220]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#73 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___326, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[219]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#74 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___327, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[219]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[219]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#75 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___328, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[218]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#76 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___329, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[218]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[218]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#77 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___330, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[217]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#78 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___331, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[217]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[217]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#79 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___332, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[216]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#80 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___333, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[216]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[216]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#81 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___334, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[215]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#82 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___335, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[215]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[215]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#83 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___336, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[214]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#84 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___337, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[214]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[214]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#85 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___338, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[213]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#86 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___339, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[213]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[213]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#87 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___340, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[212]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#88 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___341, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[212]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[212]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#89 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___342, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[211]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#90 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___343, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[211]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[211]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#91 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___344, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[210]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#92 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___345, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[210]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[210]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#93 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___346, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[209]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#94 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___347, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[209]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[209]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#95 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___348, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[208]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#96 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___349, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[208]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[208]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#97 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___350, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[207]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#98 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___351, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[207]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[207]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#99 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___352, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[206]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#100 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___353, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[206]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[206]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#101 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___354, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[205]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#102 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___355, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[205]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[205]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#103 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___356, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[204]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#104 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___357, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[204]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[204]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#105 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___358, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[203]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#106 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___359, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[203]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[203]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#107 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___360, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[202]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#108 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___361, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[202]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[202]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#109 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___362, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[201]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#110 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___363, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[201]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[201]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#111 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___364, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[200]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#112 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___365, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[200]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[200]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#113 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___366, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[199]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#114 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___367, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[199]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[199]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#115 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___368, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[198]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#116 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___369, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[198]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[198]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#117 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___370, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[197]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#118 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___371, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[197]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[197]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#119 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___372, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[196]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#120 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___373, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[196]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[196]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#121 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___374, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[195]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#122 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___375, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[195]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[195]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#123 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___376, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[194]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#124 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___377, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[194]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[194]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#125 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___378, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[193]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#126 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___379, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[193]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[193]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#127 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___380, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[192]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#128 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___381, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[192]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[192]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#129 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___382, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[191]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#130 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___383, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[191]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[191]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#131 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___384, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[190]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#132 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___385, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[190]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[190]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#133 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___386, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[189]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#134 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___387, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[189]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[189]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#135 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___388, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[188]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#136 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___389, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[188]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[188]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#137 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___390, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[187]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#138 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___391, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[187]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[187]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#139 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___392, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[186]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#140 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___393, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[186]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[186]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#141 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___394, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[185]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#142 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___395, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[185]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[185]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#143 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___396, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[184]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#144 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___397, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[184]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[184]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#145 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___398, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[183]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#146 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___399, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[183]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[183]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#147 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___400, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[182]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#148 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___401, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[182]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[182]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#149 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___402, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[181]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#150 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___403, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[181]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[181]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#151 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___404, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[180]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#152 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___405, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[180]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[180]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#153 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___406, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[179]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#154 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___407, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[179]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[179]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#155 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___408, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[178]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#156 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___409, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[178]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[178]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#157 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___410, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[177]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#158 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___411, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[177]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[177]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#159 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___412, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[176]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#160 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___413, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[176]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[176]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#161 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___414, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[175]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#162 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___415, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[175]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[175]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#163 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___416, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[174]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#164 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___417, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[174]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[174]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#165 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___418, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[173]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#166 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___419, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[173]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[173]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#167 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___420, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[172]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#168 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___421, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[172]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[172]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#169 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___422, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[171]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#170 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___423, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[171]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[171]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#171 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___424, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[170]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#172 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___425, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[170]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[170]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#173 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___426, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[169]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#174 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___427, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[169]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[169]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#175 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___428, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[168]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#176 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___429, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[168]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[168]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#177 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___430, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[167]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#178 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___431, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[167]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[167]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#179 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___432, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[166]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#180 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___433, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[166]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[166]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#181 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___434, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[165]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#182 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___435, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[165]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[165]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#183 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___436, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[164]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#184 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___437, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[164]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[164]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#185 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___438, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[163]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#186 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___439, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[163]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[163]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#187 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___440, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[162]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#188 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___441, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[162]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[162]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#189 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___442, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[161]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#190 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___443, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[161]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[161]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#191 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___444, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[160]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#192 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___445, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[160]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[160]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#193 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___446, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[159]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#194 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___447, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[159]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[159]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#195 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___448, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[158]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#196 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___449, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[158]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[158]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#197 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___450, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[157]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#198 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___451, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[157]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[157]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#199 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___452, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[156]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#200 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___453, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[156]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[156]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#201 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___454, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[155]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#202 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___455, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[155]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[155]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#203 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___456, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[154]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#204 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___457, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[154]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[154]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#205 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___458, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[153]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#206 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___459, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[153]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[153]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#207 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___460, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[152]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#208 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___461, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[152]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[152]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#209 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___462, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[151]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#210 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___463, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[151]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[151]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#211 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___464, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[150]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#212 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___465, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[150]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[150]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#213 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___466, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[149]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#214 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___467, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[149]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[149]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#215 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___468, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[148]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#216 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___469, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[148]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[148]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#217 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___470, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[147]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#218 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___471, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[147]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[147]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#219 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___472, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[146]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#220 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___473, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[146]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[146]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#221 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___474, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[145]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#222 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___475, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[145]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[145]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#223 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___476, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[144]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#224 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___477, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[144]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[144]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#225 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___478, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[143]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#226 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___479, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[143]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[143]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#227 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___480, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[142]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#228 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___481, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[142]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[142]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#229 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___482, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[141]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#230 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___483, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[141]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[141]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#231 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___484, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[140]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#232 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___485, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[140]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[140]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#233 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___486, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[139]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#234 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___487, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[139]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[139]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#235 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___488, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[138]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#236 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___489, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[138]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[138]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#237 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___490, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[137]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#238 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___491, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[137]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[137]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#239 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___492, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[136]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#240 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___493, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[136]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[136]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#241 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___494, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[135]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#242 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___495, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[135]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[135]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#243 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___496, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[134]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#244 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___497, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[134]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[134]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#245 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___498, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[133]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#246 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___499, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[133]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[133]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#247 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___500, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[132]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#248 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___501, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[132]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[132]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#249 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___502, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[131]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#250 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___503, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[131]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[131]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#251 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___504, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[130]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#252 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___505, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[130]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[130]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#253 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___506, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[129]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#254 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___507, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[129]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[129]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#255 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___508, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[128]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#256 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___509, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[128]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[128]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#257 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___510, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[127]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#258 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___511, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[127]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[127]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#259 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___512, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[126]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#260 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___513, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[126]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[126]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#261 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___514, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[125]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#262 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___515, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[125]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[125]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#263 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___516, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[124]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#264 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___517, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[124]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[124]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#265 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___518, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[123]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#266 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___519, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[123]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[123]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#267 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___520, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[122]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#268 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___521, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[122]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[122]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#269 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___522, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[121]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#270 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___523, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[121]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[121]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#271 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___524, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[120]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#272 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___525, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[120]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[120]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#273 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___526, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[119]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#274 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___527, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[119]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[119]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#275 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___528, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[118]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#276 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___529, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[118]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[118]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#277 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___530, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[117]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#278 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___531, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[117]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[117]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#279 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___532, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[116]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#280 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___533, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[116]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[116]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#281 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___534, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[115]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#282 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___535, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[115]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[115]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#283 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___536, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[114]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#284 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___537, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[114]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[114]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#285 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___538, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[113]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#286 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___539, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[113]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[113]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#287 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___540, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[112]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#288 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___541, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[112]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[112]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#289 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___542, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[111]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#290 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___543, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[111]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[111]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#291 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___544, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[110]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#292 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___545, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[110]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[110]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#293 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___546, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[109]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#294 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___547, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[109]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[109]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#295 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___548, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[108]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#296 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___549, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[108]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[108]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#297 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___550, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[107]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#298 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___551, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[107]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[107]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#299 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___552, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[106]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#300 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___553, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[106]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[106]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#301 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___554, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[105]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#302 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___555, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[105]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[105]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#303 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___556, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[104]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#304 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___557, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[104]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[104]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#305 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___558, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[103]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#306 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___559, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[103]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[103]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#307 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___560, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[102]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#308 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___561, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[102]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[102]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#309 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___562, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[101]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#310 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___563, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[101]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[101]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#311 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___564, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[100]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#312 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___565, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[100]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[100]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#313 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___566, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[99]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#314 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___567, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[99]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[99]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#315 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___568, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[98]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#316 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___569, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[98]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[98]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#317 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___570, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[97]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#318 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___571, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[97]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[97]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#319 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___572, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[96]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#320 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___573, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[96]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[96]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#321 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___574, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[95]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#322 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___575, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[95]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[95]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#323 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___576, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[94]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#324 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___577, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[94]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[94]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#325 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___578, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[93]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#326 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___579, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[93]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[93]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#327 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___580, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[92]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#328 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___581, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[92]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[92]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#329 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___582, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[91]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#330 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___583, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[91]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[91]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#331 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___584, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[90]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#332 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___585, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[90]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[90]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#333 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___586, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[89]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#334 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___587, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[89]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[89]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#335 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___588, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[88]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#336 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___589, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[88]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[88]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#337 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___590, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[87]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#338 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___591, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[87]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[87]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#339 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___592, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[86]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#340 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___593, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[86]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[86]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#341 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___594, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[85]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#342 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___595, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[85]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[85]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#343 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___596, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[84]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#344 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___597, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[84]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[84]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#345 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___598, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[83]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#346 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___599, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[83]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[83]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#347 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___600, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[82]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#348 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___601, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[82]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[82]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#349 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___602, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[81]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#350 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___603, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[81]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[81]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#351 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___604, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[80]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#352 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___605, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[80]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[80]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#353 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___606, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[79]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#354 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___607, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[79]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[79]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#355 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___608, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[78]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#356 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___609, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[78]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[78]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#357 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___610, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[77]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#358 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___611, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[77]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[77]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#359 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___612, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[76]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#360 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___613, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[76]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[76]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#361 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___614, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[75]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#362 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___615, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[75]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[75]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#363 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___616, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[74]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#364 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___617, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[74]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[74]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#365 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___618, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[73]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#366 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___619, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[73]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[73]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#367 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___620, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[72]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#368 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___621, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[72]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[72]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#369 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___622, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[71]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#370 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___623, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[71]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[71]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#371 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___624, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[70]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#372 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___625, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[70]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[70]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#373 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___626, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[69]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#374 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___627, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[69]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[69]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#375 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___628, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[68]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#376 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___629, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[68]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[68]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#377 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___630, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[67]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#378 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___631, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[67]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[67]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#379 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___632, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[66]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#380 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___633, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[66]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[66]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#381 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___634, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[65]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#382 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___635, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[65]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[65]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#383 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___636, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[64]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#384 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___637, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[64]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[64]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#385 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___638, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[63]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#386 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___639, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[63]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[63]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#387 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___640, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[62]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#388 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___641, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[62]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[62]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#389 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___642, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[61]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#390 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___643, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[61]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[61]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#391 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___644, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[60]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#392 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___645, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[60]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[60]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#393 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___646, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[59]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#394 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___647, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[59]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[59]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#395 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___648, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[58]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#396 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___649, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[58]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[58]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#397 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___650, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[57]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#398 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___651, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[57]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[57]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#399 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___652, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[56]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#400 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___653, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[56]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[56]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#401 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___654, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[55]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#402 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___655, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[55]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[55]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#403 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___656, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[54]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#404 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___657, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[54]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[54]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#405 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___658, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[53]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#406 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___659, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[53]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[53]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#407 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___660, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[52]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#408 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___661, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[52]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[52]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#409 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___662, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[51]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#410 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___663, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[51]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[51]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#411 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___664, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[50]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#412 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___665, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[50]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[50]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#413 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___666, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[49]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#414 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___667, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[49]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[49]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#415 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___668, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[48]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#416 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___669, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[48]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[48]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#417 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___670, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[47]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#418 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___671, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[47]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[47]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#419 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___672, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[46]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#420 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___673, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[46]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[46]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#421 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___674, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[45]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#422 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___675, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[45]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[45]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#423 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___676, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[44]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#424 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___677, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[44]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[44]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#425 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___678, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[43]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#426 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___679, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[43]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[43]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#427 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___680, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[42]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#428 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___681, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[42]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[42]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#429 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___682, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[41]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#430 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___683, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[41]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[41]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#431 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___684, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[40]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#432 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___685, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[40]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[40]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#433 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___686, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[39]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#434 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___687, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[39]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[39]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#435 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___688, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[38]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#436 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___689, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[38]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[38]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#437 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___690, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[37]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#438 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___691, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[37]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[37]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#439 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___692, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[36]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#440 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___693, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[36]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[36]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#441 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___694, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[35]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#442 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___695, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[35]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[35]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#443 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___696, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[34]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#444 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___697, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[34]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[34]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#445 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___698, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[33]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#446 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___699, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[33]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[33]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#447 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___700, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[32]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#448 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___701, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[32]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[32]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#449 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___702, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#450 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___703, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[31]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#451 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___704, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#452 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___705, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[30]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#453 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___706, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#454 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___707, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[29]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#455 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___708, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#456 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___709, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[28]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#457 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___710, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#458 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___711, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[27]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#459 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___712, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#460 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___713, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[26]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#461 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___714, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#462 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___715, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[25]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#463 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___716, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#464 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___717, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[24]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#465 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___718, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#466 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___719, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[23]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#467 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___720, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#468 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___721, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[22]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#469 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___722, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#470 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___723, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[21]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#471 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___724, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#472 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___725, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[20]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#473 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___726, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#474 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___727, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[19]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#475 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___728, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#476 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___729, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[18]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#477 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___730, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#478 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___731, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[17]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#479 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___732, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#480 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___733, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[16]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#481 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___734, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#482 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___735, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[15]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#483 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___736, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#484 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___737, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[14]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#485 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___738, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#486 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___739, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[13]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#487 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___740, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#488 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___741, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[12]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#489 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___742, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#490 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___743, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[11]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#491 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___744, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#492 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___745, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[10]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#493 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___746, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#494 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___747, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[9]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#495 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___748, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#496 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___749, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[8]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#497 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___750, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#498 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___751, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[7]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#499 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___752, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#500 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___753, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[6]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#501 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___754, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#502 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___755, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[5]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#503 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___756, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#504 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___757, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[4]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#505 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___758, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#506 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___759, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[3]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#507 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___760, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#508 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___761, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[2]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#509 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___762, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#510 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___763, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[1]_C/CLR
cal_parallel/se_parallel_mul/se_mul_1/A_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#511 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_1/i___765, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_C/CLR,
cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_C_rep/CLR,
cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_C_rep__0/CLR,
cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_C_rep__1/CLR,
cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_C_rep__10/CLR,
cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_C_rep__11/CLR,
cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_C_rep__12/CLR,
cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_C_rep__13/CLR,
cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_C_rep__14/CLR,
cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_C_rep__15/CLR,
cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_C_rep__16/CLR,
cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_C_rep__17/CLR,
cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_C_rep__2/CLR,
cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_C_rep__3/CLR,
cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_C_rep__4/CLR
 (the first 15 of 40 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#512 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___254, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[255]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#513 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___255, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[255]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[255]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#514 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___256, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[254]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#515 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___257, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[254]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[254]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#516 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___258, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[253]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#517 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___259, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[253]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[253]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#518 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___260, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[252]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#519 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___261, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[252]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[252]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#520 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___262, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[251]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#521 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___263, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[251]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[251]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#522 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___264, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[250]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#523 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___265, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[250]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[250]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#524 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___266, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[249]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#525 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___267, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[249]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[249]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#526 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___268, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[248]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#527 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___269, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[248]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[248]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#528 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___270, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[247]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#529 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___271, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[247]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[247]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#530 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___272, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[246]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#531 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___273, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[246]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[246]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#532 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___274, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[245]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#533 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___275, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[245]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[245]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#534 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___276, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[244]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#535 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___277, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[244]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[244]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#536 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___278, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[243]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#537 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___279, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[243]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[243]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#538 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___280, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[242]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#539 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___281, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[242]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[242]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#540 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___282, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[241]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#541 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___283, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[241]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[241]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#542 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___284, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[240]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#543 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___285, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[240]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[240]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#544 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___286, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[239]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#545 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___287, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[239]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[239]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#546 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___288, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[238]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#547 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___289, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[238]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[238]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#548 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___290, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[237]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#549 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___291, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[237]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[237]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#550 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___292, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[236]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#551 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___293, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[236]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[236]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#552 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___294, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[235]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#553 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___295, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[235]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[235]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#554 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___296, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[234]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#555 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___297, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[234]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[234]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#556 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___298, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[233]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#557 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___299, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[233]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[233]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#558 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___300, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[232]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#559 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___301, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[232]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[232]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#560 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___302, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[231]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#561 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___303, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[231]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[231]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#562 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___304, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[230]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#563 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___305, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[230]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[230]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#564 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___306, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[229]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#565 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___307, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[229]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[229]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#566 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___308, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[228]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#567 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___309, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[228]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[228]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#568 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___310, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[227]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#569 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___311, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[227]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[227]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#570 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___312, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[226]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#571 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___313, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[226]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[226]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#572 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___314, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[225]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#573 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___315, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[225]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[225]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#574 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___316, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[224]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#575 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___317, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[224]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[224]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#576 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___318, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[223]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#577 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___319, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[223]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[223]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#578 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___320, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[222]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#579 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___321, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[222]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[222]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#580 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___322, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[221]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#581 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___323, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[221]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[221]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#582 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___324, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[220]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#583 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___325, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[220]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[220]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#584 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___326, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[219]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#585 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___327, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[219]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[219]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#586 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___328, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[218]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#587 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___329, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[218]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[218]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#588 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___330, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[217]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#589 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___331, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[217]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[217]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#590 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___332, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[216]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#591 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___333, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[216]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[216]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#592 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___334, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[215]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#593 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___335, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[215]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[215]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#594 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___336, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[214]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#595 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___337, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[214]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[214]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#596 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___338, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[213]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#597 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___339, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[213]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[213]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#598 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___340, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[212]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#599 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___341, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[212]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[212]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#600 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___342, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[211]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#601 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___343, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[211]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[211]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#602 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___344, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[210]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#603 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___345, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[210]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[210]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#604 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___346, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[209]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#605 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___347, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[209]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[209]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#606 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___348, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[208]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#607 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___349, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[208]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[208]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#608 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___350, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[207]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#609 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___351, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[207]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[207]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#610 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___352, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[206]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#611 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___353, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[206]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[206]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#612 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___354, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[205]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#613 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___355, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[205]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[205]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#614 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___356, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[204]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#615 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___357, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[204]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[204]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#616 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___358, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[203]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#617 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___359, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[203]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[203]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#618 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___360, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[202]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#619 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___361, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[202]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[202]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#620 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___362, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[201]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#621 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___363, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[201]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[201]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#622 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___364, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[200]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#623 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___365, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[200]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[200]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#624 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___366, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[199]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#625 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___367, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[199]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[199]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#626 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___368, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[198]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#627 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___369, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[198]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[198]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#628 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___370, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[197]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#629 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___371, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[197]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[197]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#630 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___372, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[196]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#631 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___373, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[196]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[196]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#632 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___374, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[195]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#633 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___375, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[195]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[195]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#634 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___376, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[194]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#635 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___377, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[194]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[194]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#636 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___378, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[193]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#637 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___379, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[193]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[193]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#638 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___380, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[192]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#639 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___381, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[192]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[192]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#640 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___382, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[191]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#641 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___383, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[191]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[191]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#642 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___384, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[190]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#643 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___385, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[190]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[190]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#644 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___386, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[189]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#645 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___387, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[189]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[189]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#646 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___388, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[188]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#647 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___389, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[188]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[188]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#648 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___390, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[187]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#649 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___391, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[187]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[187]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#650 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___392, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[186]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#651 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___393, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[186]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[186]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#652 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___394, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[185]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#653 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___395, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[185]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[185]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#654 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___396, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[184]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#655 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___397, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[184]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[184]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#656 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___398, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[183]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#657 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___399, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[183]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[183]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#658 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___400, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[182]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#659 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___401, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[182]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[182]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#660 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___402, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[181]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#661 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___403, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[181]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[181]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#662 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___404, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[180]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#663 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___405, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[180]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[180]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#664 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___406, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[179]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#665 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___407, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[179]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[179]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#666 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___408, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[178]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#667 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___409, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[178]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[178]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#668 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___410, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[177]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#669 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___411, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[177]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[177]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#670 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___412, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[176]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#671 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___413, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[176]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[176]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#672 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___414, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[175]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#673 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___415, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[175]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[175]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#674 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___416, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[174]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#675 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___417, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[174]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[174]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#676 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___418, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[173]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#677 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___419, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[173]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[173]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#678 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___420, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[172]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#679 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___421, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[172]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[172]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#680 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___422, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[171]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#681 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___423, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[171]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[171]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#682 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___424, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[170]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#683 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___425, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[170]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[170]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#684 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___426, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[169]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#685 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___427, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[169]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[169]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#686 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___428, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[168]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#687 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___429, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[168]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[168]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#688 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___430, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[167]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#689 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___431, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[167]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[167]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#690 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___432, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[166]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#691 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___433, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[166]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[166]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#692 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___434, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[165]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#693 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___435, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[165]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[165]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#694 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___436, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[164]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#695 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___437, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[164]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[164]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#696 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___438, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[163]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#697 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___439, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[163]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[163]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#698 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___440, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[162]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#699 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___441, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[162]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[162]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#700 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___442, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[161]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#701 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___443, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[161]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[161]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#702 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___444, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[160]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#703 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___445, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[160]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[160]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#704 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___446, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[159]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#705 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___447, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[159]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[159]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#706 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___448, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[158]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#707 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___449, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[158]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[158]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#708 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___450, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[157]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#709 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___451, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[157]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[157]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#710 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___452, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[156]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#711 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___453, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[156]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[156]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#712 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___454, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[155]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#713 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___455, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[155]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[155]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#714 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___456, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[154]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#715 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___457, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[154]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[154]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#716 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___458, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[153]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#717 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___459, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[153]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[153]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#718 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___460, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[152]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#719 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___461, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[152]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[152]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#720 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___462, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[151]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#721 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___463, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[151]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[151]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#722 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___464, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[150]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#723 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___465, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[150]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[150]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#724 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___466, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[149]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#725 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___467, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[149]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[149]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#726 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___468, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[148]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#727 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___469, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[148]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[148]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#728 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___470, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[147]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#729 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___471, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[147]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[147]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#730 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___472, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[146]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#731 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___473, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[146]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[146]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#732 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___474, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[145]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#733 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___475, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[145]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[145]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#734 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___476, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[144]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#735 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___477, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[144]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[144]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#736 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___478, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[143]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#737 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___479, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[143]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[143]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#738 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___480, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[142]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#739 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___481, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[142]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[142]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#740 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___482, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[141]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#741 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___483, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[141]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[141]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#742 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___484, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[140]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#743 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___485, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[140]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[140]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#744 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___486, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[139]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#745 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___487, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[139]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[139]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#746 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___488, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[138]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#747 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___489, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[138]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[138]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#748 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___490, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[137]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#749 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___491, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[137]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[137]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#750 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___492, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[136]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#751 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___493, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[136]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[136]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#752 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___494, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[135]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#753 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___495, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[135]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[135]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#754 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___496, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[134]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#755 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___497, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[134]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[134]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#756 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___498, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[133]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#757 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___499, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[133]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[133]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#758 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___500, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[132]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#759 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___501, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[132]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[132]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#760 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___502, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[131]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#761 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___503, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[131]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[131]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#762 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___504, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[130]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#763 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___505, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[130]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[130]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#764 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___506, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[129]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#765 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___507, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[129]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[129]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#766 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___508, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[128]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#767 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___509, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[128]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[128]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#768 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___510, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[127]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#769 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___511, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[127]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[127]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#770 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___512, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[126]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#771 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___513, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[126]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[126]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#772 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___514, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[125]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#773 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___515, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[125]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[125]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#774 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___516, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[124]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#775 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___517, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[124]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[124]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#776 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___518, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[123]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#777 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___519, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[123]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[123]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#778 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___520, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[122]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#779 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___521, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[122]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[122]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#780 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___522, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[121]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#781 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___523, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[121]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[121]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#782 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___524, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[120]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#783 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___525, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[120]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[120]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#784 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___526, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[119]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#785 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___527, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[119]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[119]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#786 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___528, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[118]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#787 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___529, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[118]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[118]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#788 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___530, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[117]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#789 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___531, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[117]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[117]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#790 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___532, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[116]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#791 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___533, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[116]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[116]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#792 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___534, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[115]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#793 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___535, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[115]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[115]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#794 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___536, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[114]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#795 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___537, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[114]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[114]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#796 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___538, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[113]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#797 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___539, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[113]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[113]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#798 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___540, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[112]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#799 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___541, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[112]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[112]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#800 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___542, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[111]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#801 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___543, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[111]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[111]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#802 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___544, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[110]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#803 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___545, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[110]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[110]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#804 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___546, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[109]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#805 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___547, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[109]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[109]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#806 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___548, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[108]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#807 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___549, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[108]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[108]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#808 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___550, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[107]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#809 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___551, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[107]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[107]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#810 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___552, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[106]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#811 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___553, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[106]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[106]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#812 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___554, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[105]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#813 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___555, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[105]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[105]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#814 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___556, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[104]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#815 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___557, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[104]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[104]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#816 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___558, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[103]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#817 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___559, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[103]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[103]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#818 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___560, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[102]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#819 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___561, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[102]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[102]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#820 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___562, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[101]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#821 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___563, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[101]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[101]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#822 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___564, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[100]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#823 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___565, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[100]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[100]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#824 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___566, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[99]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#825 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___567, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[99]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[99]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#826 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___568, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[98]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#827 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___569, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[98]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[98]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#828 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___570, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[97]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#829 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___571, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[97]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[97]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#830 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___572, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[96]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#831 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___573, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[96]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[96]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#832 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___574, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[95]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#833 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___575, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[95]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[95]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#834 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___576, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[94]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#835 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___577, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[94]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[94]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#836 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___578, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[93]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#837 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___579, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[93]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[93]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#838 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___580, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[92]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#839 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___581, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[92]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[92]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#840 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___582, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[91]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#841 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___583, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[91]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[91]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#842 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___584, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[90]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#843 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___585, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[90]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[90]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#844 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___586, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[89]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#845 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___587, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[89]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[89]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#846 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___588, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[88]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#847 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___589, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[88]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[88]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#848 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___590, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[87]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#849 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___591, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[87]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[87]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#850 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___592, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[86]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#851 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___593, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[86]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[86]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#852 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___594, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[85]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#853 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___595, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[85]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[85]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#854 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___596, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[84]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#855 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___597, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[84]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[84]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#856 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___598, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[83]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#857 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___599, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[83]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[83]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#858 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___600, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[82]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#859 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___601, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[82]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[82]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#860 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___602, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[81]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#861 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___603, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[81]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[81]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#862 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___604, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[80]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#863 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___605, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[80]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[80]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#864 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___606, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[79]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#865 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___607, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[79]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[79]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#866 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___608, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[78]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#867 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___609, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[78]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[78]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#868 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___610, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[77]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#869 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___611, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[77]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[77]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#870 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___612, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[76]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#871 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___613, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[76]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[76]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#872 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___614, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[75]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#873 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___615, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[75]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[75]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#874 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___616, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[74]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#875 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___617, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[74]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[74]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#876 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___618, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[73]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#877 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___619, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[73]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[73]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#878 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___620, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[72]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#879 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___621, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[72]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[72]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#880 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___622, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[71]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#881 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___623, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[71]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[71]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#882 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___624, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[70]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#883 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___625, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[70]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[70]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#884 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___626, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[69]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#885 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___627, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[69]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[69]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#886 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___628, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[68]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#887 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___629, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[68]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[68]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#888 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___630, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[67]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#889 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___631, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[67]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[67]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#890 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___632, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[66]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#891 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___633, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[66]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[66]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#892 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___634, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[65]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#893 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___635, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[65]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[65]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#894 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___636, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[64]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#895 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___637, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[64]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[64]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#896 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___638, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[63]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#897 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___639, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[63]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[63]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#898 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___640, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[62]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#899 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___641, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[62]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[62]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#900 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___642, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[61]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#901 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___643, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[61]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[61]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#902 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___644, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[60]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#903 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___645, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[60]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[60]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#904 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___646, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[59]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#905 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___647, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[59]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[59]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#906 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___648, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[58]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#907 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___649, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[58]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[58]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#908 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___650, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[57]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#909 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___651, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[57]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[57]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#910 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___652, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[56]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#911 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___653, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[56]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[56]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#912 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___654, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[55]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#913 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___655, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[55]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[55]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#914 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___656, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[54]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#915 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___657, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[54]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[54]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#916 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___658, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[53]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#917 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___659, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[53]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[53]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#918 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___660, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[52]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#919 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___661, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[52]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[52]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#920 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___662, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[51]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#921 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___663, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[51]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[51]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#922 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___664, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[50]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#923 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___665, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[50]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[50]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#924 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___666, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[49]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#925 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___667, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[49]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[49]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#926 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___668, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[48]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#927 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___669, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[48]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[48]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#928 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___670, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[47]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#929 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___671, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[47]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[47]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#930 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___672, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[46]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#931 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___673, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[46]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[46]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#932 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___674, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[45]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#933 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___675, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[45]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[45]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#934 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___676, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[44]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#935 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___677, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[44]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[44]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#936 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___678, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[43]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#937 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___679, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[43]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[43]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#938 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___680, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[42]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#939 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___681, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[42]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[42]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#940 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___682, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[41]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#941 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___683, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[41]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[41]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#942 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___684, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[40]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#943 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___685, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[40]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[40]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#944 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___686, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[39]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#945 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___687, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[39]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[39]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#946 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___688, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[38]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#947 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___689, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[38]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[38]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#948 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___690, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[37]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#949 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___691, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[37]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[37]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#950 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___692, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[36]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#951 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___693, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[36]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[36]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#952 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___694, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[35]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#953 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___695, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[35]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[35]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#954 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___696, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[34]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#955 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___697, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[34]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[34]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#956 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___698, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[33]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#957 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___699, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[33]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[33]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#958 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___700, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[32]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#959 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___701, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[32]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[32]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#960 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___702, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#961 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___703, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[31]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#962 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___704, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#963 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___705, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[30]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#964 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___706, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#965 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___707, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[29]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#966 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___708, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#967 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___709, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[28]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#968 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___710, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#969 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___711, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[27]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#970 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___712, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#971 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___713, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[26]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#972 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___714, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#973 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___715, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[25]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#974 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___716, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#975 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___717, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[24]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#976 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___718, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#977 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___719, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[23]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#978 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___720, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#979 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___721, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[22]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#980 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___722, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#981 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___723, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[21]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#982 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___724, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#983 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___725, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[20]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#984 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___726, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#985 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___727, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[19]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#986 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___728, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#987 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___729, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[18]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#988 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___730, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#989 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___731, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[17]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#990 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___732, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#991 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___733, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[16]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#992 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___734, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#993 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___735, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[15]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#994 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___736, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#995 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___737, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[14]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#996 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___738, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#997 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___739, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[13]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#998 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___740, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#999 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___741, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[12]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1000 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___742, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1001 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___743, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[11]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1002 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___744, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1003 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___745, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[10]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1004 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___746, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1005 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___747, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[9]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1006 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___748, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1007 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___749, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[8]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1008 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___750, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1009 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___751, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[7]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1010 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___752, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1011 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___753, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[6]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1012 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___754, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1013 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___755, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[5]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1014 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___756, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1015 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___757, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[4]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1016 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___758, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1017 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___759, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[3]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1018 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___760, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1019 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___761, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[2]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1020 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___762, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1021 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___763, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[1]_C/CLR
cal_parallel/se_parallel_mul/se_mul_2/A_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1022 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_2/i___765, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_C/CLR,
cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_C_rep/CLR,
cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_C_rep__0/CLR,
cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_C_rep__1/CLR,
cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_C_rep__10/CLR,
cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_C_rep__11/CLR,
cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_C_rep__12/CLR,
cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_C_rep__13/CLR,
cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_C_rep__14/CLR,
cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_C_rep__15/CLR,
cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_C_rep__16/CLR,
cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_C_rep__17/CLR,
cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_C_rep__18/CLR,
cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_C_rep__19/CLR,
cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_C_rep__2/CLR
 (the first 15 of 45 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1023 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___254, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[255]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1024 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___255, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[255]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[255]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1025 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___256, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[254]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1026 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___257, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[254]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[254]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1027 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___258, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[253]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1028 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___259, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[253]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[253]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1029 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___260, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[252]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1030 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___261, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[252]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[252]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1031 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___262, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[251]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1032 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___263, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[251]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[251]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1033 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___264, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[250]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1034 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___265, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[250]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[250]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1035 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___266, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[249]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1036 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___267, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[249]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[249]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1037 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___268, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[248]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1038 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___269, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[248]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[248]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1039 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___270, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[247]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1040 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___271, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[247]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[247]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1041 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___272, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[246]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1042 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___273, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[246]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[246]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1043 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___274, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[245]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1044 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___275, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[245]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[245]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1045 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___276, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[244]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1046 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___277, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[244]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[244]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1047 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___278, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[243]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1048 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___279, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[243]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[243]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1049 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___280, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[242]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1050 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___281, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[242]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[242]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1051 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___282, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[241]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1052 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___283, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[241]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[241]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1053 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___284, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[240]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1054 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___285, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[240]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[240]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1055 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___286, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[239]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1056 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___287, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[239]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[239]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1057 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___288, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[238]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1058 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___289, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[238]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[238]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1059 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___290, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[237]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1060 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___291, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[237]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[237]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1061 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___292, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[236]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1062 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___293, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[236]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[236]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1063 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___294, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[235]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1064 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___295, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[235]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[235]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1065 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___296, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[234]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1066 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___297, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[234]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[234]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1067 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___298, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[233]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1068 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___299, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[233]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[233]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1069 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___300, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[232]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1070 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___301, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[232]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[232]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1071 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___302, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[231]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1072 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___303, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[231]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[231]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1073 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___304, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[230]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1074 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___305, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[230]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[230]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1075 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___306, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[229]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1076 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___307, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[229]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[229]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1077 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___308, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[228]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1078 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___309, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[228]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[228]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1079 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___310, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[227]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1080 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___311, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[227]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[227]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1081 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___312, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[226]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1082 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___313, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[226]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[226]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1083 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___314, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[225]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1084 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___315, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[225]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[225]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1085 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___316, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[224]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1086 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___317, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[224]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[224]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1087 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___318, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[223]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1088 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___319, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[223]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[223]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1089 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___320, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[222]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1090 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___321, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[222]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[222]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1091 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___322, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[221]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1092 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___323, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[221]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[221]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1093 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___324, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[220]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1094 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___325, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[220]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[220]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1095 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___326, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[219]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1096 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___327, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[219]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[219]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1097 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___328, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[218]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1098 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___329, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[218]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[218]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1099 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___330, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[217]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1100 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___331, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[217]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[217]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1101 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___332, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[216]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1102 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___333, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[216]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[216]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1103 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___334, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[215]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1104 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___335, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[215]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[215]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1105 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___336, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[214]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1106 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___337, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[214]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[214]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1107 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___338, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[213]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1108 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___339, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[213]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[213]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1109 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___340, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[212]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1110 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___341, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[212]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[212]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1111 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___342, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[211]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1112 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___343, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[211]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[211]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1113 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___344, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[210]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1114 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___345, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[210]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[210]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1115 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___346, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[209]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1116 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___347, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[209]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[209]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1117 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___348, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[208]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1118 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___349, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[208]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[208]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1119 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___350, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[207]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1120 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___351, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[207]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[207]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1121 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___352, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[206]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1122 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___353, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[206]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[206]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1123 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___354, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[205]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1124 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___355, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[205]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[205]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1125 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___356, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[204]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1126 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___357, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[204]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[204]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1127 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___358, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[203]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1128 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___359, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[203]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[203]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1129 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___360, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[202]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1130 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___361, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[202]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[202]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1131 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___362, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[201]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1132 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___363, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[201]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[201]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1133 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___364, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[200]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1134 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___365, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[200]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[200]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1135 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___366, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[199]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1136 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___367, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[199]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[199]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1137 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___368, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[198]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1138 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___369, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[198]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[198]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1139 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___370, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[197]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1140 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___371, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[197]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[197]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1141 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___372, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[196]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1142 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___373, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[196]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[196]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1143 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___374, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[195]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1144 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___375, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[195]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[195]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1145 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___376, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[194]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1146 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___377, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[194]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[194]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1147 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___378, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[193]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1148 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___379, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[193]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[193]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1149 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___380, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[192]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1150 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___381, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[192]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[192]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1151 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___382, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[191]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1152 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___383, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[191]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[191]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1153 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___384, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[190]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1154 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___385, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[190]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[190]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1155 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___386, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[189]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1156 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___387, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[189]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[189]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1157 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___388, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[188]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1158 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___389, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[188]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[188]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1159 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___390, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[187]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1160 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___391, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[187]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[187]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1161 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___392, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[186]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1162 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___393, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[186]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[186]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1163 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___394, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[185]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1164 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___395, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[185]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[185]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1165 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___396, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[184]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1166 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___397, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[184]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[184]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1167 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___398, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[183]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1168 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___399, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[183]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[183]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1169 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___400, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[182]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1170 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___401, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[182]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[182]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1171 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___402, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[181]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1172 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___403, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[181]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[181]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1173 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___404, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[180]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1174 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___405, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[180]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[180]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1175 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___406, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[179]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1176 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___407, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[179]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[179]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1177 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___408, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[178]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1178 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___409, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[178]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[178]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1179 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___410, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[177]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1180 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___411, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[177]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[177]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1181 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___412, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[176]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1182 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___413, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[176]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[176]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1183 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___414, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[175]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1184 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___415, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[175]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[175]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1185 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___416, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[174]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1186 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___417, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[174]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[174]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1187 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___418, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[173]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1188 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___419, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[173]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[173]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1189 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___420, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[172]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1190 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___421, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[172]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[172]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1191 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___422, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[171]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1192 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___423, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[171]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[171]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1193 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___424, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[170]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1194 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___425, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[170]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[170]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1195 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___426, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[169]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1196 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___427, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[169]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[169]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1197 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___428, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[168]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1198 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___429, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[168]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[168]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1199 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___430, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[167]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1200 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___431, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[167]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[167]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1201 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___432, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[166]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1202 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___433, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[166]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[166]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1203 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___434, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[165]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1204 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___435, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[165]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[165]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1205 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___436, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[164]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1206 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___437, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[164]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[164]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1207 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___438, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[163]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1208 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___439, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[163]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[163]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1209 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___440, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[162]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1210 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___441, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[162]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[162]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1211 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___442, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[161]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1212 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___443, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[161]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[161]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1213 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___444, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[160]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1214 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___445, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[160]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[160]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1215 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___446, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[159]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1216 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___447, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[159]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[159]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1217 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___448, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[158]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1218 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___449, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[158]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[158]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1219 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___450, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[157]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1220 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___451, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[157]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[157]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1221 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___452, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[156]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1222 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___453, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[156]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[156]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1223 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___454, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[155]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1224 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___455, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[155]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[155]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1225 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___456, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[154]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1226 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___457, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[154]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[154]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1227 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___458, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[153]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1228 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___459, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[153]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[153]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1229 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___460, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[152]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1230 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___461, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[152]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[152]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1231 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___462, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[151]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1232 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___463, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[151]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[151]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1233 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___464, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[150]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1234 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___465, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[150]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[150]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1235 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___466, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[149]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1236 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___467, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[149]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[149]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1237 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___468, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[148]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1238 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___469, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[148]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[148]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1239 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___470, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[147]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1240 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___471, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[147]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[147]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1241 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___472, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[146]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1242 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___473, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[146]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[146]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1243 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___474, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[145]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1244 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___475, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[145]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[145]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1245 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___476, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[144]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1246 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___477, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[144]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[144]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1247 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___478, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[143]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1248 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___479, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[143]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[143]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1249 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___480, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[142]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1250 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___481, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[142]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[142]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1251 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___482, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[141]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1252 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___483, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[141]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[141]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1253 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___484, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[140]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1254 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___485, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[140]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[140]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1255 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___486, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[139]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1256 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___487, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[139]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[139]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1257 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___488, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[138]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1258 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___489, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[138]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[138]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1259 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___490, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[137]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1260 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___491, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[137]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[137]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1261 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___492, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[136]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1262 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___493, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[136]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[136]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1263 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___494, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[135]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1264 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___495, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[135]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[135]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1265 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___496, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[134]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1266 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___497, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[134]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[134]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1267 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___498, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[133]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1268 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___499, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[133]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[133]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1269 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___500, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[132]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1270 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___501, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[132]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[132]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1271 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___502, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[131]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1272 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___503, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[131]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[131]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1273 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___504, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[130]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1274 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___505, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[130]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[130]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1275 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___506, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[129]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1276 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___507, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[129]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[129]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1277 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___508, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[128]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1278 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___509, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[128]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[128]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1279 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___510, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[127]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1280 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___511, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[127]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[127]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1281 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___512, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[126]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1282 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___513, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[126]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[126]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1283 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___514, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[125]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1284 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___515, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[125]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[125]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1285 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___516, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[124]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1286 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___517, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[124]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[124]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1287 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___518, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[123]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1288 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___519, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[123]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[123]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1289 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___520, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[122]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1290 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___521, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[122]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[122]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1291 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___522, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[121]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1292 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___523, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[121]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[121]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1293 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___524, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[120]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1294 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___525, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[120]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[120]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1295 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___526, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[119]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1296 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___527, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[119]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[119]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1297 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___528, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[118]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1298 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___529, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[118]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[118]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1299 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___530, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[117]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1300 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___531, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[117]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[117]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1301 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___532, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[116]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1302 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___533, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[116]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[116]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1303 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___534, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[115]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1304 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___535, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[115]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[115]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1305 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___536, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[114]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1306 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___537, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[114]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[114]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1307 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___538, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[113]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1308 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___539, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[113]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[113]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1309 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___540, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[112]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1310 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___541, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[112]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[112]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1311 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___542, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[111]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1312 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___543, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[111]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[111]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1313 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___544, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[110]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1314 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___545, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[110]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[110]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1315 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___546, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[109]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1316 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___547, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[109]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[109]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1317 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___548, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[108]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1318 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___549, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[108]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[108]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1319 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___550, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[107]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1320 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___551, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[107]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[107]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1321 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___552, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[106]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1322 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___553, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[106]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[106]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1323 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___554, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[105]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1324 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___555, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[105]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[105]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1325 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___556, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[104]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1326 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___557, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[104]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[104]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1327 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___558, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[103]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1328 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___559, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[103]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[103]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1329 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___560, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[102]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1330 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___561, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[102]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[102]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1331 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___562, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[101]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1332 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___563, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[101]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[101]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1333 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___564, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[100]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1334 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___565, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[100]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[100]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1335 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___566, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[99]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1336 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___567, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[99]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[99]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1337 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___568, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[98]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1338 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___569, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[98]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[98]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1339 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___570, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[97]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1340 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___571, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[97]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[97]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1341 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___572, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[96]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1342 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___573, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[96]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[96]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1343 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___574, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[95]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1344 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___575, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[95]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[95]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1345 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___576, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[94]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1346 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___577, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[94]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[94]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1347 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___578, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[93]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1348 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___579, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[93]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[93]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1349 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___580, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[92]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1350 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___581, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[92]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[92]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1351 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___582, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[91]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1352 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___583, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[91]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[91]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1353 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___584, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[90]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1354 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___585, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[90]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[90]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1355 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___586, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[89]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1356 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___587, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[89]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[89]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1357 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___588, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[88]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1358 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___589, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[88]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[88]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1359 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___590, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[87]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1360 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___591, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[87]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[87]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1361 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___592, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[86]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1362 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___593, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[86]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[86]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1363 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___594, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[85]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1364 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___595, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[85]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[85]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1365 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___596, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[84]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1366 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___597, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[84]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[84]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1367 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___598, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[83]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1368 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___599, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[83]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[83]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1369 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___600, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[82]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1370 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___601, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[82]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[82]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1371 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___602, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[81]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1372 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___603, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[81]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[81]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1373 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___604, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[80]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1374 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___605, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[80]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[80]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1375 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___606, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[79]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1376 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___607, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[79]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[79]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1377 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___608, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[78]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1378 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___609, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[78]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[78]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1379 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___610, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[77]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1380 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___611, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[77]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[77]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1381 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___612, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[76]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1382 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___613, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[76]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[76]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1383 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___614, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[75]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1384 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___615, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[75]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[75]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1385 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___616, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[74]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1386 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___617, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[74]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[74]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1387 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___618, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[73]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1388 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___619, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[73]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[73]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1389 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___620, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[72]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1390 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___621, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[72]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[72]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1391 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___622, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[71]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1392 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___623, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[71]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[71]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1393 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___624, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[70]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1394 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___625, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[70]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[70]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1395 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___626, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[69]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1396 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___627, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[69]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[69]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1397 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___628, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[68]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1398 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___629, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[68]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[68]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1399 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___630, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[67]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1400 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___631, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[67]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[67]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1401 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___632, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[66]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1402 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___633, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[66]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[66]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1403 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___634, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[65]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1404 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___635, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[65]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[65]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1405 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___636, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[64]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1406 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___637, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[64]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[64]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1407 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___638, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[63]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1408 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___639, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[63]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[63]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1409 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___640, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[62]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1410 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___641, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[62]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[62]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1411 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___642, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[61]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1412 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___643, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[61]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[61]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1413 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___644, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[60]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1414 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___645, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[60]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[60]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1415 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___646, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[59]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1416 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___647, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[59]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[59]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1417 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___648, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[58]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1418 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___649, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[58]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[58]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1419 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___650, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[57]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1420 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___651, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[57]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[57]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1421 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___652, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[56]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1422 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___653, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[56]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[56]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1423 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___654, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[55]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1424 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___655, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[55]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[55]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1425 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___656, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[54]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1426 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___657, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[54]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[54]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1427 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___658, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[53]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1428 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___659, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[53]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[53]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1429 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___660, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[52]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1430 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___661, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[52]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[52]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1431 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___662, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[51]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1432 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___663, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[51]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[51]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1433 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___664, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[50]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1434 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___665, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[50]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[50]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1435 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___666, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[49]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1436 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___667, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[49]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[49]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1437 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___668, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[48]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1438 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___669, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[48]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[48]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1439 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___670, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[47]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1440 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___671, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[47]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[47]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1441 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___672, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[46]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1442 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___673, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[46]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[46]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1443 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___674, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[45]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1444 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___675, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[45]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[45]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1445 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___676, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[44]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1446 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___677, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[44]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[44]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1447 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___678, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[43]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1448 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___679, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[43]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[43]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1449 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___680, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[42]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1450 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___681, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[42]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[42]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1451 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___682, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[41]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1452 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___683, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[41]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[41]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1453 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___684, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[40]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1454 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___685, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[40]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[40]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1455 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___686, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[39]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1456 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___687, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[39]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[39]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1457 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___688, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[38]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1458 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___689, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[38]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[38]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1459 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___690, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[37]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1460 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___691, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[37]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[37]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1461 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___692, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[36]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1462 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___693, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[36]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[36]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1463 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___694, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[35]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1464 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___695, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[35]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[35]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1465 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___696, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[34]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1466 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___697, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[34]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[34]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1467 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___698, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[33]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1468 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___699, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[33]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[33]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1469 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___700, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[32]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1470 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___701, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[32]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[32]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1471 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___702, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1472 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___703, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[31]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1473 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___704, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1474 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___705, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[30]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1475 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___706, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1476 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___707, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[29]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1477 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___708, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1478 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___709, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[28]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1479 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___710, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1480 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___711, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[27]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1481 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___712, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1482 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___713, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[26]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1483 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___714, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1484 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___715, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[25]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1485 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___716, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1486 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___717, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[24]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1487 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___718, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1488 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___719, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[23]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1489 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___720, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1490 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___721, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[22]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1491 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___722, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1492 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___723, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[21]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1493 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___724, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1494 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___725, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[20]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1495 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___726, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1496 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___727, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[19]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1497 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___728, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1498 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___729, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[18]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1499 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___730, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1500 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___731, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[17]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1501 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___732, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1502 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___733, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[16]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1503 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___734, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1504 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___735, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[15]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1505 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___736, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1506 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___737, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[14]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1507 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___738, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1508 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___739, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[13]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1509 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___740, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1510 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___741, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[12]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1511 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___742, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1512 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___743, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[11]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1513 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___744, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1514 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___745, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[10]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1515 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___746, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1516 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___747, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[9]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1517 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___748, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1518 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___749, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[8]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1519 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___750, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1520 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___751, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[7]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1521 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___752, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1522 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___753, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[6]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1523 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___754, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1524 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___755, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[5]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1525 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___756, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1526 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___757, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[4]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1527 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___758, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1528 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___759, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[3]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1529 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___760, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1530 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___761, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[2]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1531 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___762, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1532 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___763, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[1]_C/CLR
cal_parallel/se_parallel_mul/se_mul_3/A_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1533 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_3/i___765, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_C/CLR,
cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_C_rep/CLR,
cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_C_rep__0/CLR,
cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_C_rep__1/CLR,
cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_C_rep__10/CLR,
cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_C_rep__11/CLR,
cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_C_rep__12/CLR,
cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_C_rep__13/CLR,
cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_C_rep__14/CLR,
cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_C_rep__15/CLR,
cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_C_rep__16/CLR,
cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_C_rep__17/CLR,
cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_C_rep__2/CLR,
cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_C_rep__3/CLR,
cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_C_rep__4/CLR
 (the first 15 of 40 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1534 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___254, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[255]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1535 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___255, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[255]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[255]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1536 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___256, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[254]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1537 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___257, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[254]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[254]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1538 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___258, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[253]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1539 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___259, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[253]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[253]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1540 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___260, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[252]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1541 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___261, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[252]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[252]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1542 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___262, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[251]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1543 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___263, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[251]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[251]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1544 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___264, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[250]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1545 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___265, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[250]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[250]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1546 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___266, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[249]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1547 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___267, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[249]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[249]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1548 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___268, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[248]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1549 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___269, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[248]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[248]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1550 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___270, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[247]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1551 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___271, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[247]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[247]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1552 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___272, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[246]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1553 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___273, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[246]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[246]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1554 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___274, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[245]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1555 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___275, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[245]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[245]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1556 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___276, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[244]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1557 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___277, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[244]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[244]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1558 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___278, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[243]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1559 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___279, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[243]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[243]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1560 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___280, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[242]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1561 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___281, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[242]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[242]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1562 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___282, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[241]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1563 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___283, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[241]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[241]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1564 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___284, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[240]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1565 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___285, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[240]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[240]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1566 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___286, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[239]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1567 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___287, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[239]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[239]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1568 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___288, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[238]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1569 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___289, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[238]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[238]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1570 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___290, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[237]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1571 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___291, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[237]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[237]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1572 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___292, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[236]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1573 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___293, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[236]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[236]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1574 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___294, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[235]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1575 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___295, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[235]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[235]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1576 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___296, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[234]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1577 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___297, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[234]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[234]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1578 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___298, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[233]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1579 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___299, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[233]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[233]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1580 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___300, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[232]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1581 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___301, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[232]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[232]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1582 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___302, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[231]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1583 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___303, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[231]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[231]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1584 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___304, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[230]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1585 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___305, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[230]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[230]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1586 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___306, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[229]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1587 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___307, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[229]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[229]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1588 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___308, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[228]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1589 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___309, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[228]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[228]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1590 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___310, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[227]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1591 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___311, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[227]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[227]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1592 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___312, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[226]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1593 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___313, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[226]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[226]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1594 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___314, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[225]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1595 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___315, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[225]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[225]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1596 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___316, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[224]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1597 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___317, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[224]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[224]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1598 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___318, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[223]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1599 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___319, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[223]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[223]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1600 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___320, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[222]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1601 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___321, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[222]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[222]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1602 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___322, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[221]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1603 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___323, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[221]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[221]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1604 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___324, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[220]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1605 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___325, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[220]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[220]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1606 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___326, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[219]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1607 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___327, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[219]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[219]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1608 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___328, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[218]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1609 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___329, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[218]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[218]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1610 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___330, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[217]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1611 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___331, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[217]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[217]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1612 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___332, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[216]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1613 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___333, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[216]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[216]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1614 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___334, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[215]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1615 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___335, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[215]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[215]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1616 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___336, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[214]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1617 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___337, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[214]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[214]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1618 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___338, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[213]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1619 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___339, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[213]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[213]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1620 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___340, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[212]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1621 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___341, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[212]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[212]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1622 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___342, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[211]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1623 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___343, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[211]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[211]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1624 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___344, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[210]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1625 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___345, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[210]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[210]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1626 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___346, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[209]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1627 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___347, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[209]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[209]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1628 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___348, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[208]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1629 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___349, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[208]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[208]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1630 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___350, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[207]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1631 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___351, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[207]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[207]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1632 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___352, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[206]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1633 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___353, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[206]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[206]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1634 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___354, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[205]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1635 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___355, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[205]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[205]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1636 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___356, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[204]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1637 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___357, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[204]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[204]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1638 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___358, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[203]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1639 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___359, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[203]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[203]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1640 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___360, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[202]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1641 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___361, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[202]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[202]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1642 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___362, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[201]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1643 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___363, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[201]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[201]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1644 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___364, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[200]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1645 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___365, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[200]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[200]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1646 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___366, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[199]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1647 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___367, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[199]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[199]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1648 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___368, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[198]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1649 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___369, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[198]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[198]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1650 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___370, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[197]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1651 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___371, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[197]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[197]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1652 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___372, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[196]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1653 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___373, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[196]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[196]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1654 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___374, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[195]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1655 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___375, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[195]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[195]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1656 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___376, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[194]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1657 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___377, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[194]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[194]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1658 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___378, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[193]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1659 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___379, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[193]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[193]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1660 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___380, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[192]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1661 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___381, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[192]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[192]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1662 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___382, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[191]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1663 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___383, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[191]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[191]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1664 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___384, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[190]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1665 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___385, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[190]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[190]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1666 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___386, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[189]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1667 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___387, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[189]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[189]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1668 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___388, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[188]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1669 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___389, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[188]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[188]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1670 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___390, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[187]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1671 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___391, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[187]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[187]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1672 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___392, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[186]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1673 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___393, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[186]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[186]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1674 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___394, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[185]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1675 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___395, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[185]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[185]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1676 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___396, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[184]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1677 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___397, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[184]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[184]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1678 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___398, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[183]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1679 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___399, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[183]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[183]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1680 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___400, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[182]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1681 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___401, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[182]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[182]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1682 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___402, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[181]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1683 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___403, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[181]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[181]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1684 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___404, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[180]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1685 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___405, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[180]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[180]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1686 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___406, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[179]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1687 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___407, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[179]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[179]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1688 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___408, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[178]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1689 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___409, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[178]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[178]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1690 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___410, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[177]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1691 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___411, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[177]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[177]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1692 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___412, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[176]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1693 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___413, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[176]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[176]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1694 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___414, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[175]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1695 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___415, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[175]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[175]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1696 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___416, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[174]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1697 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___417, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[174]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[174]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1698 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___418, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[173]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1699 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___419, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[173]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[173]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1700 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___420, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[172]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1701 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___421, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[172]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[172]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1702 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___422, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[171]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1703 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___423, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[171]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[171]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1704 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___424, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[170]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1705 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___425, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[170]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[170]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1706 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___426, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[169]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1707 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___427, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[169]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[169]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1708 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___428, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[168]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1709 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___429, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[168]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[168]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1710 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___430, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[167]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1711 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___431, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[167]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[167]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1712 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___432, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[166]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1713 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___433, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[166]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[166]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1714 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___434, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[165]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1715 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___435, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[165]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[165]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1716 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___436, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[164]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1717 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___437, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[164]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[164]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1718 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___438, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[163]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1719 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___439, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[163]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[163]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1720 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___440, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[162]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1721 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___441, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[162]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[162]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1722 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___442, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[161]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1723 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___443, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[161]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[161]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1724 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___444, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[160]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1725 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___445, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[160]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[160]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1726 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___446, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[159]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1727 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___447, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[159]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[159]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1728 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___448, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[158]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1729 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___449, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[158]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[158]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1730 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___450, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[157]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1731 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___451, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[157]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[157]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1732 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___452, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[156]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1733 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___453, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[156]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[156]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1734 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___454, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[155]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1735 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___455, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[155]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[155]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1736 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___456, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[154]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1737 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___457, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[154]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[154]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1738 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___458, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[153]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1739 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___459, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[153]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[153]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1740 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___460, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[152]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1741 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___461, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[152]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[152]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1742 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___462, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[151]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1743 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___463, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[151]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[151]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1744 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___464, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[150]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1745 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___465, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[150]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[150]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1746 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___466, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[149]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1747 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___467, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[149]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[149]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1748 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___468, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[148]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1749 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___469, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[148]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[148]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1750 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___470, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[147]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1751 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___471, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[147]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[147]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1752 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___472, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[146]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1753 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___473, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[146]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[146]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1754 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___474, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[145]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1755 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___475, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[145]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[145]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1756 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___476, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[144]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1757 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___477, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[144]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[144]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1758 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___478, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[143]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1759 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___479, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[143]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[143]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1760 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___480, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[142]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1761 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___481, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[142]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[142]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1762 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___482, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[141]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1763 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___483, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[141]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[141]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1764 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___484, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[140]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1765 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___485, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[140]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[140]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1766 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___486, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[139]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1767 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___487, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[139]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[139]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1768 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___488, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[138]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1769 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___489, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[138]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[138]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1770 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___490, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[137]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1771 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___491, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[137]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[137]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1772 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___492, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[136]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1773 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___493, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[136]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[136]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1774 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___494, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[135]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1775 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___495, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[135]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[135]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1776 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___496, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[134]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1777 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___497, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[134]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[134]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1778 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___498, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[133]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1779 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___499, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[133]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[133]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1780 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___500, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[132]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1781 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___501, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[132]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[132]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1782 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___502, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[131]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1783 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___503, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[131]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[131]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1784 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___504, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[130]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1785 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___505, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[130]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[130]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1786 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___506, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[129]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1787 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___507, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[129]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[129]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1788 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___508, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[128]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1789 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___509, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[128]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[128]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1790 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___510, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[127]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1791 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___511, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[127]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[127]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1792 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___512, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[126]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1793 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___513, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[126]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[126]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1794 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___514, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[125]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1795 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___515, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[125]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[125]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1796 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___516, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[124]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1797 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___517, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[124]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[124]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1798 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___518, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[123]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1799 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___519, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[123]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[123]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1800 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___520, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[122]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1801 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___521, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[122]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[122]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1802 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___522, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[121]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1803 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___523, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[121]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[121]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1804 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___524, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[120]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1805 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___525, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[120]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[120]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1806 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___526, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[119]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1807 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___527, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[119]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[119]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1808 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___528, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[118]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1809 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___529, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[118]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[118]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1810 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___530, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[117]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1811 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___531, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[117]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[117]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1812 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___532, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[116]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1813 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___533, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[116]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[116]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1814 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___534, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[115]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1815 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___535, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[115]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[115]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1816 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___536, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[114]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1817 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___537, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[114]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[114]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1818 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___538, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[113]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1819 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___539, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[113]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[113]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1820 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___540, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[112]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1821 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___541, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[112]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[112]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1822 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___542, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[111]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1823 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___543, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[111]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[111]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1824 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___544, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[110]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1825 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___545, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[110]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[110]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1826 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___546, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[109]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1827 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___547, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[109]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[109]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1828 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___548, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[108]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1829 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___549, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[108]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[108]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1830 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___550, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[107]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1831 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___551, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[107]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[107]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1832 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___552, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[106]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1833 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___553, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[106]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[106]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1834 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___554, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[105]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1835 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___555, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[105]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[105]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1836 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___556, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[104]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1837 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___557, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[104]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[104]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1838 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___558, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[103]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1839 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___559, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[103]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[103]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1840 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___560, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[102]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1841 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___561, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[102]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[102]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1842 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___562, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[101]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1843 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___563, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[101]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[101]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1844 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___564, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[100]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1845 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___565, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[100]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[100]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1846 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___566, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[99]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1847 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___567, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[99]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[99]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1848 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___568, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[98]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1849 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___569, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[98]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[98]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1850 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___570, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[97]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1851 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___571, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[97]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[97]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1852 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___572, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[96]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1853 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___573, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[96]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[96]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1854 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___574, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[95]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1855 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___575, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[95]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[95]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1856 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___576, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[94]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1857 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___577, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[94]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[94]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1858 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___578, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[93]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1859 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___579, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[93]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[93]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1860 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___580, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[92]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1861 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___581, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[92]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[92]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1862 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___582, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[91]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1863 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___583, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[91]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[91]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1864 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___584, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[90]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1865 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___585, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[90]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[90]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1866 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___586, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[89]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1867 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___587, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[89]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[89]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1868 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___588, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[88]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1869 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___589, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[88]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[88]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1870 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___590, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[87]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1871 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___591, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[87]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[87]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1872 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___592, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[86]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1873 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___593, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[86]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[86]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1874 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___594, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[85]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1875 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___595, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[85]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[85]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1876 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___596, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[84]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1877 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___597, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[84]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[84]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1878 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___598, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[83]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1879 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___599, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[83]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[83]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1880 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___600, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[82]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1881 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___601, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[82]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[82]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1882 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___602, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[81]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1883 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___603, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[81]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[81]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1884 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___604, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[80]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1885 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___605, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[80]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[80]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1886 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___606, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[79]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1887 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___607, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[79]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[79]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1888 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___608, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[78]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1889 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___609, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[78]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[78]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1890 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___610, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[77]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1891 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___611, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[77]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[77]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1892 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___612, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[76]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1893 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___613, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[76]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[76]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1894 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___614, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[75]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1895 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___615, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[75]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[75]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1896 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___616, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[74]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1897 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___617, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[74]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[74]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1898 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___618, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[73]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1899 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___619, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[73]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[73]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1900 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___620, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[72]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1901 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___621, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[72]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[72]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1902 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___622, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[71]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1903 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___623, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[71]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[71]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1904 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___624, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[70]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1905 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___625, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[70]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[70]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1906 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___626, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[69]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1907 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___627, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[69]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[69]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1908 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___628, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[68]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1909 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___629, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[68]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[68]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1910 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___630, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[67]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1911 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___631, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[67]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[67]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1912 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___632, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[66]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1913 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___633, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[66]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[66]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1914 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___634, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[65]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1915 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___635, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[65]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[65]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1916 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___636, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[64]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1917 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___637, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[64]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[64]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1918 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___638, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[63]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1919 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___639, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[63]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[63]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1920 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___640, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[62]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1921 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___641, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[62]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[62]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1922 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___642, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[61]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1923 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___643, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[61]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[61]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1924 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___644, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[60]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1925 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___645, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[60]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[60]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1926 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___646, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[59]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1927 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___647, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[59]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[59]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1928 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___648, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[58]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1929 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___649, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[58]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[58]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1930 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___650, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[57]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1931 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___651, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[57]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[57]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1932 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___652, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[56]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1933 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___653, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[56]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[56]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1934 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___654, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[55]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1935 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___655, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[55]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[55]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1936 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___656, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[54]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1937 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___657, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[54]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[54]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1938 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___658, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[53]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1939 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___659, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[53]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[53]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1940 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___660, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[52]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1941 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___661, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[52]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[52]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1942 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___662, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[51]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1943 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___663, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[51]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[51]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1944 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___664, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[50]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1945 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___665, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[50]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[50]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1946 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___666, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[49]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1947 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___667, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[49]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[49]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1948 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___668, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[48]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1949 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___669, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[48]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[48]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1950 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___670, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[47]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1951 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___671, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[47]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[47]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1952 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___672, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[46]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1953 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___673, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[46]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[46]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1954 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___674, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[45]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1955 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___675, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[45]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[45]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1956 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___676, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[44]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1957 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___677, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[44]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[44]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1958 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___678, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[43]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1959 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___679, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[43]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[43]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1960 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___680, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[42]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1961 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___681, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[42]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[42]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1962 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___682, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[41]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1963 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___683, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[41]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[41]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1964 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___684, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[40]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1965 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___685, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[40]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[40]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1966 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___686, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[39]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1967 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___687, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[39]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[39]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1968 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___688, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[38]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1969 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___689, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[38]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[38]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1970 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___690, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[37]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1971 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___691, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[37]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[37]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1972 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___692, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[36]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1973 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___693, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[36]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[36]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1974 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___694, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[35]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1975 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___695, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[35]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[35]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1976 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___696, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[34]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1977 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___697, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[34]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[34]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1978 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___698, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[33]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1979 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___699, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[33]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[33]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1980 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___700, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[32]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1981 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___701, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[32]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[32]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1982 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___702, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1983 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___703, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[31]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1984 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___704, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1985 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___705, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[30]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1986 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___706, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1987 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___707, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[29]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1988 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___708, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1989 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___709, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[28]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1990 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___710, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1991 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___711, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[27]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1992 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___712, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1993 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___713, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[26]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1994 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___714, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1995 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___715, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[25]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1996 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___716, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1997 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___717, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[24]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1998 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___718, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1999 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___719, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[23]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2000 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___720, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2001 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___721, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[22]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2002 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___722, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2003 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___723, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[21]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2004 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___724, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2005 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___725, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[20]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2006 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___726, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2007 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___727, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[19]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2008 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___728, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2009 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___729, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[18]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2010 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___730, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2011 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___731, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[17]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2012 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___732, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2013 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___733, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[16]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2014 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___734, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2015 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___735, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[15]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2016 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___736, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2017 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___737, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[14]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2018 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___738, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2019 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___739, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[13]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2020 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___740, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2021 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___741, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[12]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2022 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___742, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2023 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___743, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[11]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2024 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___744, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2025 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___745, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[10]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2026 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___746, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2027 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___747, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[9]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2028 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___748, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2029 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___749, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[8]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2030 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___750, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2031 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___751, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[7]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2032 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___752, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2033 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___753, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[6]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2034 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___754, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2035 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___755, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[5]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2036 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___756, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2037 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___757, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[4]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2038 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___758, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2039 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___759, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[3]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2040 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___760, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2041 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___761, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[2]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2042 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___762, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2043 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___763, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[1]_C/CLR
cal_parallel/se_parallel_mul/se_mul_4/A_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2044 Warning
LUT drives async reset alert  
LUT cell cal_parallel/se_parallel_mul/se_mul_4/i___765, with 2 or more inputs, drives asynchronous preset/clear pin(s) cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_C/CLR,
cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_C_rep/CLR,
cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_C_rep__0/CLR,
cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_C_rep__1/CLR,
cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_C_rep__10/CLR,
cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_C_rep__11/CLR,
cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_C_rep__12/CLR,
cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_C_rep__13/CLR,
cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_C_rep__14/CLR,
cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_C_rep__15/CLR,
cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_C_rep__16/CLR,
cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_C_rep__2/CLR,
cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_C_rep__3/CLR,
cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_C_rep__4/CLR,
cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_C_rep__5/CLR
 (the first 15 of 37 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__0 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__0/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__1 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__1/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__10 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__10/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__11 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__11/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__12 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__12/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__13 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__13/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__14 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__14/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__15 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__15/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__16 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__16/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__17 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__17/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__2 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__2/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__3 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__3/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__4 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__4/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__5 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__5/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__6 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__6/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__7 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__8 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__8/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__9 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[0]_LDC_rep__9/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[100]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[100]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[101]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[101]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[102]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[102]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[103]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[103]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[104]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[104]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[105]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[105]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[106]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[106]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[107]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[107]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[108]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[108]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[109]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[109]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[10]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[110]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[110]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[111]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[111]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[112]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[112]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[113]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[113]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[114]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[114]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[115]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[115]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[116]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[116]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[117]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[117]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[118]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[118]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[119]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[119]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[11]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[120]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[120]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[121]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[121]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[122]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[122]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[123]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[123]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[124]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[124]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[125]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[125]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[126]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[126]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[127]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[127]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[128]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[128]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[129]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[129]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[12]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[130]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[130]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[131]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[131]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[132]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[132]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[133]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[133]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[134]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[134]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[135]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[135]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[136]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[136]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[137]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[137]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[138]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[138]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[139]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[139]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[13]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#65 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[140]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[140]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#66 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[141]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[141]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#67 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[142]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[142]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#68 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[143]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[143]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#69 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[144]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[144]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#70 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[145]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[145]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#71 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[146]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[146]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#72 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[147]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[147]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#73 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[148]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[148]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#74 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[149]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[149]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#75 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[14]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#76 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[150]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[150]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#77 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[151]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[151]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#78 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[152]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[152]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#79 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[153]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[153]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#80 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[154]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[154]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#81 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[155]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[155]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#82 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[156]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[156]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#83 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[157]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[157]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#84 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[158]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[158]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#85 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[159]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[159]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#86 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[15]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#87 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[160]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[160]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#88 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[161]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[161]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#89 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[162]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[162]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#90 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[163]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[163]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#91 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[164]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[164]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#92 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[165]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[165]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#93 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[166]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[166]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#94 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[167]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[167]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#95 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[168]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[168]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#96 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[169]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[169]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#97 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[16]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#98 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[170]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[170]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#99 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[171]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[171]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#100 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[172]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[172]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#101 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[173]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[173]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#102 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[174]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[174]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#103 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[175]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[175]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#104 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[176]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[176]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#105 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[177]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[177]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#106 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[178]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[178]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#107 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[179]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[179]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#108 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[17]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#109 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[180]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[180]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#110 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[181]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[181]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#111 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[182]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[182]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#112 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[183]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[183]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#113 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[184]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[184]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#114 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[185]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[185]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#115 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[186]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[186]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#116 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[187]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[187]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#117 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[188]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[188]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#118 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[189]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[189]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#119 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[18]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#120 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[190]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[190]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#121 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[191]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[191]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#122 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[192]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[192]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#123 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[193]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[193]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#124 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[194]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[194]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#125 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[195]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[195]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#126 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[196]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[196]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#127 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[197]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[197]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#128 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[198]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[198]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#129 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[199]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[199]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#130 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[19]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#131 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[1]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#132 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[200]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[200]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#133 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[201]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[201]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#134 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[202]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[202]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#135 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[203]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[203]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#136 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[204]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[204]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#137 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[205]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[205]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#138 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[206]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[206]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#139 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[207]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[207]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#140 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[208]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[208]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#141 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[209]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[209]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#142 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[20]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#143 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[210]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[210]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#144 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[211]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[211]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#145 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[212]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[212]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#146 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[213]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[213]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#147 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[214]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[214]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#148 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[215]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[215]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#149 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[216]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[216]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#150 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[217]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[217]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#151 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[218]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[218]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#152 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[219]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[219]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#153 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[21]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#154 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[220]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[220]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#155 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[221]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[221]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#156 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[222]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[222]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#157 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[223]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[223]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#158 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[224]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[224]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#159 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[225]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[225]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#160 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[226]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[226]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#161 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[227]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[227]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#162 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[228]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[228]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#163 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[229]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[229]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#164 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[22]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#165 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[230]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[230]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#166 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[231]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[231]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#167 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[232]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[232]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#168 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[233]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[233]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#169 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[234]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[234]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#170 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[235]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[235]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#171 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[236]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[236]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#172 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[237]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[237]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#173 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[238]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[238]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#174 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[239]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[239]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#175 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[23]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#176 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[240]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[240]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#177 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[241]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[241]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#178 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[242]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[242]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#179 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[243]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[243]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#180 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[244]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[244]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#181 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[245]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[245]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#182 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[246]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[246]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#183 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[247]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[247]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#184 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[248]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[248]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#185 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[249]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[249]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#186 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[24]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#187 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[250]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[250]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#188 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[251]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[251]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#189 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[252]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[252]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#190 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[253]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[253]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#191 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[254]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[254]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#192 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[255]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[255]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#193 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[25]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#194 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[26]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#195 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[27]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#196 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[28]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#197 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[29]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#198 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[2]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#199 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[30]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#200 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[31]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#201 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[32]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[32]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#202 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[33]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[33]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#203 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[34]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[34]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#204 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[35]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[35]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#205 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[36]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[36]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#206 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[37]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[37]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#207 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[38]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[38]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#208 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[39]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[39]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#209 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[3]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#210 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[40]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[40]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#211 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[41]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[41]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#212 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[42]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[42]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#213 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[43]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[43]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#214 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[44]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[44]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#215 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[45]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[45]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#216 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[46]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[46]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#217 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[47]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[47]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#218 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[48]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[48]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#219 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[49]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[49]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#220 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[4]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#221 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[50]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[50]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#222 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[51]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[51]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#223 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[52]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[52]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#224 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[53]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[53]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#225 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[54]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[54]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#226 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[55]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[55]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#227 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[56]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[56]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#228 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[57]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[57]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#229 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[58]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[58]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#230 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[59]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[59]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#231 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[5]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#232 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[60]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[60]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#233 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[61]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[61]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#234 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[62]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[62]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#235 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[63]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[63]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#236 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[64]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[64]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#237 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[65]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[65]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#238 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[66]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[66]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#239 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[67]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[67]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#240 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[68]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[68]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#241 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[69]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[69]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#242 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[6]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#243 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[70]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[70]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#244 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[71]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[71]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#245 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[72]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[72]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#246 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[73]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[73]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#247 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[74]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[74]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#248 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[75]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[75]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#249 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[76]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[76]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#250 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[77]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[77]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#251 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[78]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[78]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#252 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[79]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[79]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#253 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[7]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#254 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[80]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[80]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#255 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[81]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[81]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#256 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[82]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[82]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#257 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[83]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[83]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#258 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[84]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[84]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#259 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[85]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[85]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#260 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[86]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[86]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#261 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[87]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[87]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#262 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[88]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[88]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#263 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[89]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[89]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#264 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[8]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#265 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[90]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[90]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#266 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[91]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[91]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#267 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[92]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[92]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#268 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[93]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[93]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#269 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[94]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[94]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#270 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[95]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[95]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#271 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[96]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[96]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#272 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[97]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[97]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#273 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[98]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[98]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#274 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[99]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[99]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#275 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_1/A_reg[9]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_1/A_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#276 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#277 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep/G is not reached by a timing clock
Related violations: <none>

TIMING-20#278 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__0 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__0/G is not reached by a timing clock
Related violations: <none>

TIMING-20#279 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__1 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__1/G is not reached by a timing clock
Related violations: <none>

TIMING-20#280 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__10 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__10/G is not reached by a timing clock
Related violations: <none>

TIMING-20#281 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__11 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__11/G is not reached by a timing clock
Related violations: <none>

TIMING-20#282 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__12 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__12/G is not reached by a timing clock
Related violations: <none>

TIMING-20#283 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__13 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__13/G is not reached by a timing clock
Related violations: <none>

TIMING-20#284 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__14 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__14/G is not reached by a timing clock
Related violations: <none>

TIMING-20#285 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__15 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__15/G is not reached by a timing clock
Related violations: <none>

TIMING-20#286 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__16 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__16/G is not reached by a timing clock
Related violations: <none>

TIMING-20#287 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__17 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__17/G is not reached by a timing clock
Related violations: <none>

TIMING-20#288 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__18 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__18/G is not reached by a timing clock
Related violations: <none>

TIMING-20#289 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__19 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__19/G is not reached by a timing clock
Related violations: <none>

TIMING-20#290 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__2 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__2/G is not reached by a timing clock
Related violations: <none>

TIMING-20#291 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__3 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__3/G is not reached by a timing clock
Related violations: <none>

TIMING-20#292 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__4 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__4/G is not reached by a timing clock
Related violations: <none>

TIMING-20#293 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__5 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__5/G is not reached by a timing clock
Related violations: <none>

TIMING-20#294 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__6 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__6/G is not reached by a timing clock
Related violations: <none>

TIMING-20#295 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__7 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#296 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__8 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__8/G is not reached by a timing clock
Related violations: <none>

TIMING-20#297 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__9 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[0]_LDC_rep__9/G is not reached by a timing clock
Related violations: <none>

TIMING-20#298 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[100]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[100]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#299 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[101]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[101]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#300 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[102]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[102]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#301 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[103]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[103]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#302 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[104]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[104]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#303 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[105]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[105]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#304 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[106]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[106]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#305 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[107]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[107]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#306 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[108]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[108]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#307 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[109]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[109]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#308 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[10]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#309 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[110]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[110]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#310 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[111]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[111]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#311 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[112]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[112]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#312 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[113]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[113]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#313 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[114]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[114]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#314 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[115]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[115]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#315 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[116]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[116]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#316 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[117]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[117]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#317 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[118]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[118]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#318 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[119]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[119]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#319 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[11]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#320 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[120]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[120]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#321 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[121]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[121]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#322 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[122]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[122]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#323 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[123]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[123]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#324 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[124]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[124]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#325 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[125]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[125]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#326 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[126]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[126]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#327 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[127]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[127]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#328 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[128]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[128]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#329 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[129]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[129]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#330 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[12]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#331 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[130]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[130]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#332 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[131]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[131]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#333 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[132]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[132]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#334 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[133]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[133]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#335 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[134]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[134]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#336 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[135]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[135]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#337 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[136]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[136]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#338 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[137]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[137]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#339 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[138]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[138]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#340 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[139]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[139]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#341 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[13]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#342 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[140]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[140]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#343 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[141]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[141]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#344 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[142]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[142]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#345 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[143]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[143]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#346 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[144]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[144]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#347 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[145]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[145]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#348 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[146]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[146]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#349 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[147]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[147]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#350 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[148]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[148]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#351 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[149]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[149]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#352 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[14]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#353 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[150]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[150]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#354 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[151]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[151]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#355 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[152]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[152]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#356 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[153]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[153]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#357 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[154]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[154]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#358 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[155]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[155]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#359 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[156]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[156]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#360 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[157]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[157]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#361 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[158]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[158]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#362 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[159]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[159]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#363 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[15]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#364 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[160]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[160]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#365 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[161]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[161]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#366 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[162]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[162]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#367 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[163]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[163]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#368 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[164]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[164]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#369 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[165]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[165]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#370 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[166]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[166]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#371 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[167]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[167]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#372 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[168]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[168]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#373 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[169]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[169]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#374 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[16]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#375 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[170]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[170]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#376 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[171]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[171]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#377 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[172]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[172]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#378 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[173]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[173]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#379 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[174]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[174]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#380 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[175]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[175]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#381 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[176]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[176]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#382 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[177]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[177]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#383 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[178]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[178]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#384 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[179]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[179]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#385 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[17]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#386 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[180]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[180]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#387 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[181]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[181]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#388 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[182]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[182]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#389 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[183]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[183]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#390 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[184]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[184]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#391 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[185]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[185]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#392 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[186]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[186]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#393 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[187]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[187]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#394 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[188]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[188]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#395 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[189]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[189]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#396 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[18]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#397 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[190]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[190]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#398 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[191]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[191]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#399 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[192]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[192]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#400 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[193]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[193]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#401 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[194]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[194]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#402 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[195]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[195]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#403 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[196]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[196]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#404 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[197]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[197]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#405 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[198]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[198]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#406 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[199]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[199]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#407 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[19]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#408 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[1]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#409 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[200]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[200]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#410 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[201]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[201]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#411 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[202]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[202]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#412 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[203]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[203]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#413 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[204]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[204]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#414 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[205]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[205]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#415 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[206]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[206]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#416 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[207]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[207]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#417 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[208]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[208]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#418 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[209]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[209]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#419 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[20]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#420 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[210]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[210]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#421 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[211]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[211]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#422 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[212]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[212]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#423 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[213]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[213]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#424 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[214]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[214]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#425 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[215]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[215]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#426 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[216]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[216]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#427 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[217]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[217]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#428 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[218]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[218]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#429 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[219]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[219]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#430 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[21]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#431 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[220]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[220]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#432 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[221]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[221]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#433 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[222]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[222]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#434 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[223]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[223]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#435 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[224]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[224]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#436 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[225]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[225]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#437 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[226]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[226]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#438 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[227]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[227]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#439 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[228]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[228]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#440 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[229]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[229]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#441 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[22]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#442 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[230]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[230]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#443 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[231]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[231]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#444 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[232]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[232]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#445 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[233]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[233]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#446 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[234]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[234]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#447 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[235]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[235]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#448 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[236]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[236]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#449 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[237]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[237]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#450 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[238]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[238]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#451 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[239]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[239]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#452 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[23]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#453 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[240]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[240]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#454 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[241]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[241]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#455 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[242]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[242]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#456 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[243]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[243]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#457 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[244]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[244]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#458 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[245]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[245]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#459 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[246]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[246]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#460 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[247]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[247]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#461 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[248]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[248]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#462 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[249]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[249]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#463 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[24]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#464 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[250]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[250]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#465 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[251]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[251]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#466 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[252]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[252]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#467 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[253]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[253]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#468 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[254]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[254]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#469 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[255]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[255]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#470 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[25]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#471 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[26]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#472 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[27]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#473 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[28]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#474 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[29]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#475 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[2]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#476 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[30]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#477 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[31]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#478 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[32]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[32]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#479 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[33]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[33]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#480 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[34]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[34]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#481 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[35]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[35]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#482 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[36]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[36]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#483 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[37]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[37]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#484 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[38]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[38]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#485 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[39]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[39]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#486 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[3]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#487 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[40]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[40]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#488 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[41]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[41]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#489 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[42]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[42]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#490 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[43]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[43]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#491 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[44]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[44]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#492 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[45]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[45]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#493 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[46]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[46]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#494 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[47]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[47]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#495 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[48]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[48]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#496 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[49]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[49]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#497 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[4]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#498 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[50]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[50]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#499 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[51]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[51]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#500 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[52]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[52]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#501 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[53]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[53]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#502 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[54]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[54]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#503 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[55]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[55]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#504 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[56]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[56]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#505 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[57]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[57]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#506 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[58]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[58]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#507 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[59]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[59]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#508 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[5]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#509 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[60]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[60]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#510 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[61]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[61]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#511 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[62]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[62]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#512 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[63]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[63]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#513 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[64]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[64]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#514 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[65]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[65]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#515 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[66]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[66]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#516 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[67]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[67]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#517 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[68]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[68]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#518 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[69]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[69]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#519 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[6]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#520 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[70]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[70]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#521 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[71]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[71]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#522 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[72]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[72]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#523 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[73]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[73]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#524 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[74]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[74]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#525 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[75]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[75]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#526 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[76]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[76]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#527 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[77]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[77]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#528 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[78]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[78]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#529 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[79]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[79]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#530 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[7]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#531 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[80]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[80]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#532 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[81]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[81]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#533 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[82]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[82]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#534 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[83]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[83]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#535 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[84]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[84]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#536 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[85]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[85]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#537 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[86]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[86]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#538 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[87]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[87]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#539 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[88]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[88]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#540 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[89]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[89]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#541 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[8]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#542 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[90]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[90]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#543 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[91]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[91]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#544 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[92]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[92]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#545 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[93]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[93]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#546 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[94]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[94]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#547 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[95]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[95]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#548 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[96]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[96]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#549 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[97]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[97]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#550 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[98]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[98]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#551 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[99]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[99]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#552 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_2/A_reg[9]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_2/A_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#553 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#554 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep/G is not reached by a timing clock
Related violations: <none>

TIMING-20#555 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__0 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__0/G is not reached by a timing clock
Related violations: <none>

TIMING-20#556 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__1 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__1/G is not reached by a timing clock
Related violations: <none>

TIMING-20#557 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__10 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__10/G is not reached by a timing clock
Related violations: <none>

TIMING-20#558 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__11 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__11/G is not reached by a timing clock
Related violations: <none>

TIMING-20#559 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__12 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__12/G is not reached by a timing clock
Related violations: <none>

TIMING-20#560 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__13 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__13/G is not reached by a timing clock
Related violations: <none>

TIMING-20#561 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__14 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__14/G is not reached by a timing clock
Related violations: <none>

TIMING-20#562 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__15 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__15/G is not reached by a timing clock
Related violations: <none>

TIMING-20#563 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__16 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__16/G is not reached by a timing clock
Related violations: <none>

TIMING-20#564 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__17 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__17/G is not reached by a timing clock
Related violations: <none>

TIMING-20#565 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__2 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__2/G is not reached by a timing clock
Related violations: <none>

TIMING-20#566 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__3 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__3/G is not reached by a timing clock
Related violations: <none>

TIMING-20#567 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__4 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__4/G is not reached by a timing clock
Related violations: <none>

TIMING-20#568 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__5 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__5/G is not reached by a timing clock
Related violations: <none>

TIMING-20#569 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__6 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__6/G is not reached by a timing clock
Related violations: <none>

TIMING-20#570 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__7 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#571 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__8 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__8/G is not reached by a timing clock
Related violations: <none>

TIMING-20#572 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__9 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[0]_LDC_rep__9/G is not reached by a timing clock
Related violations: <none>

TIMING-20#573 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[100]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[100]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#574 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[101]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[101]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#575 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[102]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[102]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#576 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[103]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[103]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#577 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[104]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[104]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#578 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[105]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[105]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#579 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[106]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[106]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#580 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[107]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[107]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#581 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[108]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[108]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#582 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[109]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[109]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#583 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[10]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#584 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[110]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[110]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#585 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[111]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[111]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#586 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[112]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[112]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#587 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[113]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[113]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#588 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[114]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[114]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#589 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[115]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[115]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#590 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[116]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[116]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#591 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[117]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[117]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#592 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[118]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[118]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#593 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[119]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[119]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#594 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[11]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#595 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[120]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[120]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#596 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[121]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[121]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#597 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[122]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[122]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#598 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[123]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[123]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#599 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[124]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[124]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#600 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[125]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[125]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#601 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[126]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[126]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#602 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[127]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[127]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#603 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[128]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[128]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#604 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[129]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[129]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#605 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[12]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#606 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[130]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[130]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#607 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[131]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[131]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#608 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[132]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[132]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#609 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[133]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[133]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#610 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[134]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[134]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#611 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[135]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[135]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#612 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[136]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[136]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#613 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[137]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[137]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#614 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[138]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[138]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#615 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[139]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[139]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#616 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[13]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#617 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[140]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[140]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#618 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[141]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[141]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#619 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[142]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[142]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#620 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[143]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[143]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#621 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[144]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[144]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#622 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[145]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[145]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#623 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[146]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[146]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#624 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[147]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[147]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#625 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[148]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[148]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#626 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[149]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[149]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#627 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[14]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#628 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[150]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[150]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#629 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[151]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[151]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#630 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[152]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[152]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#631 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[153]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[153]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#632 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[154]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[154]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#633 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[155]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[155]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#634 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[156]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[156]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#635 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[157]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[157]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#636 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[158]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[158]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#637 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[159]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[159]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#638 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[15]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#639 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[160]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[160]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#640 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[161]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[161]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#641 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[162]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[162]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#642 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[163]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[163]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#643 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[164]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[164]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#644 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[165]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[165]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#645 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[166]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[166]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#646 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[167]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[167]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#647 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[168]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[168]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#648 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[169]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[169]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#649 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[16]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#650 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[170]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[170]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#651 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[171]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[171]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#652 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[172]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[172]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#653 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[173]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[173]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#654 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[174]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[174]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#655 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[175]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[175]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#656 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[176]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[176]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#657 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[177]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[177]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#658 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[178]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[178]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#659 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[179]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[179]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#660 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[17]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#661 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[180]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[180]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#662 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[181]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[181]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#663 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[182]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[182]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#664 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[183]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[183]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#665 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[184]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[184]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#666 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[185]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[185]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#667 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[186]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[186]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#668 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[187]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[187]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#669 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[188]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[188]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#670 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[189]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[189]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#671 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[18]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#672 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[190]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[190]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#673 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[191]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[191]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#674 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[192]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[192]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#675 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[193]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[193]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#676 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[194]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[194]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#677 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[195]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[195]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#678 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[196]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[196]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#679 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[197]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[197]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#680 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[198]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[198]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#681 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[199]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[199]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#682 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[19]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#683 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[1]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#684 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[200]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[200]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#685 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[201]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[201]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#686 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[202]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[202]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#687 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[203]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[203]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#688 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[204]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[204]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#689 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[205]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[205]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#690 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[206]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[206]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#691 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[207]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[207]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#692 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[208]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[208]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#693 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[209]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[209]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#694 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[20]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#695 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[210]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[210]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#696 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[211]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[211]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#697 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[212]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[212]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#698 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[213]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[213]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#699 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[214]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[214]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#700 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[215]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[215]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#701 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[216]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[216]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#702 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[217]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[217]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#703 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[218]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[218]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#704 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[219]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[219]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#705 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[21]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#706 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[220]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[220]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#707 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[221]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[221]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#708 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[222]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[222]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#709 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[223]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[223]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#710 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[224]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[224]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#711 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[225]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[225]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#712 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[226]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[226]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#713 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[227]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[227]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#714 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[228]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[228]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#715 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[229]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[229]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#716 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[22]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#717 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[230]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[230]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#718 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[231]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[231]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#719 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[232]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[232]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#720 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[233]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[233]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#721 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[234]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[234]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#722 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[235]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[235]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#723 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[236]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[236]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#724 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[237]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[237]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#725 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[238]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[238]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#726 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[239]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[239]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#727 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[23]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#728 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[240]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[240]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#729 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[241]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[241]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#730 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[242]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[242]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#731 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[243]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[243]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#732 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[244]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[244]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#733 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[245]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[245]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#734 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[246]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[246]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#735 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[247]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[247]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#736 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[248]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[248]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#737 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[249]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[249]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#738 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[24]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#739 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[250]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[250]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#740 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[251]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[251]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#741 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[252]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[252]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#742 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[253]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[253]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#743 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[254]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[254]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#744 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[255]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[255]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#745 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[25]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#746 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[26]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#747 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[27]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#748 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[28]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#749 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[29]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#750 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[2]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#751 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[30]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#752 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[31]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#753 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[32]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[32]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#754 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[33]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[33]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#755 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[34]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[34]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#756 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[35]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[35]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#757 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[36]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[36]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#758 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[37]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[37]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#759 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[38]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[38]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#760 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[39]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[39]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#761 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[3]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#762 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[40]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[40]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#763 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[41]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[41]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#764 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[42]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[42]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#765 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[43]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[43]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#766 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[44]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[44]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#767 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[45]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[45]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#768 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[46]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[46]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#769 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[47]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[47]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#770 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[48]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[48]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#771 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[49]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[49]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#772 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[4]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#773 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[50]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[50]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#774 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[51]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[51]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#775 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[52]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[52]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#776 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[53]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[53]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#777 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[54]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[54]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#778 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[55]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[55]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#779 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[56]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[56]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#780 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[57]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[57]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#781 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[58]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[58]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#782 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[59]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[59]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#783 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[5]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#784 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[60]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[60]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#785 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[61]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[61]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#786 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[62]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[62]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#787 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[63]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[63]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#788 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[64]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[64]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#789 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[65]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[65]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#790 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[66]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[66]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#791 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[67]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[67]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#792 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[68]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[68]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#793 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[69]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[69]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#794 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[6]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#795 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[70]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[70]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#796 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[71]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[71]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#797 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[72]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[72]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#798 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[73]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[73]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#799 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[74]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[74]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#800 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[75]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[75]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#801 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[76]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[76]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#802 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[77]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[77]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#803 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[78]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[78]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#804 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[79]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[79]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#805 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[7]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#806 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[80]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[80]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#807 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[81]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[81]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#808 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[82]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[82]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#809 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[83]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[83]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#810 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[84]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[84]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#811 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[85]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[85]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#812 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[86]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[86]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#813 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[87]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[87]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#814 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[88]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[88]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#815 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[89]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[89]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#816 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[8]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#817 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[90]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[90]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#818 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[91]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[91]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#819 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[92]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[92]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#820 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[93]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[93]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#821 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[94]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[94]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#822 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[95]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[95]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#823 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[96]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[96]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#824 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[97]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[97]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#825 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[98]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[98]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#826 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[99]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[99]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#827 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_3/A_reg[9]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_3/A_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#828 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#829 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC_rep cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC_rep/G is not reached by a timing clock
Related violations: <none>

TIMING-20#830 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC_rep__0 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC_rep__0/G is not reached by a timing clock
Related violations: <none>

TIMING-20#831 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC_rep__1 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC_rep__1/G is not reached by a timing clock
Related violations: <none>

TIMING-20#832 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC_rep__10 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC_rep__10/G is not reached by a timing clock
Related violations: <none>

TIMING-20#833 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC_rep__11 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC_rep__11/G is not reached by a timing clock
Related violations: <none>

TIMING-20#834 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC_rep__12 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC_rep__12/G is not reached by a timing clock
Related violations: <none>

TIMING-20#835 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC_rep__13 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC_rep__13/G is not reached by a timing clock
Related violations: <none>

TIMING-20#836 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC_rep__14 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC_rep__14/G is not reached by a timing clock
Related violations: <none>

TIMING-20#837 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC_rep__15 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC_rep__15/G is not reached by a timing clock
Related violations: <none>

TIMING-20#838 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC_rep__2 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC_rep__2/G is not reached by a timing clock
Related violations: <none>

TIMING-20#839 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC_rep__3 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC_rep__3/G is not reached by a timing clock
Related violations: <none>

TIMING-20#840 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC_rep__4 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC_rep__4/G is not reached by a timing clock
Related violations: <none>

TIMING-20#841 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC_rep__5 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC_rep__5/G is not reached by a timing clock
Related violations: <none>

TIMING-20#842 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC_rep__6 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC_rep__6/G is not reached by a timing clock
Related violations: <none>

TIMING-20#843 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC_rep__7 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC_rep__7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#844 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC_rep__8 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC_rep__8/G is not reached by a timing clock
Related violations: <none>

TIMING-20#845 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC_rep__9 cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[0]_LDC_rep__9/G is not reached by a timing clock
Related violations: <none>

TIMING-20#846 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[100]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[100]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#847 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[101]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[101]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#848 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[102]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[102]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#849 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[103]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[103]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#850 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[104]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[104]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#851 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[105]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[105]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#852 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[106]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[106]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#853 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[107]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[107]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#854 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[108]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[108]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#855 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[109]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[109]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#856 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[10]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#857 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[110]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[110]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#858 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[111]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[111]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#859 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[112]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[112]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#860 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[113]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[113]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#861 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[114]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[114]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#862 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[115]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[115]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#863 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[116]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[116]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#864 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[117]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[117]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#865 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[118]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[118]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#866 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[119]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[119]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#867 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[11]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#868 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[120]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[120]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#869 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[121]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[121]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#870 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[122]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[122]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#871 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[123]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[123]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#872 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[124]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[124]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#873 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[125]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[125]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#874 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[126]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[126]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#875 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[127]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[127]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#876 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[128]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[128]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#877 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[129]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[129]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#878 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[12]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#879 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[130]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[130]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#880 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[131]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[131]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#881 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[132]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[132]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#882 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[133]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[133]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#883 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[134]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[134]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#884 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[135]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[135]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#885 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[136]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[136]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#886 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[137]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[137]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#887 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[138]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[138]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#888 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[139]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[139]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#889 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[13]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#890 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[140]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[140]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#891 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[141]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[141]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#892 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[142]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[142]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#893 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[143]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[143]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#894 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[144]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[144]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#895 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[145]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[145]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#896 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[146]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[146]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#897 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[147]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[147]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#898 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[148]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[148]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#899 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[149]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[149]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#900 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[14]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#901 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[150]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[150]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#902 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[151]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[151]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#903 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[152]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[152]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#904 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[153]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[153]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#905 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[154]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[154]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#906 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[155]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[155]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#907 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[156]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[156]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#908 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[157]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[157]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#909 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[158]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[158]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#910 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[159]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[159]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#911 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[15]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#912 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[160]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[160]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#913 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[161]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[161]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#914 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[162]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[162]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#915 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[163]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[163]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#916 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[164]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[164]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#917 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[165]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[165]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#918 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[166]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[166]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#919 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[167]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[167]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#920 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[168]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[168]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#921 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[169]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[169]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#922 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[16]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#923 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[170]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[170]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#924 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[171]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[171]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#925 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[172]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[172]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#926 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[173]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[173]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#927 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[174]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[174]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#928 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[175]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[175]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#929 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[176]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[176]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#930 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[177]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[177]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#931 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[178]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[178]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#932 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[179]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[179]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#933 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[17]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#934 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[180]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[180]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#935 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[181]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[181]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#936 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[182]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[182]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#937 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[183]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[183]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#938 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[184]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[184]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#939 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[185]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[185]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#940 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[186]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[186]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#941 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[187]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[187]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#942 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[188]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[188]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#943 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[189]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[189]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#944 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[18]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#945 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[190]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[190]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#946 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[191]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[191]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#947 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[192]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[192]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#948 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[193]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[193]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#949 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[194]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[194]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#950 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[195]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[195]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#951 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[196]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[196]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#952 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[197]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[197]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#953 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[198]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[198]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#954 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[199]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[199]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#955 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[19]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#956 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[1]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#957 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[200]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[200]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#958 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[201]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[201]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#959 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[202]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[202]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#960 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[203]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[203]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#961 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[204]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[204]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#962 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[205]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[205]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#963 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[206]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[206]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#964 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[207]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[207]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#965 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[208]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[208]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#966 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[209]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[209]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#967 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[20]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#968 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[210]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[210]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#969 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[211]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[211]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#970 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[212]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[212]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#971 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[213]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[213]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#972 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[214]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[214]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#973 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[215]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[215]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#974 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[216]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[216]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#975 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[217]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[217]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#976 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[218]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[218]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#977 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[219]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[219]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#978 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[21]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#979 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[220]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[220]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#980 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[221]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[221]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#981 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[222]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[222]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#982 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[223]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[223]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#983 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[224]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[224]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#984 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[225]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[225]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#985 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[226]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[226]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#986 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[227]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[227]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#987 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[228]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[228]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#988 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[229]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[229]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#989 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[22]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#990 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[230]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[230]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#991 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[231]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[231]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#992 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[232]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[232]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#993 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[233]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[233]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#994 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[234]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[234]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#995 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[235]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[235]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#996 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[236]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[236]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#997 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[237]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[237]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#998 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[238]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[238]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#999 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[239]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[239]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#1000 Warning
Non-clocked latch  
The latch cal_parallel/se_parallel_mul/se_mul_4/A_reg[23]_LDC cannot be properly analyzed as its control pin cal_parallel/se_parallel_mul/se_mul_4/A_reg[23]_LDC/G is not reached by a timing clock
Related violations: <none>

ULMTCS-1#1 Warning
Control Sets use limits recommend reduction  
This design uses 3163 control sets (vs. available limit of 33650, determined by 1 control set per CLB). This exceeds the control set use guideline of 7.5 percent. This is at a level where reduction is RECOMMENDED (see UG949). Use report_control_sets to get more details.
Related violations: <none>


