[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1    355       tick       3168768       1473365       1419125       3168768 
      2    355       tick       4392132       2150010       2131366       4392132 
      3    355       tick       4378865       2143666       2128392       4378865 
      4    355       tick       4376324       2142244       2126961       4376324 
      5    355       tick       4376734       2142474       2125940       4376734 
      6    355       tick       4384809       2145160       2122610       4384809 
      7    355       tick       4391003       2149545       2121045       4391003 
      8    355       tick       4387138       2147702       2128751       4387138 
      9    355       tick       4379876       2143636       2124350       4379876 
     10    355       tick       4370933       2138964       2121618       4370933 
     11    355       tick       4380124       2143498       2124602       4380124 
     12    355       tick       4377495       2141843       2125979       4377495 
     13    355       tick       4383941       2145075       2129277       4383941 
     14    355       tick       4396637       2151538       2121428       4396637 
     15    355       tick       4385098       2146527       2116254       4385098 
     16    355       tick       4378805       2142950       2125840       4378805 
     17    355       tick       4380675       2144855       2122705       4380675 
     18    355       tick       4396900       2151582       2115416       4396900 
     19    355       exit       4047852       1980573       1946134       4047852 
