// Seed: 4217994783
module module_0 (
    output tri id_0,
    input supply0 id_1,
    input tri0 id_2,
    output uwire id_3
    , id_25,
    output tri0 id_4,
    output uwire id_5,
    input tri1 id_6,
    input wand id_7,
    input tri id_8,
    output wand id_9,
    input wire id_10,
    output uwire id_11,
    input supply1 id_12,
    input tri id_13,
    input supply1 id_14,
    input supply1 id_15,
    output wor id_16,
    input wor id_17,
    input wire id_18,
    output supply0 id_19,
    input wand id_20,
    input tri0 id_21,
    input uwire id_22,
    output supply0 id_23
);
endmodule
module module_1 #(
    parameter id_10 = 32'd91,
    parameter id_20 = 32'd53,
    parameter id_3  = 32'd43
) (
    inout tri1 id_0,
    input tri0 id_1,
    input tri0 id_2
    , id_14,
    input wand _id_3,
    input wand id_4,
    input wire id_5,
    input wand id_6,
    input wire id_7,
    output tri0 id_8,
    input tri0 id_9,
    input supply0 _id_10,
    input uwire id_11,
    output wire id_12
);
  logic [id_10  ==  -1 : id_3] id_15 = id_7;
  assign id_14 = -1 ** id_3;
  module_0 modCall_1 (
      id_12,
      id_5,
      id_1,
      id_12,
      id_12,
      id_8,
      id_7,
      id_11,
      id_11,
      id_8,
      id_1,
      id_0,
      id_6,
      id_5,
      id_5,
      id_7,
      id_12,
      id_9,
      id_7,
      id_12,
      id_6,
      id_1,
      id_0,
      id_0
  );
  wire id_16;
  wire id_17, id_18, id_19, _id_20, id_21;
  logic [id_20 : -1] id_22;
endmodule
