#Build: Synplify Pro L-2016.09M-2, Build 065R, Nov 16 2016
#install: C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
#OS: Windows 7 6.1
#Hostname: PVILLA-X250

# Tue Feb 06 22:23:08 2018

#Implementation: synthesis

Synopsys HDL Compiler, version comp2016q3p1, Build 117R, built Nov 17 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 127R, built Nov 24 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":73:7:73:13|Top entity is set to leon3mp.
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\stdlib\version.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\allmem.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cmvalidbits.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\arith\arith.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\trlib.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\chk_control.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\stack.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\sparc\sparc.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\stdlib\stdio.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\modgen\leaves.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\modgen\multlib.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\allmul.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\stdlib\config.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\stdlib\stdlib.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\amba.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\devices.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\stdlib\testlib.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\util\util.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\gencomp\gencomp.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\allclkgen.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\grgates.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncrambw.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\ahbram.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\ahbrom.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\misc.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\uart.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\libdcom.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom_uart.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbmst.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\ahbuart.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrl.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram64.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3\leon3.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\tbufmem.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\clkand.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\allpads.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\inpad.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\iopad.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\memrwcol.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram_2p.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram_dp.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\libfpu.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\srmmu\mmuconfig.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\libiu.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\srmmu\mmuiface.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\libcache.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\chk_regfile.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\regfile_3p.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\regfile_3p_l3.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\grlfpw_net.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\libleon3.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\gencomp\netcomp.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\grlfpwx.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\leon3_net.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\arith\div32.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\sparc\sparc_disas.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\srmmu\mmulrue.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\srmmu\mmulru.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\srmmu\libmmu.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\srmmu\mmutlbcam.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\srmmu\mmutlb.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\srmmu\mmutw.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\srmmu\mmu.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_cache.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\mul_inferred.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\leon3x.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd changed - recompiling
@W: CD433 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\util\util.vhd":77:1:77:1|No design units in file
@W: CD433 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\sparc\sparc_disas.vhd":737:1:737:1|No design units in file
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":690:24:690:24|Cannot access external symbol rfo in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":691:27:691:27|Cannot access external symbol rfo in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":693:22:693:22|Cannot access external symbol fpo in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":719:26:719:26|Cannot access external symbol fpo in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":864:27:864:27|Cannot access external symbol holdn in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":1520:31:1520:31|Cannot access external symbol dsur in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":1547:9:1547:9|Cannot access external symbol r in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":1547:31:1547:31|Cannot access external symbol r in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":1553:22:1553:22|Cannot access external symbol mulo in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":1553:46:1553:46|Cannot access external symbol r in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":1557:22:1557:22|Cannot access external symbol mulo in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":1557:46:1557:46|Cannot access external symbol r in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":1561:20:1561:20|Cannot access external symbol divo in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":1561:44:1561:44|Cannot access external symbol r in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":1577:9:1577:9|Cannot access external symbol rstn in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":1584:9:1584:9|Cannot access external symbol rstn in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":1593:9:1593:9|Cannot access external symbol rstn in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":1602:9:1602:9|Cannot access external symbol rstn in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":1740:34:1740:34|Cannot access external symbol bpred in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":1745:37:1745:37|Cannot access external symbol bpred in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":1751:18:1751:18|Cannot access external symbol bpred in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":1761:71:1761:71|Cannot access external symbol bpred in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":1762:47:1762:47|Cannot access external symbol bpred in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":1784:37:1784:37|Cannot access external symbol bpred in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":1792:46:1792:46|Cannot access external symbol bpred in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":1815:21:1815:21|Cannot access external symbol bpred in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":1817:47:1817:47|Cannot access external symbol bpred in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":1818:26:1818:26|Cannot access external symbol bpred in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":1882:41:1882:41|Cannot access external symbol bpred in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":1901:17:1901:17|Cannot access external symbol mulo in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":1915:17:1915:17|Cannot access external symbol divo in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":1926:14:1926:14|Cannot access external symbol blockbpmiss in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":1994:43:1994:43|Cannot access external symbol blockbpmiss in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":2012:30:2012:30|Cannot access external symbol rstn in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":2019:18:2019:18|Cannot access external symbol rstn in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":2051:18:2051:18|Cannot access external symbol mulo in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":2057:16:2057:16|Cannot access external symbol divo in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":2362:48:2362:48|Cannot access external symbol mulo in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":2423:23:2423:23|Cannot access external symbol mulo in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":2427:23:2427:23|Cannot access external symbol mulo in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":2677:32:2677:32|Cannot access external symbol dco in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":2693:23:2693:23|Cannot access external symbol fpo in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":2695:23:2695:23|Cannot access external symbol cpo in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":2716:23:2716:23|Cannot access external symbol fpo in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":2718:23:2718:23|Cannot access external symbol cpo in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":2728:21:2728:21|Cannot access external symbol fpo in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":2735:22:2735:22|Cannot access external symbol cpo in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":2745:29:2745:29|Cannot access external symbol fpo in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":2750:29:2750:29|Cannot access external symbol cpo in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":2771:8:2771:8|Cannot access external symbol rstn in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":2962:19:2962:19|Cannot access external symbol mulo in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":2963:15:2963:15|Cannot access external symbol mulo in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":3007:20:3007:20|Cannot access external symbol mulo in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":3008:15:3008:15|Cannot access external symbol mulo in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":3012:20:3012:20|Cannot access external symbol mulo in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":3012:54:3012:54|Cannot access external symbol mulo in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":3013:15:3013:15|Cannot access external symbol mulo in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":3017:20:3017:20|Cannot access external symbol mulo in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":3018:20:3018:20|Cannot access external symbol mulo in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":3019:15:3019:15|Cannot access external symbol mulo in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":3023:20:3023:20|Cannot access external symbol divo in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":3027:20:3027:20|Cannot access external symbol divo in a pure function. Change the function type to impure
@W: CD908 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":3027:54:3027:54|Cannot access external symbol divo in a pure function. Change the function type to impure
VHDL syntax check successful!
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\leon3x.vhd changed - recompiling
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd changed - recompiling
@N: CD233 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\srmmu\mmuconfig.vhd":40:17:40:18|Using sequential encoding for type mmu_idcache.
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":73:7:73:13|Synthesizing work.leon3mp.rtl.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Signal memi.edac is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Signal memi.scb is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Signal memi.cb is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Signal memi.sd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Signal memi.bwidth is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Signal memi.wrn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Signal memi.writen is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Signal memi.bexcn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Signal memi.brdyn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Signal memi.data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Signal memo.rs_edac_en is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Signal memo.sdram_en is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Signal memo.ce is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Signal memo.svcdrive is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Signal memo.vcdrive is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Signal memo.scb is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Signal memo.cb is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Signal memo.sa is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Signal memo.read is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Signal memo.svbdrive is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Signal memo.vbdrive is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Signal memo.bdrive is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Signal memo.wrn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Signal memo.writen is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Signal memo.oen is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Signal memo.romsn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Signal memo.iosn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Signal memo.mben is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Signal memo.romn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Signal memo.ramn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Signal memo.ramoen is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Signal memo.ramsn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Signal memo.sddata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Signal memo.data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Signal memo.address is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:9|Signal wpo.wprothit is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Signal sdi.datavalid is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Signal sdi.regrdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Signal sdi.cb is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Signal sdi.data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Signal sdi.wprot is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":154:7:154:9|Signal sdo.dqm is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":154:7:154:9|Signal sdo.casn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":154:7:154:9|Signal sdo.rasn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":154:7:154:9|Signal sdo.sdwen is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":154:7:154:9|Signal sdo.sdcsn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":154:7:154:9|Signal sdo.sdcke is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.regwrite is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.regwdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.read_pend is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.cbcal_inc is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.cbcal_en is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.cbdqm is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.dqs_gate is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.vcbdrive is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.oct is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.conf is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.odt is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.cal_rst is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.cal_pll is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.cal_inc is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.cal_en is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.moben is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.sdck is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.ba is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.ce is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.cb is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.address is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.vbdrive is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.nbdrive is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.qdrive is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.bdrive is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.dqm is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.casn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.rasn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.sdwen is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.xsdcsn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.sdcsn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.sdcke is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.regwrite is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.regwdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.read_pend is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.cbcal_inc is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.cbcal_en is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.cbdqm is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.dqs_gate is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.vcbdrive is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.oct is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.conf is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.odt is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.cal_rst is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.cal_pll is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.cal_inc is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.cal_en is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.moben is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.sdck is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.ba is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.ce is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.cb is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.address is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.vbdrive is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.nbdrive is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.qdrive is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.bdrive is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.dqm is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.casn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.rasn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.sdwen is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.xsdcsn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.sdcsn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.sdcke is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_0.pindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_0.pconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_0.pconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_0.pirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_0.prdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_4.pindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_4.pconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_4.pconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_4.pirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_4.prdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_5.pindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_5.pconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_5.pconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_5.pirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_5.prdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_6.pindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_6.pconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_6.pconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_6.pirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_6.prdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_8.pindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_8.pconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_8.pconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_8.pirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_8.prdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_9.pindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_9.pconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_9.pconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_9.pirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_9.prdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_10.pindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_10.pconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_10.pconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_10.pirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_10.prdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_12.pindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_12.pconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_12.pconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_12.pirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_12.prdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_13.pindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_13.pconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_13.pconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_13.pirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_13.prdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_14.pindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_14.pconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_14.pconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_14.pirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_14.prdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_15.pindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_15.pconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_15.pconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_15.pirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":158:7:158:10|Signal apbo_15.prdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_15.hindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_15.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_15.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_15.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_15.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_15.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_15.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_15.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_15.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_15.hirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_15.hsplit is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_15.hrdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_15.hresp is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_15.hready is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_14.hindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_14.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_14.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_14.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_14.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_14.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_14.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_14.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_14.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_14.hirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_14.hsplit is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_14.hrdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_14.hresp is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_14.hready is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_13.hindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_13.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_13.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_13.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_13.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_13.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_13.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_13.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_13.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_13.hirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_13.hsplit is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_13.hrdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_13.hresp is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_13.hready is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_12.hindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_12.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_12.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_12.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_12.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_12.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_12.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_12.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_12.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_12.hirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_12.hsplit is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_12.hrdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_12.hresp is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_12.hready is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_11.hindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_11.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_11.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_11.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_11.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_11.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_11.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_11.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_11.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_11.hirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_11.hsplit is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_11.hrdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_11.hresp is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_11.hready is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_10.hindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_10.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_10.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_10.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_10.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_10.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_10.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_10.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_10.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_10.hirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_10.hsplit is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_10.hrdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_10.hresp is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_10.hready is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_9.hindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_9.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_9.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_9.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_9.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_9.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_9.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_9.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_9.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_9.hirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_9.hsplit is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_9.hrdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_9.hresp is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_9.hready is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_8.hindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_8.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_8.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_8.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_8.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_8.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_8.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_8.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_8.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_8.hirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_8.hsplit is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_8.hrdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_8.hresp is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_8.hready is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_5.hindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_5.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_5.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_5.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_5.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_5.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_5.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_5.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_5.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_5.hirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_5.hsplit is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_5.hrdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_5.hresp is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_5.hready is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_4.hindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_4.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_4.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_4.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_4.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_4.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_4.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_4.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_4.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_4.hirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_4.hsplit is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_4.hrdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_4.hresp is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_4.hready is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_3.hindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_3.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_3.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_3.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_3.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_3.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_3.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_3.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_3.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_3.hirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_3.hsplit is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_3.hrdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_3.hresp is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_3.hready is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_0.hindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_0.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_0.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_0.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_0.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_0.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_0.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_0.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_0.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_0.hirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_0.hsplit is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_0.hrdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_0.hresp is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":160:7:160:11|Signal ahbso_0.hready is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_15.hindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_15.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_15.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_15.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_15.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_15.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_15.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_15.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_15.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_15.hirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_15.hwdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_15.hprot is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_15.hburst is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_15.hsize is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_15.hwrite is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_15.haddr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_15.htrans is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_15.hlock is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_15.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_14.hindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_14.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_14.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_14.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_14.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_14.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_14.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_14.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_14.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_14.hirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_14.hwdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_14.hprot is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_14.hburst is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_14.hsize is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_14.hwrite is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_14.haddr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_14.htrans is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_14.hlock is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_14.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_13.hindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_13.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_13.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_13.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_13.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_13.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_13.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_13.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_13.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_13.hirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_13.hwdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_13.hprot is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_13.hburst is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_13.hsize is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_13.hwrite is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_13.haddr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_13.htrans is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_13.hlock is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_13.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_12.hindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_12.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_12.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_12.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_12.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_12.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_12.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_12.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_12.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_12.hirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_12.hwdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_12.hprot is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_12.hburst is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_12.hsize is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_12.hwrite is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_12.haddr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_12.htrans is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_12.hlock is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_12.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_11.hindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_11.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_11.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_11.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_11.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_11.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_11.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_11.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_11.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_11.hirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_11.hwdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_11.hprot is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_11.hburst is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_11.hsize is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_11.hwrite is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_11.haddr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_11.htrans is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_11.hlock is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_11.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_10.hindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_10.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_10.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_10.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_10.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_10.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_10.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_10.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_10.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_10.hirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_10.hwdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_10.hprot is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_10.hburst is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_10.hsize is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_10.hwrite is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_10.haddr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_10.htrans is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_10.hlock is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_10.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_9.hindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_9.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_9.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_9.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_9.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_9.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_9.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_9.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_9.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_9.hirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_9.hwdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_9.hprot is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_9.hburst is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_9.hsize is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_9.hwrite is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_9.haddr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_9.htrans is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_9.hlock is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_9.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_8.hindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_8.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_8.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_8.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_8.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_8.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_8.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_8.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_8.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_8.hirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_8.hwdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_8.hprot is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_8.hburst is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_8.hsize is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_8.hwrite is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_8.haddr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_8.htrans is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_8.hlock is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_8.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_7.hindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_7.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_7.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_7.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_7.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_7.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_7.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_7.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_7.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_7.hirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_7.hwdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_7.hprot is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_7.hburst is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_7.hsize is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_7.hwrite is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_7.haddr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_7.htrans is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_7.hlock is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_7.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_6.hindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_6.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_6.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_6.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_6.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_6.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_6.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_6.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_6.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_6.hirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_6.hwdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_6.hprot is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_6.hburst is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_6.hsize is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_6.hwrite is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_6.haddr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_6.htrans is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_6.hlock is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_6.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_5.hindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_5.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_5.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_5.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_5.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_5.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_5.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_5.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_5.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_5.hirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_5.hwdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_5.hprot is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_5.hburst is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_5.hsize is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_5.hwrite is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_5.haddr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_5.htrans is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_5.hlock is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_5.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_4.hindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_4.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_4.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_4.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_4.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_4.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_4.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_4.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_4.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_4.hirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_4.hwdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_4.hprot is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_4.hburst is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_4.hsize is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_4.hwrite is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_4.haddr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_4.htrans is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_4.hlock is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_4.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_3.hindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_3.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_3.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_3.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_3.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_3.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_3.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_3.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_3.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_3.hirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_3.hwdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_3.hprot is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_3.hburst is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_3.hsize is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_3.hwrite is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_3.haddr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_3.htrans is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_3.hlock is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_3.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_2.hindex is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_2.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_2.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_2.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_2.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_2.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_2.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_2.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_2.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_2.hirq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_2.hwdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_2.hprot is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_2.hburst is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_2.hsize is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_2.hwrite is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_2.haddr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_2.htrans is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_2.hlock is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":162:7:162:11|Signal ahbmo_2.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":164:19:164:24|Signal rstraw is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":164:27:164:32|Signal pciclk is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":164:35:164:40|Signal sdclkl is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":165:7:165:9|Signal cgi.clksel is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":165:7:165:9|Signal cgi.pllctrl is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":165:7:165:9|Signal cgi.pllrst is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":165:7:165:9|Signal cgi.pllref is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":166:7:166:9|Signal cgo.pcilock is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":166:7:166:9|Signal cgo.clklock is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":167:12:167:14|Signal u2i.extclk is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":167:12:167:14|Signal u2i.ctsn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":167:12:167:14|Signal u2i.rxd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":167:17:167:19|Signal dui.extclk is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":167:17:167:19|Signal dui.ctsn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Signal u2o.rxen is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Signal u2o.flow is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Signal u2o.txen is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Signal u2o.scaler is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Signal u2o.txd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Signal u2o.rtsn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Signal ethi.edcldisable is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Signal ethi.edclsepahb is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Signal ethi.edcladdr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Signal ethi.phyrstaddr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Signal ethi.mdint is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Signal ethi.mdio_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Signal ethi.rx_en is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Signal ethi.rx_crs is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Signal ethi.rx_col is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Signal ethi.rx_er is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Signal ethi.rx_dv is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Signal ethi.rxd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Signal ethi.rx_clk is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Signal ethi.tx_dv is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Signal ethi.tx_clk_90 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Signal ethi.tx_clk is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Signal ethi.rmii_clk is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Signal ethi.gtx_clk is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Signal ethi1.edcldisable is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Signal ethi1.edclsepahb is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Signal ethi1.edcladdr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Signal ethi1.phyrstaddr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Signal ethi1.mdint is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Signal ethi1.mdio_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Signal ethi1.rx_en is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Signal ethi1.rx_crs is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Signal ethi1.rx_col is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Signal ethi1.rx_er is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Signal ethi1.rx_dv is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Signal ethi1.rxd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Signal ethi1.rx_clk is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Signal ethi1.tx_dv is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Signal ethi1.tx_clk_90 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Signal ethi1.tx_clk is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Signal ethi1.rmii_clk is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Signal ethi1.gtx_clk is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Signal ethi2.edcldisable is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Signal ethi2.edclsepahb is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Signal ethi2.edcladdr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Signal ethi2.phyrstaddr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Signal ethi2.mdint is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Signal ethi2.mdio_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Signal ethi2.rx_en is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Signal ethi2.rx_crs is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Signal ethi2.rx_col is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Signal ethi2.rx_er is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Signal ethi2.rx_dv is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Signal ethi2.rxd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Signal ethi2.rx_clk is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Signal ethi2.tx_dv is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Signal ethi2.tx_clk_90 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Signal ethi2.tx_clk is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Signal ethi2.rmii_clk is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Signal ethi2.gtx_clk is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:7:180:10|Signal etho.speed is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:7:180:10|Signal etho.gbit is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:7:180:10|Signal etho.mdio_oe is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:7:180:10|Signal etho.mdio_o is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:7:180:10|Signal etho.mdc is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:7:180:10|Signal etho.tx_clk is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:7:180:10|Signal etho.tx_er is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:7:180:10|Signal etho.tx_en is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:7:180:10|Signal etho.txd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:7:180:10|Signal etho.reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:13:180:17|Signal etho1.speed is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:13:180:17|Signal etho1.gbit is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:13:180:17|Signal etho1.mdio_oe is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:13:180:17|Signal etho1.mdio_o is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:13:180:17|Signal etho1.mdc is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:13:180:17|Signal etho1.tx_clk is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:13:180:17|Signal etho1.tx_er is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:13:180:17|Signal etho1.tx_en is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:13:180:17|Signal etho1.txd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:13:180:17|Signal etho1.reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:20:180:24|Signal etho2.speed is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:20:180:24|Signal etho2.gbit is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:20:180:24|Signal etho2.mdio_oe is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:20:180:24|Signal etho2.mdio_o is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:20:180:24|Signal etho2.mdc is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:20:180:24|Signal etho2.tx_clk is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:20:180:24|Signal etho2.tx_er is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:20:180:24|Signal etho2.tx_en is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:20:180:24|Signal etho2.txd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:20:180:24|Signal etho2.reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Signal gpti.latchd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Signal gpti.latchv is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Signal gpti.wdogen is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Signal gpioi.sig_en is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Signal gpioi.sig_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD796 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 7 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 8 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 9 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 10 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 11 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 12 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 13 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 14 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 15 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 16 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 17 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 18 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 19 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 20 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 21 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 22 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 23 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 24 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 25 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 26 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 27 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 28 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 29 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 30 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 31 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":187:7:187:13|Signal can_lrx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":187:16:187:22|Signal can_ltx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":189:13:189:20|Signal letx_clk is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":192:16:192:20|Signal clk2x is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":192:23:192:30|Signal spw_clkl is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\ahbram.vhd":39:7:39:12|Synthesizing gaisler.ahbram.rtl.
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncrambw.vhd":38:7:38:15|Synthesizing techmap.syncrambw.rtl.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncrambw.vhd":55:19:55:24|Signal databp is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncrambw.vhd":55:27:55:34|Signal testdata is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd":36:7:36:13|Synthesizing techmap.syncram.rtl.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd":52:9:52:12|Signal rena is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd":52:15:52:18|Signal wena is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd":53:19:53:24|Signal databp is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd":53:27:53:34|Signal testdata is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":32:7:32:21|Synthesizing techmap.generic_syncram.behavioral.
Post processing for techmap.generic_syncram.behavioral
@N: CL134 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Found RAM memarr, depth=4096, width=8
Post processing for techmap.syncram.rtl
Post processing for techmap.syncrambw.rtl
Post processing for gaisler.ahbram.rtl
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\ahbram.vhd":259:4:259:5|Pruning unused register r.pready_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\ahbram.vhd":259:4:259:5|Pruning unused register r.pwrite_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\ahbram.vhd":259:4:259:5|Pruning unused register r.prdata_3(0). Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\iopad.vhd":33:7:33:11|Synthesizing techmap.iopad.rtl.
Post processing for techmap.iopad.rtl
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":41:7:41:12|Synthesizing gaisler.grgpio.rtl.
Post processing for gaisler.grgpio.rtl
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":445:4:445:5|Pruning unused register r.pulse_3(6 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":445:4:445:5|Pruning unused register r.inpen_3(6 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":445:4:445:5|Pruning unused register r.iflag_3(6 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":445:4:445:5|Pruning unused register r.irqmap_6_3(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":445:4:445:5|Pruning unused register r.irqmap_5_3(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":445:4:445:5|Pruning unused register r.irqmap_4_3(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":445:4:445:5|Pruning unused register r.irqmap_3_3(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":445:4:445:5|Pruning unused register r.irqmap_2_3(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":445:4:445:5|Pruning unused register r.irqmap_1_3(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":445:4:445:5|Pruning unused register r.irqmap_0_3(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":445:4:445:5|Pruning unused register r.bypass_3(6 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":445:4:445:5|Pruning unused register r.ilat_3(6 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":445:4:445:5|Pruning unused register r.edge_3(6 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":445:4:445:5|Pruning unused register r.level_3(6 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":445:4:445:5|Pruning unused register r.imask_3(6 downto 0). Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":56:7:56:13|Synthesizing gaisler.gptimer.rtl.
Post processing for gaisler.gptimer.rtl
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":569:4:569:5|Pruning unused register r2.setdel_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":569:4:569:5|Pruning unused register r2.seten_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":569:4:569:5|Pruning unused register r2.extclk_3(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":569:4:569:5|Pruning unused register r2.extclken_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":569:4:569:5|Pruning unused register r2.latchdel_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":569:4:569:5|Pruning unused register r2.latchen_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":569:4:569:5|Pruning unused register r2.latchsel_3(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":569:4:569:5|Pruning unused register r2.elatchen_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":569:4:569:5|Pruning unused register r2.latchdis_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":569:4:569:5|Pruning unused register r2.setdis_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":569:4:569:5|Pruning unused register r.wdogwcr_3(15 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":569:4:569:5|Pruning unused register r.wdogwc_3(15 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":569:4:569:5|Pruning unused register r.wdognmi_3. Make sure that there are no unused intermediate registers.
@N: CL189 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":569:4:569:5|Register bit r.wdogdis is always 0.
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":40:7:40:11|Synthesizing gaisler.irqmp.rtl.
Post processing for gaisler.irqmp.rtl
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Pruning unused register r.imap_0_3(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Pruning unused register r.ibroadcast_3(15 downto 1). Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":43:7:43:13|Synthesizing gaisler.apbuart.rtl.
@N: CD233 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":73:15:73:16|Using sequential encoding for type txfsmtype.
@N: CD231 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":72:15:72:16|Using onehot encoding for type rxfsmtype. For example, enumeration idle is mapped to "10000".
Post processing for gaisler.apbuart.rtl
@N: CL189 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":560:4:560:5|Register bit r.rwaddr(0) is always 0.
@N: CL189 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":560:4:560:5|Register bit r.tcnt(1) is always 0.
@N: CL189 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":560:4:560:5|Register bit r.rcnt(1) is always 0.
@W: CL260 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":560:4:560:5|Pruning register bit 1 of r.tcnt(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":560:4:560:5|Pruning register bit 1 of r.rcnt(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrl.vhd":35:7:35:13|Synthesizing grlib.apbctrl.struct.
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":39:7:39:14|Synthesizing grlib.apbctrlx.rtl.
@W: CD434 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":137:29:137:30|Signal wp in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":137:33:137:35|Signal wpv in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for grlib.apbctrlx.rtl
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":344:4:344:5|Pruning unused register r.p_0.hmaster_3(3 downto 0). Make sure that there are no unused intermediate registers.
@N: CL189 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":344:4:344:5|Register bit r.p_0.hresp(0) is always 0.
@N: CL189 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":344:4:344:5|Register bit r.p_0.hresp(1) is always 0.
Post processing for grlib.apbctrl.struct
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\ahbrom.vhd":26:7:26:12|Synthesizing work.ahbrom.rtl.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\ahbrom.vhd":52:7:52:10|Signal hsel is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\ahbrom.vhd":52:13:52:18|Signal hready is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.ahbrom.rtl
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\outpad.vhd":33:7:33:12|Synthesizing techmap.outpad.rtl.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\outpad.vhd":41:7:41:10|Signal padx is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for techmap.outpad.rtl
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\inpad.vhd":33:7:33:11|Synthesizing techmap.inpad.rtl.
Post processing for techmap.inpad.rtl
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\ahbuart.vhd":38:7:38:13|Synthesizing gaisler.ahbuart.struct.
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom.vhd":38:7:38:10|Synthesizing gaisler.dcom.struct.
@N: CD231 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom.vhd":52:21:52:22|Using onehot encoding for type dcom_state_type. For example, enumeration idle is mapped to "100000".
@N: CD604 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom.vhd":143:4:143:17|OTHERS clause is not synthesized.
Post processing for gaisler.dcom.struct
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom.vhd":157:4:157:5|Pruning unused register r.hresp_3(1 downto 0). Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom_uart.vhd":42:7:42:15|Synthesizing gaisler.dcom_uart.rtl.
@N: CD233 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom_uart.vhd":69:15:69:16|Using sequential encoding for type txfsmtype.
@N: CD233 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom_uart.vhd":68:15:68:16|Using sequential encoding for type rxfsmtype.
@N: CD604 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom_uart.vhd":291:4:291:17|OTHERS clause is not synthesized.
Post processing for gaisler.dcom_uart.rtl
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbmst.vhd":36:7:36:12|Synthesizing grlib.ahbmst.rtl.
Post processing for grlib.ahbmst.rtl
Post processing for gaisler.ahbuart.struct
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3.vhd":38:7:38:10|Synthesizing gaisler.dsu3.rtl.
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":40:7:40:11|Synthesizing gaisler.dsu3x.rtl.
@W: CD434 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":310:88:310:95|Signal hrdata2x in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\tbufmem.vhd":36:7:36:13|Synthesizing gaisler.tbufmem.rtl.
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram64.vhd":38:7:38:15|Synthesizing techmap.syncram64.rtl.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram64.vhd":101:7:101:10|Signal dinp is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram64.vhd":101:13:101:17|Signal doutp is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd":36:7:36:13|Synthesizing techmap.syncram.rtl.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd":52:9:52:12|Signal rena is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd":52:15:52:18|Signal wena is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd":53:19:53:24|Signal databp is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd":53:27:53:34|Signal testdata is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":32:7:32:21|Synthesizing techmap.generic_syncram.behavioral.
Post processing for techmap.generic_syncram.behavioral
@N: CL134 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Found RAM memarr, depth=64, width=32
Post processing for techmap.syncram.rtl
Post processing for techmap.syncram64.rtl
Post processing for gaisler.tbufmem.rtl
Post processing for gaisler.dsu3x.rtl
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":304:13:304:16|Signal rhin.irq is floating; a simulation mismatch is possible.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":1051:6:1051:7|Pruning unused register tr.bphit2_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":1051:6:1051:7|Pruning unused register tr.hwdata_3(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL279 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":1031:4:1031:5|Pruning register bits 1 to 0 of r.slv.haddr(24 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for gaisler.dsu3.rtl
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\leon3s.vhd":36:7:36:12|Synthesizing gaisler.leon3s.rtl.
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\leon3x.vhd":44:7:44:12|Synthesizing gaisler.leon3x.rtl.
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":38:7:38:14|Synthesizing gaisler.cachemem.rtl.
@W: CD434 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":214:20:214:22|Signal clk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":158:9:158:17|Signal itdatainx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":159:9:159:20|Signal itdatain_cmp is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Signal itdataout_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Signal itdataout_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Signal itdataout_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":162:9:162:17|Signal iddatainx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":163:9:163:20|Signal iddatain_cmp is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Signal iddataout_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Signal iddataout_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Signal iddataout_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":179:9:179:17|Signal dtdatainx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":180:9:180:20|Signal dtdatain_cmp is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Signal dtdataout_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Signal dtdataout_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Signal dtdataout_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Signal dtdataout2_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Signal dtdataout2_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Signal dtdataout2_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":186:9:186:18|Signal dtdataout3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":188:9:188:17|Signal dddatainx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":189:9:189:20|Signal dddatain_cmp is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Signal dddataout_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Signal dddataout_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Signal dddataout_3 is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for gaisler.cachemem.rtl
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 0 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 1 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 2 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 3 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 4 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 5 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 6 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 7 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 8 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 9 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 10 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 11 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 12 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 13 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 14 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 15 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 16 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 17 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 18 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 19 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 20 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 21 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 22 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 23 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 24 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 25 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 26 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 27 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 28 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 29 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 30 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 31 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 0 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 1 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 2 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 3 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 4 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 5 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 6 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 7 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 8 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 9 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 10 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 11 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 12 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 13 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 14 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 15 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 16 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 17 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 18 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 19 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 20 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 21 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 22 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 23 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 24 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 25 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 26 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 27 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 28 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 29 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 30 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 31 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 0 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 1 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 2 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 3 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 4 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 5 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 6 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 7 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 8 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 9 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 10 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 11 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 12 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 13 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 14 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 15 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 16 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 17 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 18 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 19 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 20 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 21 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 22 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 23 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 24 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 25 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 26 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 27 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 28 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 29 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 30 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 31 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 0 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 1 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 2 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 3 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 4 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 5 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 6 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 7 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 8 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 9 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 10 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 11 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 12 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 13 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 14 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 15 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 16 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 17 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 18 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 19 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 20 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 21 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 22 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 23 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 24 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 25 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 26 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 27 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 28 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 29 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 30 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 0 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 1 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 2 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 3 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 4 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 5 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 6 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 7 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 8 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 9 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 10 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 11 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 12 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 13 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 14 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 15 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 16 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 17 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 18 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 19 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 20 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 21 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 22 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 23 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 24 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 25 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 26 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 27 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 28 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 29 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 30 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 0 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 1 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 2 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 3 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 4 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 5 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 6 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 7 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 8 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 9 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 10 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 11 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 12 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 13 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 14 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 15 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 16 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 17 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 18 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 19 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 20 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 21 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 22 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 23 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 24 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 25 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 26 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 27 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 28 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 29 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 30 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 0 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 1 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 2 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 3 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 4 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 5 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 6 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 7 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 8 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 9 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 10 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 11 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 12 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 13 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 14 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 15 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 16 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 17 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 18 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 19 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 20 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 21 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 22 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 23 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 24 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 25 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 26 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 27 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 28 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 29 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 30 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 0 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 1 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 2 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 3 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 4 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 5 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 6 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 7 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 8 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 9 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 10 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 11 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 12 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 13 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 14 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 15 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 16 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 17 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 18 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 19 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 20 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 21 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 22 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 23 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 24 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 25 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 26 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 27 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 28 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 29 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 30 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 0 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 1 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 2 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 3 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 4 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 5 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 6 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 7 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 8 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 9 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 10 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 11 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 12 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 13 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 14 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 15 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 16 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 17 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 18 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 19 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 20 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 21 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 22 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 23 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 24 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 25 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 26 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 27 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 28 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 29 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 30 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 0 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 1 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 2 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 3 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 4 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 5 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 6 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 7 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 8 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 9 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 10 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 11 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 12 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 13 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 14 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 15 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 16 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 17 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 18 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 19 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 20 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 21 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 22 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 23 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 24 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 25 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 26 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 27 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 28 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 29 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 30 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 31 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 0 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 1 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 2 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 3 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 4 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 5 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 6 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 7 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 8 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 9 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 10 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 11 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 12 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 13 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 14 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 15 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 16 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 17 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 18 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 19 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 20 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 21 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 22 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 23 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 24 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 25 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 26 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 27 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 28 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 29 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 30 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 31 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 0 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 1 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 2 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 3 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 4 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 5 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 6 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 7 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 8 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 9 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 10 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 11 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 12 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 13 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 14 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 15 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 16 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 17 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 18 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 19 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 20 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 21 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 22 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 23 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 24 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 25 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 26 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 27 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 28 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 29 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 30 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 31 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 0 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 1 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 2 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 3 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 4 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 5 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 6 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 7 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 8 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 9 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 10 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 11 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 12 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 13 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 14 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 15 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 16 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 17 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 18 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 19 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 20 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 21 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 22 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 23 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 24 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 25 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 26 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 27 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 28 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 29 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 30 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 0 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 1 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 2 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 3 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 4 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 5 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 6 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 7 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 8 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 9 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 10 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 11 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 12 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 13 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 14 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 15 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 16 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 17 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 18 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 19 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 20 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 21 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 22 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 23 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 24 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 25 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 26 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 27 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 28 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 29 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 30 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 0 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 1 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 2 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 3 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 4 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 5 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 6 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 7 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 8 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 9 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 10 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 11 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 12 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 13 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 14 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 15 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 16 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 17 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 18 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 19 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 20 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 21 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 22 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 23 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 24 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 25 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 26 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 27 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 28 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 29 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 30 of signal itdataout_3 is floating -- simulation mismatch possible.
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p_l3.vhd":10:7:10:19|Synthesizing work.regfile_4p_l3.rtl.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p_l3.vhd":38:11:38:13|Signal wd1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p_l3.vhd":38:16:38:18|Signal wd2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p_l3.vhd":39:11:39:12|Signal e1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p_l3.vhd":39:15:39:16|Signal e2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p_l3.vhd":44:11:44:16|Signal write2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p_l3.vhd":44:19:44:26|Signal renable2 is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p.vhd":9:7:9:16|Synthesizing work.regfile_4p.rtl.
@W: CD326 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p.vhd":44:6:44:7|Port prdata3 of entity techmap.generic_regfile_4p is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p.vhd":44:6:44:7|Port prdata2 of entity techmap.generic_regfile_4p is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p.vhd":44:6:44:7|Port prdata1 of entity techmap.generic_regfile_4p is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p.vhd":44:6:44:7|Port pre3 of entity techmap.generic_regfile_4p is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p.vhd":44:6:44:7|Port pre2 of entity techmap.generic_regfile_4p is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p.vhd":44:6:44:7|Port pre1 of entity techmap.generic_regfile_4p is unconnected. If a port needs to remain unconnected, use the keyword open.
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":321:7:321:24|Synthesizing techmap.generic_regfile_4p.rtl.
Post processing for techmap.generic_regfile_4p.rtl
@N: CL134 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":352:9:352:14|Found RAM memarr, depth=136, width=32
@N: CL134 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":352:9:352:14|Found RAM memarr, depth=136, width=32
@N: CL134 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":352:9:352:14|Found RAM memarr, depth=136, width=32
Post processing for work.regfile_4p.rtl
Post processing for work.regfile_4p_l3.rtl
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\trctrl.vhd":6:7:6:12|Synthesizing work.trctrl.behaviour.
@N: CD233 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\trctrl.vhd":20:16:20:17|Using sequential encoding for type states.
@N: CD604 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\trctrl.vhd":69:12:69:25|OTHERS clause is not synthesized.
@W: CD434 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\trctrl.vhd":35:19:35:21|Signal rst in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.trctrl.behaviour
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\chk_regfile.vhd":5:7:5:17|Synthesizing work.chk_regfile.beh.
@N: CD231 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\chk_regfile.vhd":42:13:42:14|Using onehot encoding for type states. For example, enumeration sidle is mapped to "10000".
@N: CD604 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\chk_regfile.vhd":120:3:120:16|OTHERS clause is not synthesized.
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\stack.vhd":5:7:5:11|Synthesizing work.stack.behavioral.
Post processing for work.stack.behavioral
Post processing for work.chk_regfile.beh
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\chk_control.vhd":5:7:5:17|Synthesizing work.chk_control.beh.
@N: CD233 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\chk_control.vhd":15:13:15:14|Using sequential encoding for type states.
@N: CD604 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\chk_control.vhd":47:3:47:16|OTHERS clause is not synthesized.
Post processing for work.chk_control.beh
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\proc3.vhd":45:7:45:11|Synthesizing gaisler.proc3.rtl.
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_cache.vhd":43:7:43:15|Synthesizing gaisler.mmu_cache.rtl.
@N: CD233 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\srmmu\mmuconfig.vhd":40:17:40:18|Using sequential encoding for type mmu_idcache.
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":43:7:43:16|Synthesizing gaisler.mmu_acache.rtl.
@W: CD434 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":147:57:147:62|Signal hclken in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CG296 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":147:9:147:15|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":366:11:366:13|Referenced variable tro.hwdata is not in sensitivity list.
@W: CG290 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":365:9:365:11|Referenced variable tro.wallow is not in sensitivity list.
@W: CG290 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":364:7:364:9|Referenced variable tro.enabled is not in sensitivity list.
@W: CG290 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":412:8:412:11|Referenced variable chkp is not in sensitivity list.
@W: CG290 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":416:8:416:13|Referenced variable recovn is not in sensitivity list.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":130:9:130:10|Signal r2.hclken2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":134:9:134:15|Signal r2_chkp.hclken2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":134:9:134:15|Signal r2_chkp.reqmsk is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":142:9:142:19|Signal ahbo_hwrite is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for gaisler.mmu_acache.rtl
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":134:9:134:15|Signal r2_chkp.hclken2 is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":134:9:134:15|Bit 0 of signal r2_chkp.reqmsk is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":134:9:134:15|Bit 1 of signal r2_chkp.reqmsk is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":134:9:134:15|Bit 2 of signal r2_chkp.reqmsk is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":130:9:130:10|Signal r2.hclken2 is floating; a simulation mismatch is possible.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":412:4:412:5|Latch generated from process for signal rin_chkp.hcache; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":412:4:412:5|Latch generated from process for signal rin_chkp.bo(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":412:4:412:5|Latch generated from process for signal rin_chkp.nba; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":412:4:412:5|Latch generated from process for signal rin_chkp.ba; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":412:4:412:5|Latch generated from process for signal rin_chkp.nbo(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":412:4:412:5|Latch generated from process for signal rin_chkp.hlocken; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":412:4:412:5|Latch generated from process for signal rin_chkp.lb; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":412:4:412:5|Latch generated from process for signal rin_chkp.werr; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":412:4:412:5|Latch generated from process for signal rin_chkp.retry; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":412:4:412:5|Latch generated from process for signal rin_chkp.retry2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":412:4:412:5|Latch generated from process for signal rin_chkp.bg; possible missing assignment in an if or case statement.
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":45:7:45:16|Synthesizing gaisler.mmu_dcache.rtl.
@N: CD233 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\srmmu\mmuconfig.vhd":40:17:40:18|Using sequential encoding for type mmu_idcache.
@N: CD231 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":149:18:149:19|Using onehot encoding for type dstatetype. For example, enumeration idle is mapped to "100000000".
@N: CD231 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":133:17:133:18|Using onehot encoding for type rdatatype. For example, enumeration dtag is mapped to "100000000".
@N: CD604 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1216:4:1216:17|OTHERS clause is not synthesized.
@W: CG296 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":389:10:389:16|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:8:1568:11|Referenced variable chkp is not in sensitivity list.
@W: CG290 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1675:8:1675:13|Referenced variable recovn is not in sensitivity list.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Signal rs_chkp.snhit is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Signal rs_chkp.mask is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Signal rs_chkp.addr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Signal rs_chkp.snoop is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_17 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_18 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_19 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_20 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_21 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_22 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_23 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_24 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_25 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_26 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_27 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_28 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_29 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_30 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_31 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.set is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.waddr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.write is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for gaisler.mmu_dcache.rtl
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_0 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_1 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_2 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_3 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_4 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_5 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_6 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_7 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_8 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_9 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_10 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_11 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_12 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_13 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_14 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_15 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_16 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_17 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_18 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_19 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_20 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_21 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_22 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_23 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_24 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_25 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_26 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_27 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_28 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_29 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_30 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.lru_31 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.set is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Bit 0 of signal rl_chkp.waddr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Bit 1 of signal rl_chkp.waddr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Bit 2 of signal rl_chkp.waddr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Bit 3 of signal rl_chkp.waddr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Bit 4 of signal rl_chkp.waddr is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":381:9:381:15|Signal rl_chkp.write is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Bit 0 of signal rs_chkp.snhit is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Bit 1 of signal rs_chkp.snhit is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Bit 2 of signal rs_chkp.snhit is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Bit 3 of signal rs_chkp.snhit is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Signal rs_chkp.mask is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Bit 0 of signal rs_chkp.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Bit 1 of signal rs_chkp.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Bit 2 of signal rs_chkp.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Bit 3 of signal rs_chkp.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Bit 4 of signal rs_chkp.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Bit 5 of signal rs_chkp.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Bit 6 of signal rs_chkp.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Bit 7 of signal rs_chkp.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Bit 8 of signal rs_chkp.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Bit 9 of signal rs_chkp.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Bit 10 of signal rs_chkp.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Bit 11 of signal rs_chkp.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Bit 12 of signal rs_chkp.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Bit 13 of signal rs_chkp.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Bit 14 of signal rs_chkp.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Bit 15 of signal rs_chkp.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Bit 16 of signal rs_chkp.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Bit 17 of signal rs_chkp.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Bit 18 of signal rs_chkp.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Bit 19 of signal rs_chkp.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Bit 20 of signal rs_chkp.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Bit 21 of signal rs_chkp.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Bit 22 of signal rs_chkp.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Bit 23 of signal rs_chkp.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Bit 24 of signal rs_chkp.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Bit 25 of signal rs_chkp.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Bit 26 of signal rs_chkp.addr is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":380:9:380:15|Signal rs_chkp.snoop is floating; a simulation mismatch is possible.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Pruning unused register r_chkp.mmctrl1wr_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Pruning unused register r.mmctrl1wr_4. Make sure that there are no unused intermediate registers.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.req; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.holdn; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.burst; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.dstate(0 to 8); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.cmiss; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.cache; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.ready; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.wb.addr(31 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.rburst; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.valid; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.stpend; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.hit; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.xaddress(31 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.wb.read; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.wb.lock; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.cctrlwr; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.wb.data1(31 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.nomds; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.wb.data2(31 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.cctrl.burst; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.diag_op; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.wb.asi(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.wb.size(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.noflush; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.vaddr(31 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.icenable; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.bmexc; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.mexc; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.cctrl.ifrz; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.cctrl.dfrz; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.read; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.ilramen; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.wb.lock2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.asi(4 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.size(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.su; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.dlock; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.dsuset(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.trans_op; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.flush_op; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.tadj(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.sadj(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.dadj(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.lrr; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.lock; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.flush2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.flush; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Latch generated from process for signal c_chkp.flushl2; possible missing assignment in an if or case statement.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctxp(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctxp(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctxp(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctxp(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctxp(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctxp(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctxp(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctxp(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctxp(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctxp(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctxp(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctxp(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctxp(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctxp(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctxp(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctxp(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctxp(16) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctxp(17) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctxp(18) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctxp(19) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctxp(20) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctxp(21) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctxp(22) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctxp(23) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctxp(24) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctxp(25) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctxp(26) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctxp(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctxp(28) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctxp(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctx(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctx(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctx(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctx(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctx(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctx(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctx(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.ctx(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.pagesize(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.pagesize(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.bar(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.bar(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.cctrl.ics(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.cctrl.ics(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.cctrl.dcs(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.cctrl.dcs(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.reqst are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.tlbdis are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.pso are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.nf are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.mmctrl1.e are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|All reachable assignments to c_chkp.cctrl.dsnoop are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":44:7:44:16|Synthesizing gaisler.mmu_icache.rtl.
@N: CD233 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\srmmu\mmuconfig.vhd":40:17:40:18|Using sequential encoding for type mmu_idcache.
@N: CD233 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":176:18:176:19|Using sequential encoding for type istatetype.
@N: CD233 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":102:17:102:18|Using sequential encoding for type rdatatype.
@N: CD604 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":549:4:549:17|OTHERS clause is not synthesized.
@N: CD364 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":731:4:731:9|Removing redundant assignment.
@W: CG296 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":274:10:274:16|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":723:8:723:11|Referenced variable chkp is not in sensitivity list.
@W: CG290 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":792:8:792:13|Referenced variable recovn is not in sensitivity list.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_17 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_18 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_19 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_20 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_21 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_22 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_23 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_24 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_25 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_26 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_27 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_28 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_29 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_30 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_31 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.set is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.waddr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.write is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for gaisler.mmu_icache.rtl
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_0 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_1 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_2 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_3 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_4 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_5 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_6 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_7 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_8 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_9 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_10 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_11 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_12 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_13 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_14 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_15 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_16 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_17 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_18 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_19 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_20 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_21 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_22 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_23 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_24 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_25 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_26 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_27 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_28 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_29 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_30 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.lru_31 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.set is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Bit 0 of signal rl_chkp.waddr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Bit 1 of signal rl_chkp.waddr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Bit 2 of signal rl_chkp.waddr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Bit 3 of signal rl_chkp.waddr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Bit 4 of signal rl_chkp.waddr is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":259:9:259:15|Signal rl_chkp.write is floating; a simulation mismatch is possible.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":804:4:804:5|Pruning unused register r_chkp.cache_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":804:4:804:5|Pruning unused register r_chkp.pflushtyp_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":804:4:804:5|Pruning unused register r_chkp.pflushaddr_3(31 downto 12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":804:4:804:5|Pruning unused register r_chkp.pflushr_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":804:4:804:5|Pruning unused register r_chkp.pflush_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":804:4:804:5|Pruning unused register r_chkp.diagset_3(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":804:4:804:5|Pruning unused register r_chkp.setrepl_3(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":804:4:804:5|Pruning unused register r_chkp.rndcnt_3(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":804:4:804:5|Pruning unused register r_chkp.faddr_3(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":804:4:804:5|Pruning unused register r_chkp.hit_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":804:4:804:5|Pruning unused register r_chkp.valid_0_3(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":804:4:804:5|Pruning unused register r.cache_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":804:4:804:5|Pruning unused register r.pflushtyp_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":804:4:804:5|Pruning unused register r.pflushaddr_4(31 downto 12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":804:4:804:5|Pruning unused register r.pflushr_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":804:4:804:5|Pruning unused register r.pflush_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":804:4:804:5|Pruning unused register r.diagset_4(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":804:4:804:5|Pruning unused register r.setrepl_4(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":804:4:804:5|Pruning unused register r.rndcnt_4(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":804:4:804:5|Pruning unused register r.faddr_4(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":804:4:804:5|Pruning unused register r.hit_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":804:4:804:5|Pruning unused register r.valid_0_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":723:4:723:5|Latch generated from process for signal c_chkp.req; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":723:4:723:5|Latch generated from process for signal c_chkp.holdn; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":723:4:723:5|Latch generated from process for signal c_chkp.burst; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":723:4:723:5|Latch generated from process for signal c_chkp.underrun; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":723:4:723:5|Latch generated from process for signal c_chkp.waddress(31 downto 2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":723:4:723:5|Latch generated from process for signal c_chkp.vaddress(31 downto 2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":723:4:723:5|Latch generated from process for signal c_chkp.overrun; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":723:4:723:5|Latch generated from process for signal c_chkp.istate(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":723:4:723:5|Latch generated from process for signal c_chkp.bpmiss; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":723:4:723:5|Latch generated from process for signal c_chkp.eocl; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":723:4:723:5|Latch generated from process for signal c_chkp.diagrdy; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":723:4:723:5|Latch generated from process for signal c_chkp.cmiss; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":723:4:723:5|Latch generated from process for signal c_chkp.flush; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":723:4:723:5|Latch generated from process for signal c_chkp.su; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":723:4:723:5|Latch generated from process for signal c_chkp.trans_op; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":723:4:723:5|Latch generated from process for signal c_chkp.lrr; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":723:4:723:5|Latch generated from process for signal c_chkp.lock; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":723:4:723:5|Latch generated from process for signal c_chkp.flush2; possible missing assignment in an if or case statement.
Post processing for gaisler.mmu_cache.rtl
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":47:7:47:9|Synthesizing gaisler.iu3.rtl.
@N: CD233 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":314:23:314:24|Using sequential encoding for type exception_state.
@W: CD603 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4482:19:4482:24|Variable bpmiss read before being assigned? This may cause a simulation mismatch 
@W: CG296 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":3801:9:3801:15|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4085:114:4085:122|Referenced variable xc_dcperr is not in sensitivity list.
@W: CG290 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4675:7:4675:12|Referenced variable recovn is not in sensitivity list.
@W: CG290 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4482:19:4482:24|Referenced variable bpmiss is not in sensitivity list.
@W: CG290 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:8:4583:24|Referenced variable checkpoint_enable is not in sensitivity list.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":3760:9:3760:17|Signal cpu_index is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":3761:9:3761:15|Signal disasen is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":3767:9:3767:16|Signal wpr_chkp is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for gaisler.iu3.rtl
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 0 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 1 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 2 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 3 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 4 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 5 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 6 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 7 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 8 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 9 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 10 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 11 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 12 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 13 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 14 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 15 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 16 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 17 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 18 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 19 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 20 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 21 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 22 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 23 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 24 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 25 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 26 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 27 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 28 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 29 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 30 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 31 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 0 of signal cpi.dbg.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 1 of signal cpi.dbg.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 2 of signal cpi.dbg.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 3 of signal cpi.dbg.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 4 of signal cpi.dbg.addr is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Signal cpi.dbg.fsr is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Signal cpi.dbg.write is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Signal cpi.dbg.enable is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 0 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 1 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 2 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 3 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 4 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 5 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 6 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 7 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 8 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 9 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 10 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 11 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 12 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 13 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 14 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 15 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 16 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 17 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 18 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 19 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 20 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 21 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 22 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 23 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 24 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 25 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 26 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 27 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 28 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 29 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 30 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 31 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Signal cpi.x.pv is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Signal cpi.x.annul is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Signal cpi.x.trap is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 0 of signal cpi.x.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 1 of signal cpi.x.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 0 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 1 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 2 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 3 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 4 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 5 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 6 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 7 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 8 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 9 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 10 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 11 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 12 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 13 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 14 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 15 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 16 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 17 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 18 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 19 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 20 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 21 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 22 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 23 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 24 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 25 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 26 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 27 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 28 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 29 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 30 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 31 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 0 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 1 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 2 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 3 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 4 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 5 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 6 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 7 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 8 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 9 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 10 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 11 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 12 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 13 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 14 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 15 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 16 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 17 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 18 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 19 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 20 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 21 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 22 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 23 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 24 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 25 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 26 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 27 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 28 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 29 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 30 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 31 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Signal cpi.m.pv is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Signal cpi.m.annul is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Signal cpi.m.trap is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 0 of signal cpi.m.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 1 of signal cpi.m.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 0 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 1 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 2 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 3 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 4 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 5 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 6 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 7 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 8 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 9 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 10 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 11 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 12 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 13 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 14 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 15 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 16 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 17 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 18 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 19 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 20 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 21 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 22 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 23 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 24 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 25 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 26 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 27 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 28 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 29 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 30 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 31 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 0 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 1 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 2 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 3 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 4 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 5 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 6 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 7 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 8 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 9 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 10 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 11 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 12 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 13 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 14 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 15 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 16 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 17 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 18 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 19 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 20 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 21 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 22 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 23 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 24 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 25 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 26 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 27 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 28 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 29 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 30 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 31 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Signal cpi.e.pv is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Signal cpi.e.annul is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Signal cpi.e.trap is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 0 of signal cpi.e.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 1 of signal cpi.e.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 0 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 1 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 2 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 3 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 4 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 5 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 6 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 7 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 8 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 9 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 10 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 11 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 12 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 13 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 14 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 15 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 16 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 17 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 18 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 19 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 20 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 21 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 22 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 23 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 24 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 25 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 26 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 27 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 28 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 29 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 30 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 31 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 0 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 1 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 2 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 3 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 4 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 5 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 6 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 7 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 8 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 9 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 10 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 11 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 12 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 13 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 14 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 15 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 16 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 17 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 18 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 19 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 20 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 21 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 22 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 23 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 24 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 25 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 26 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 27 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 28 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 29 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 30 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 31 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Signal cpi.a.pv is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Signal cpi.a.annul is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Signal cpi.a.trap is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 0 of signal cpi.a.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 1 of signal cpi.a.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 0 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 1 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 2 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 3 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 4 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 5 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 6 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 7 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 8 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 9 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 10 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 11 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 12 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 13 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 14 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 15 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 16 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 17 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 18 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 19 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 20 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 21 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 22 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 23 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 24 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 25 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 26 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 27 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 28 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 29 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 30 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 31 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 0 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 1 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 2 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 3 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 4 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 5 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 6 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 7 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 8 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 9 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 10 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 11 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 12 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 13 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 14 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 15 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 16 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 17 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 18 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 19 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 20 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 21 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 22 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 23 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 24 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 25 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 26 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 27 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 28 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 29 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 30 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 31 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Signal cpi.d.pv is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Signal cpi.d.annul is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Signal cpi.d.trap is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 0 of signal cpi.d.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 1 of signal cpi.d.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 0 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 1 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 2 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 3 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 4 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 5 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 6 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 7 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 8 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 9 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 10 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 11 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 12 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 13 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 14 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 15 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 16 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 17 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 18 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 19 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 20 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 21 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 22 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 23 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 24 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 25 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 26 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 27 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 28 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 29 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 30 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 31 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 0 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 1 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 2 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 3 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 4 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 5 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 6 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 7 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 8 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 9 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 10 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 11 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 12 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 13 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 14 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 15 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 16 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 17 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 18 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 19 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 20 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 21 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 22 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 23 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 24 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 25 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 26 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 27 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 28 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 29 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 30 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 31 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 0 of signal cpi.a_rs1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 1 of signal cpi.a_rs1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 2 of signal cpi.a_rs1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 3 of signal cpi.a_rs1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Bit 4 of signal cpi.a_rs1 is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Signal cpi.exack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":99:4:99:6|Signal cpi.flush is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 2 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 3 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 4 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 5 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 6 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 7 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 8 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 9 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 10 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 11 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 12 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 13 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 14 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 15 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 16 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 17 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 18 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 19 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 20 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 21 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 22 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 23 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 24 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 25 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 26 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 27 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 28 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 29 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 30 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 31 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal fpi.dbg.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal fpi.dbg.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 2 of signal fpi.dbg.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 3 of signal fpi.dbg.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 4 of signal fpi.dbg.addr is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Signal fpi.dbg.fsr is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Signal fpi.dbg.write is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Signal fpi.dbg.enable is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 2 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 3 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 4 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 5 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 6 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 7 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 8 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 9 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 10 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 11 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 12 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 13 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 14 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 15 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 16 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 17 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 18 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 19 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 20 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 21 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 22 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 23 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 24 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 25 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 26 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 27 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 28 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 29 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 30 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 31 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Signal fpi.x.pv is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Signal fpi.x.annul is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Signal fpi.x.trap is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal fpi.x.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal fpi.x.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 2 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 3 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 4 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 5 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 6 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 7 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 8 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 9 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 10 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 11 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 12 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 13 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 14 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 15 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 16 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 17 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 18 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 19 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 20 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 21 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 22 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 23 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 24 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 25 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 26 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 27 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 28 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 29 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 30 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 31 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 2 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 3 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 4 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 5 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 6 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 7 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 8 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 9 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 10 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 11 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 12 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 13 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 14 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 15 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 16 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 17 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 18 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 19 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 20 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 21 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 22 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 23 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 24 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 25 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 26 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 27 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 28 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 29 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 30 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 31 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Signal fpi.m.pv is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Signal fpi.m.annul is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Signal fpi.m.trap is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal fpi.m.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal fpi.m.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 2 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 3 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 4 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 5 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 6 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 7 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 8 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 9 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 10 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 11 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 12 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 13 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 14 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 15 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 16 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 17 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 18 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 19 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 20 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 21 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 22 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 23 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 24 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 25 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 26 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 27 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 28 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 29 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 30 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 31 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 2 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 3 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 4 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 5 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 6 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 7 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 8 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 9 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 10 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 11 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 12 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 13 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 14 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 15 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 16 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 17 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 18 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 19 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 20 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 21 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 22 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 23 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 24 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 25 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 26 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 27 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 28 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 29 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 30 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 31 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Signal fpi.e.pv is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Signal fpi.e.annul is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Signal fpi.e.trap is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal fpi.e.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal fpi.e.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 2 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 3 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 4 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 5 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 6 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 7 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 8 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 9 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 10 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 11 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 12 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 13 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 14 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 15 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 16 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 17 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 18 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 19 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 20 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 21 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 22 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 23 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 24 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 25 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 26 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 27 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 28 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 29 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 30 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 31 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 2 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 3 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 4 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 5 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 6 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 7 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 8 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 9 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 10 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 11 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 12 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 13 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 14 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 15 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 16 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 17 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 18 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 19 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 20 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 21 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 22 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 23 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 24 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 25 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 26 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 27 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 28 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 29 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 30 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 31 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Signal fpi.a.pv is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Signal fpi.a.annul is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Signal fpi.a.trap is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal fpi.a.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal fpi.a.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 2 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 3 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 4 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 5 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 6 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 7 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 8 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 9 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 10 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 11 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 12 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 13 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 14 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 15 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 16 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 17 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 18 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 19 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 20 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 21 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 22 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 23 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 24 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 25 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 26 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 27 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 28 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 29 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 30 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 31 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 2 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 3 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 4 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 5 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 6 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 7 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 8 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 9 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 10 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 11 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 12 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 13 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 14 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 15 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 16 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 17 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 18 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 19 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 20 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 21 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 22 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 23 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 24 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 25 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 26 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 27 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 28 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 29 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 30 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 31 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Signal fpi.d.pv is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Signal fpi.d.annul is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Signal fpi.d.trap is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal fpi.d.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal fpi.d.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 2 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 3 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 4 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 5 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 6 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 7 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 8 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 9 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 10 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 11 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 12 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 13 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 14 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 15 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 16 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 17 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 18 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 19 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 20 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 21 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 22 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 23 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 24 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 25 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 26 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 27 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 28 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 29 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 30 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 31 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 2 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 3 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 4 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 5 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 6 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 7 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 8 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 9 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 10 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 11 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 12 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 13 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 14 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 15 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 16 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 17 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 18 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 19 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 20 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 21 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 22 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 23 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 24 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 25 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 26 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 27 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 28 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 29 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 30 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 31 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal fpi.a_rs1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal fpi.a_rs1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 2 of signal fpi.a_rs1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 3 of signal fpi.a_rs1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 4 of signal fpi.a_rs1 is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Signal fpi.exack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Signal fpi.flush is floating; a simulation mismatch is possible.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r_chkp.w.except_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r_chkp.w.wreg_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r_chkp.w.wa_3(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r_chkp.x.mac_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r_chkp.x.dci.asi_3(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r_chkp.x.dci.dsuen_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r_chkp.x.dci.lock_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r_chkp.x.dci.write_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r_chkp.x.dci.read_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r_chkp.x.dci.enaddr_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r_chkp.x.ctrl.cnt_3(1 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r_chkp.m.casaz_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r_chkp.m.mul_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r_chkp.m.divz_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r_chkp.m.wawp_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r_chkp.e.rfe2_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r_chkp.e.rfe1_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r_chkp.e.mul_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r_chkp.a.ldchkex_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r_chkp.a.ldchkra_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r_chkp.a.ldcheck2_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r_chkp.a.ldcheck1_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r_chkp.a.rs1_3(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r_chkp.d.divrdy_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r.w.except_5. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r.w.wreg_5. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r.w.wa_5(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r.x.mac_5. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r.x.dci.asi_5(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r.x.dci.dsuen_5. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r.x.dci.lock_5. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r.x.dci.write_5. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r.x.dci.read_5. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r.x.dci.enaddr_5. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r.x.ctrl.cnt_5(1 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r.m.casaz_5. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r.m.mul_5. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r.m.divz_5. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r.m.wawp_5. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r.e.rfe2_5. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r.e.rfe1_5. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r.e.mul_5. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r.a.ldchkex_5. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r.a.ldchkra_5. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r.a.ldcheck2_5. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r.a.ldcheck1_5. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r.a.rs1_5(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning unused register r.d.divrdy_5. Make sure that there are no unused intermediate registers.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.m.dci.enaddr; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.d.cnt(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.x.ctrl.trap; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.d.annul; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.x.ctrl.tt(5 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.d.pv; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.m.irqen; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.f.pc(31 downto 2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.f.branch; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.a.bpimiss; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.d.cwp(2 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.d.inull; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.m.werr; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.d.inst_0(31 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.d.mexc; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.d.pc(31 downto 2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.a.nobp; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.a.ctrl.wy; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.a.ctrl.wreg; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.a.ctrl.wicc; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.a.ctrl.rett; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.a.bp; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.a.wunf; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.a.wovf; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.a.jmpl; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.a.ctrl.pv; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.a.ctrl.annul; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.d.pcheld; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.e.op1(31 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.x.ctrl.annul; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.e.ctrl.wreg; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.e.ctrl.wicc; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.e.alucin; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.x.ctrl.wicc; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.m.ctrl.wreg; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.m.ctrl.wicc; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.a.su; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.x.rstate(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.m.ctrl.annul; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.e.ctrl.annul; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.e.op2(31 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.x.npc(2 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.e.sari; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.a.et; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.x.annul_all; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.w.s.tt(7 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.w.s.s; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.w.s.ps; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.w.s.tba(19 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.w.s.svt; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.w.s.et; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.w.s.dwt; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal irin_chkp.pwd; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.e.shcnt(4 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.w.result(31 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4613:4:4613:5|Latch generated from process for signal rpin_chkp.pwd; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.w.s.y(31 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.w.s.wim(7 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.w.s.pil(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.w.s.icc(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.w.s.cwp(2 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.x.debug; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal irin_chkp.addr(31 downto 2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.m.icc(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.e.ctrl.tt(5 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.e.ctrl.trap; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.e.ymsb; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal dsuin_chkp.tt(7 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal dsuin_chkp.err; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.m.result(31 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.a.rsel2(2 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.a.rfe2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.a.rsel1(2 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.a.rfe1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal dsuin_chkp.tbufcnt(5 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.e.ldbp2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.a.ctrl.rd(7 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.m.nalign; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.a.ticc; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.m.dci.size(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.e.aluop(2 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.m.dci.write; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.e.alusel(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.x.data_0(31 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.m.dci.signed; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.m.dci.lock; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal dsuin_chkp.tov; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.a.rfa2(7 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal dsuin_chkp.asi(7 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.a.rfa1(7 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal dsuin_chkp.tfilt(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.m.dci.read; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.e.shleft; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.e.mulstep; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.e.invop2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.e.aluadd; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.m.y(31 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal dsuin_chkp.tovb; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.m.dci.asi(7 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal dsuin_chkp.crdy(2 downto 1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.a.imm(31 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.e.bp; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.a.ctrl.pc(31 downto 2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal dsuin_chkp.tlim(2 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.a.ctrl.ld; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4613:4:4613:5|Latch generated from process for signal rpin_chkp.error; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.m.casa; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.a.ctrl.inst(31 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.m.dci.dsuen; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.e.ldbp1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.x.intack; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.x.ipend; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.x.ctrl.inst(31 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.m.wcwp; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.x.nerror; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.m.ctrl.ld; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.a.ctrl.tt(5 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.e.ctrl.rett; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.x.ctrl.rett; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.m.ctrl.rett; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.e.jmpl; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.d.step; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.x.y(31 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.x.result(31 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.x.ctrl.pc(31 downto 2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.w.s.asr18(31 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.m.ctrl.pc(31 downto 2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.m.ctrl.inst(31 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.e.ctrl.pc(31 downto 2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.e.ctrl.inst(31 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.x.ctrl.rd(7 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.m.ctrl.rd(7 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.e.ctrl.rd(7 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.m.ctrl.tt(5 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal dsuin_chkp.cfc(4 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.x.icc(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.e.cwp(2 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.a.cwp(2 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.x.laddr(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.x.dci.size(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.m.ctrl.cnt(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.e.ctrl.cnt(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.a.ctrl.cnt(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.x.mexc; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.x.dci.signed; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.x.ctrl.wy; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.x.ctrl.wreg; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.x.ctrl.pv; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.x.ctrl.ld; possible missing assignment in an if or case statement.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|All reachable assignments to rin_chkp.w.s.ef are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|All reachable assignments to rin_chkp.w.s.ec are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.m.su; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.m.irqen2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.m.ctrl.wy; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.m.ctrl.trap; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.m.ctrl.pv; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.e.su; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.e.et; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.e.ctrl.wy; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.e.ctrl.pv; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.e.ctrl.ld; possible missing assignment in an if or case statement.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.a.step; possible missing assignment in an if or case statement.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|All reachable assignments to rin_chkp.a.mulstart are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|All reachable assignments to rin_chkp.a.divstart are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL117 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Latch generated from process for signal rin_chkp.a.ctrl.trap; possible missing assignment in an if or case statement.
@W: CL260 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning register bit 0 of r.d.rexpos(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Pruning register bit 0 of r_chkp.d.rexpos(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Post processing for gaisler.proc3.rtl
Post processing for gaisler.leon3x.rtl
Post processing for gaisler.leon3s.rtl
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":40:7:40:13|Synthesizing grlib.ahbctrl.rtl.
Post processing for grlib.ahbctrl.rtl
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Pruning unused register r.lsplmst_3(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Pruning unused register r.defmst_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Pruning unused register r.beat_3(3 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Pruning unused register r.hsize_3(2 downto 0). Make sure that there are no unused intermediate registers.
@N: CL189 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Register bit r.ldefmst is always 0.
@W: CL260 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Pruning register bit 0 of r.htrans(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Pruning register bits 15 to 11 of r.haddr(15 downto 2). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":8:11:8:18|Synthesizing work.clk_div4.rtl.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\proasic3e.vhd":3135:10:3135:15|Synthesizing proasic3e.clkint.syn_black_box.
Post processing for proasic3e.clkint.syn_black_box
Post processing for work.clk_div4.rtl
Post processing for work.leon3mp.rtl
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 0 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 1 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 2 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 3 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 4 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 5 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 6 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 7 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 8 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 9 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 10 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 11 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 12 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 13 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 14 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 15 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 16 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 17 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 18 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 19 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 20 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 21 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 22 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 23 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 24 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 25 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 26 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 27 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 28 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 29 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 30 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 31 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 0 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 1 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 2 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 3 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 4 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 5 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 6 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 7 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 8 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 9 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 10 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 11 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 12 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 13 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 14 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 15 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 16 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 17 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 18 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 19 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 20 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 21 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 22 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 23 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 24 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 25 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 26 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 27 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 28 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 29 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 30 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":185:7:185:11|Bit 31 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 0 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 1 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 2 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 3 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 4 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 5 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 6 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 7 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 8 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 9 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 10 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 11 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 12 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 13 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 14 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 15 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 16 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 17 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 18 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 19 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 20 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 21 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 22 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 23 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 24 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 25 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 26 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 27 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 28 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 29 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 30 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 31 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 0 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 1 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 2 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 3 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 4 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 5 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 6 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 7 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 8 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 9 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 10 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 11 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 12 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 13 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 14 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 15 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 16 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 17 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 18 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 19 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 20 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 21 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 22 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 23 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 24 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 25 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 26 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 27 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 28 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 29 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 30 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Bit 31 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":182:7:182:10|Signal gpti.wdogen is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:20:180:24|Signal etho2.speed is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:20:180:24|Signal etho2.gbit is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:20:180:24|Signal etho2.mdio_oe is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:20:180:24|Signal etho2.mdio_o is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:20:180:24|Signal etho2.mdc is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:20:180:24|Signal etho2.tx_clk is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:20:180:24|Signal etho2.tx_er is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:20:180:24|Signal etho2.tx_en is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:20:180:24|Bit 0 of signal etho2.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:20:180:24|Bit 1 of signal etho2.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:20:180:24|Bit 2 of signal etho2.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:20:180:24|Bit 3 of signal etho2.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:20:180:24|Bit 4 of signal etho2.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:20:180:24|Bit 5 of signal etho2.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:20:180:24|Bit 6 of signal etho2.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:20:180:24|Bit 7 of signal etho2.txd is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:20:180:24|Signal etho2.reset is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:13:180:17|Signal etho1.speed is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:13:180:17|Signal etho1.gbit is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:13:180:17|Signal etho1.mdio_oe is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:13:180:17|Signal etho1.mdio_o is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:13:180:17|Signal etho1.mdc is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:13:180:17|Signal etho1.tx_clk is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:13:180:17|Signal etho1.tx_er is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:13:180:17|Signal etho1.tx_en is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:13:180:17|Bit 0 of signal etho1.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:13:180:17|Bit 1 of signal etho1.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:13:180:17|Bit 2 of signal etho1.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:13:180:17|Bit 3 of signal etho1.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:13:180:17|Bit 4 of signal etho1.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:13:180:17|Bit 5 of signal etho1.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:13:180:17|Bit 6 of signal etho1.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:13:180:17|Bit 7 of signal etho1.txd is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:13:180:17|Signal etho1.reset is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:7:180:10|Signal etho.speed is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:7:180:10|Signal etho.gbit is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:7:180:10|Signal etho.mdio_oe is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:7:180:10|Signal etho.mdio_o is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:7:180:10|Signal etho.mdc is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:7:180:10|Signal etho.tx_clk is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:7:180:10|Signal etho.tx_er is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:7:180:10|Signal etho.tx_en is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:7:180:10|Bit 0 of signal etho.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:7:180:10|Bit 1 of signal etho.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:7:180:10|Bit 2 of signal etho.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:7:180:10|Bit 3 of signal etho.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:7:180:10|Bit 4 of signal etho.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:7:180:10|Bit 5 of signal etho.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:7:180:10|Bit 6 of signal etho.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:7:180:10|Bit 7 of signal etho.txd is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":180:7:180:10|Signal etho.reset is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Signal ethi2.edcldisable is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Signal ethi2.edclsepahb is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Bit 0 of signal ethi2.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Bit 1 of signal ethi2.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Bit 2 of signal ethi2.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Bit 3 of signal ethi2.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Bit 0 of signal ethi2.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Bit 1 of signal ethi2.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Bit 2 of signal ethi2.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Bit 3 of signal ethi2.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Bit 4 of signal ethi2.phyrstaddr is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Signal ethi2.mdint is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Signal ethi2.mdio_i is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Signal ethi2.rx_en is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Signal ethi2.rx_crs is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Signal ethi2.rx_col is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Signal ethi2.rx_er is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Signal ethi2.rx_dv is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Bit 0 of signal ethi2.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Bit 1 of signal ethi2.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Bit 2 of signal ethi2.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Bit 3 of signal ethi2.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Bit 4 of signal ethi2.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Bit 5 of signal ethi2.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Bit 6 of signal ethi2.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Bit 7 of signal ethi2.rxd is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Signal ethi2.rx_clk is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Signal ethi2.tx_dv is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Signal ethi2.tx_clk_90 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Signal ethi2.tx_clk is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Signal ethi2.rmii_clk is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:20:179:24|Signal ethi2.gtx_clk is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Signal ethi1.edcldisable is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Signal ethi1.edclsepahb is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Bit 0 of signal ethi1.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Bit 1 of signal ethi1.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Bit 2 of signal ethi1.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Bit 3 of signal ethi1.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Bit 0 of signal ethi1.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Bit 1 of signal ethi1.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Bit 2 of signal ethi1.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Bit 3 of signal ethi1.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Bit 4 of signal ethi1.phyrstaddr is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Signal ethi1.mdint is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Signal ethi1.mdio_i is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Signal ethi1.rx_en is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Signal ethi1.rx_crs is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Signal ethi1.rx_col is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Signal ethi1.rx_er is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Signal ethi1.rx_dv is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Bit 0 of signal ethi1.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Bit 1 of signal ethi1.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Bit 2 of signal ethi1.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Bit 3 of signal ethi1.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Bit 4 of signal ethi1.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Bit 5 of signal ethi1.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Bit 6 of signal ethi1.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Bit 7 of signal ethi1.rxd is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Signal ethi1.rx_clk is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Signal ethi1.tx_dv is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Signal ethi1.tx_clk_90 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Signal ethi1.tx_clk is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Signal ethi1.rmii_clk is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:13:179:17|Signal ethi1.gtx_clk is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Signal ethi.edcldisable is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Signal ethi.edclsepahb is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Bit 0 of signal ethi.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Bit 1 of signal ethi.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Bit 2 of signal ethi.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Bit 3 of signal ethi.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Bit 0 of signal ethi.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Bit 1 of signal ethi.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Bit 2 of signal ethi.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Bit 3 of signal ethi.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Bit 4 of signal ethi.phyrstaddr is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Signal ethi.mdint is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Signal ethi.mdio_i is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Signal ethi.rx_en is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Signal ethi.rx_crs is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Signal ethi.rx_col is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Signal ethi.rx_er is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Signal ethi.rx_dv is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Bit 0 of signal ethi.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Bit 1 of signal ethi.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Bit 2 of signal ethi.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Bit 3 of signal ethi.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Bit 4 of signal ethi.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Bit 5 of signal ethi.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Bit 6 of signal ethi.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Bit 7 of signal ethi.rxd is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Signal ethi.rx_clk is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Signal ethi.tx_dv is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Signal ethi.tx_clk_90 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Signal ethi.tx_clk is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Signal ethi.rmii_clk is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":179:7:179:10|Signal ethi.gtx_clk is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Signal u2o.rxen is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Signal u2o.flow is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Signal u2o.txen is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Bit 0 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Bit 1 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Bit 2 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Bit 3 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Bit 4 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Bit 5 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Bit 6 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Bit 7 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Bit 8 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Bit 9 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Bit 10 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Bit 11 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Bit 12 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Bit 13 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Bit 14 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Bit 15 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Bit 16 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Bit 17 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Bit 18 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Bit 19 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Bit 20 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Bit 21 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Bit 22 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Bit 23 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Bit 24 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Bit 25 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Bit 26 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Bit 27 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Bit 28 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Bit 29 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Bit 30 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Bit 31 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Signal u2o.txd is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":168:12:168:14|Signal u2o.rtsn is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":167:17:167:19|Signal dui.extclk is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":167:17:167:19|Signal dui.ctsn is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":167:12:167:14|Signal u2i.extclk is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":167:12:167:14|Signal u2i.ctsn is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":167:12:167:14|Signal u2i.rxd is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":166:7:166:9|Signal cgo.pcilock is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":166:7:166:9|Signal cgo.clklock is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":165:7:165:9|Bit 0 of signal cgi.clksel is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":165:7:165:9|Bit 1 of signal cgi.clksel is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":165:7:165:9|Bit 0 of signal cgi.pllctrl is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":165:7:165:9|Bit 1 of signal cgi.pllctrl is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":165:7:165:9|Signal cgi.pllrst is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":165:7:165:9|Signal cgi.pllref is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 0 of signal sdo3.regwrite is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 1 of signal sdo3.regwrite is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 0 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 1 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 2 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 3 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 4 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 5 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 6 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 7 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 8 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 9 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 10 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 11 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 12 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 13 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 14 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 15 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 16 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 17 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 18 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 19 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 20 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 21 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 22 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 23 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 24 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 25 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 26 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 27 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 28 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 29 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 30 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 31 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 32 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 33 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 34 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 35 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 36 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 37 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 38 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 39 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 40 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 41 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 42 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 43 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 44 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 45 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 46 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 47 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 48 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 49 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 50 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 51 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 52 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 53 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 54 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 55 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 56 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 57 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 58 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 59 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 60 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 61 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 62 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 63 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 0 of signal sdo3.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 1 of signal sdo3.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 2 of signal sdo3.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 3 of signal sdo3.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 4 of signal sdo3.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 5 of signal sdo3.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 6 of signal sdo3.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 7 of signal sdo3.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 0 of signal sdo3.cbcal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 1 of signal sdo3.cbcal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 2 of signal sdo3.cbcal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 3 of signal sdo3.cbcal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 0 of signal sdo3.cbcal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 1 of signal sdo3.cbcal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 2 of signal sdo3.cbcal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 3 of signal sdo3.cbcal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 0 of signal sdo3.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 1 of signal sdo3.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 2 of signal sdo3.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 3 of signal sdo3.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 4 of signal sdo3.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 5 of signal sdo3.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 6 of signal sdo3.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 7 of signal sdo3.cbdqm is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.dqs_gate is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 0 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 1 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 2 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 3 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 4 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 5 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 6 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 7 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 8 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 9 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 10 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 11 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 12 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 13 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 14 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 15 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 16 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 17 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 18 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 19 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 20 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 21 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 22 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 23 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 24 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 25 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 26 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 27 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 28 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 29 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 30 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 31 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.oct is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 0 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 1 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 2 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 3 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 4 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 5 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 6 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 7 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 8 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 9 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 10 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 11 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 12 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 13 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 14 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 15 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 16 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 17 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 18 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 19 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 20 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 21 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 22 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 23 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 24 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 25 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 26 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 27 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 28 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 29 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 30 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 31 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 32 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 33 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 34 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 35 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 36 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 37 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 38 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 39 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 40 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 41 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 42 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 43 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 44 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 45 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 46 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 47 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 48 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 49 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 50 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 51 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 52 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 53 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 54 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 55 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 56 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 57 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 58 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 59 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 60 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 61 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 62 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 63 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 0 of signal sdo3.odt is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 1 of signal sdo3.odt is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.cal_rst is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 0 of signal sdo3.cal_pll is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 1 of signal sdo3.cal_pll is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 0 of signal sdo3.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 1 of signal sdo3.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 2 of signal sdo3.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 3 of signal sdo3.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 4 of signal sdo3.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 5 of signal sdo3.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 6 of signal sdo3.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 7 of signal sdo3.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 0 of signal sdo3.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 1 of signal sdo3.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 2 of signal sdo3.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 3 of signal sdo3.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 4 of signal sdo3.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 5 of signal sdo3.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 6 of signal sdo3.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 7 of signal sdo3.cal_en is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.moben is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 0 of signal sdo3.sdck is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 1 of signal sdo3.sdck is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 2 of signal sdo3.sdck is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 0 of signal sdo3.ba is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 1 of signal sdo3.ba is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 2 of signal sdo3.ba is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.ce is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 0 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 1 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 2 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 3 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 4 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 5 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 6 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 7 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 8 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 9 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 10 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 11 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 12 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 13 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 14 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 15 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 16 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 17 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 18 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 19 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 20 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 21 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 22 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 23 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 24 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 25 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 26 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 27 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 28 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 29 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 30 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 31 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 32 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 33 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 34 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 35 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 36 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 37 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 38 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 39 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 40 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 41 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 42 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 43 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 44 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 45 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 46 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 47 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 48 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 49 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 50 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 51 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 52 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 53 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 54 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 55 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 56 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 57 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 58 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 59 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 60 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 61 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 62 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 63 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 0 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 1 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 2 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 3 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 4 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 5 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 6 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 7 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 8 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 9 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 10 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 11 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 12 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 13 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 14 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 15 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 16 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 17 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 18 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 19 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 20 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 21 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 22 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 23 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 24 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 25 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 26 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 27 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 28 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 29 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 30 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 31 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 32 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 33 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 34 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 35 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 36 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 37 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 38 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 39 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 40 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 41 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 42 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 43 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 44 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 45 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 46 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 47 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 48 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 49 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 50 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 51 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 52 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 53 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 54 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 55 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 56 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 57 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 58 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 59 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 60 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 61 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 62 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 63 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 64 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 65 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 66 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 67 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 68 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 69 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 70 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 71 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 72 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 73 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 74 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 75 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 76 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 77 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 78 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 79 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 80 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 81 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 82 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 83 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 84 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 85 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 86 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 87 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 88 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 89 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 90 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 91 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 92 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 93 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 94 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 95 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 96 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 97 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 98 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 99 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 100 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 101 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 102 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 103 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 104 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 105 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 106 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 107 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 108 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 109 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 110 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 111 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 112 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 113 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 114 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 115 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 116 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 117 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 118 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 119 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 120 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 121 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 122 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 123 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 124 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 125 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 126 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 127 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 0 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 1 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 2 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 3 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 4 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 5 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 6 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 7 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 8 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 9 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 10 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 11 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 12 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 13 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 14 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 0 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 1 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 2 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 3 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 4 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 5 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 6 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 7 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 8 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 9 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 10 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 11 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 12 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 13 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 14 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 15 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 16 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 17 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 18 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 19 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 20 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 21 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 22 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 23 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 24 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 25 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 26 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 27 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 28 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 29 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 30 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 31 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 32 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 33 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 34 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 35 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 36 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 37 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 38 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 39 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 40 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 41 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 42 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 43 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 44 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 45 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 46 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 47 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 48 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 49 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 50 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 51 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 52 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 53 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 54 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 55 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 56 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 57 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 58 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 59 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 60 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 61 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 62 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 63 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.nbdrive is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.qdrive is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.bdrive is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 0 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 1 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 2 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 3 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 4 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 5 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 6 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 7 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 8 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 9 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 10 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 11 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 12 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 13 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 14 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 15 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.casn is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.rasn is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Signal sdo3.sdwen is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 0 of signal sdo3.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 1 of signal sdo3.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 2 of signal sdo3.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 3 of signal sdo3.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 4 of signal sdo3.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 5 of signal sdo3.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 6 of signal sdo3.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 7 of signal sdo3.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 0 of signal sdo3.sdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 1 of signal sdo3.sdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 0 of signal sdo3.sdcke is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:13:155:16|Bit 1 of signal sdo3.sdcke is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 0 of signal sdo2.regwrite is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 1 of signal sdo2.regwrite is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 0 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 1 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 2 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 3 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 4 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 5 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 6 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 7 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 8 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 9 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 10 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 11 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 12 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 13 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 14 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 15 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 16 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 17 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 18 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 19 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 20 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 21 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 22 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 23 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 24 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 25 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 26 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 27 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 28 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 29 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 30 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 31 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 32 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 33 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 34 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 35 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 36 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 37 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 38 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 39 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 40 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 41 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 42 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 43 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 44 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 45 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 46 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 47 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 48 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 49 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 50 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 51 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 52 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 53 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 54 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 55 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 56 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 57 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 58 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 59 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 60 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 61 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 62 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 63 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 0 of signal sdo2.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 1 of signal sdo2.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 2 of signal sdo2.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 3 of signal sdo2.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 4 of signal sdo2.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 5 of signal sdo2.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 6 of signal sdo2.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 7 of signal sdo2.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 0 of signal sdo2.cbcal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 1 of signal sdo2.cbcal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 2 of signal sdo2.cbcal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 3 of signal sdo2.cbcal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 0 of signal sdo2.cbcal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 1 of signal sdo2.cbcal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 2 of signal sdo2.cbcal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 3 of signal sdo2.cbcal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 0 of signal sdo2.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 1 of signal sdo2.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 2 of signal sdo2.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 3 of signal sdo2.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 4 of signal sdo2.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 5 of signal sdo2.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 6 of signal sdo2.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 7 of signal sdo2.cbdqm is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.dqs_gate is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 0 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 1 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 2 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 3 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 4 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 5 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 6 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 7 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 8 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 9 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 10 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 11 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 12 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 13 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 14 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 15 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 16 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 17 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 18 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 19 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 20 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 21 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 22 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 23 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 24 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 25 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 26 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 27 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 28 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 29 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 30 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 31 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.oct is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 0 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 1 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 2 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 3 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 4 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 5 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 6 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 7 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 8 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 9 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 10 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 11 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 12 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 13 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 14 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 15 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 16 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 17 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 18 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 19 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 20 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 21 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 22 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 23 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 24 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 25 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 26 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 27 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 28 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 29 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 30 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 31 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 32 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 33 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 34 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 35 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 36 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 37 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 38 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 39 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 40 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 41 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 42 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 43 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 44 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 45 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 46 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 47 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 48 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 49 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 50 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 51 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 52 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 53 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 54 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 55 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 56 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 57 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 58 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 59 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 60 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 61 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 62 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 63 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 0 of signal sdo2.odt is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 1 of signal sdo2.odt is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.cal_rst is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 0 of signal sdo2.cal_pll is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 1 of signal sdo2.cal_pll is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 0 of signal sdo2.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 1 of signal sdo2.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 2 of signal sdo2.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 3 of signal sdo2.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 4 of signal sdo2.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 5 of signal sdo2.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 6 of signal sdo2.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 7 of signal sdo2.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 0 of signal sdo2.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 1 of signal sdo2.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 2 of signal sdo2.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 3 of signal sdo2.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 4 of signal sdo2.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 5 of signal sdo2.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 6 of signal sdo2.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 7 of signal sdo2.cal_en is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.moben is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 0 of signal sdo2.sdck is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 1 of signal sdo2.sdck is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 2 of signal sdo2.sdck is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 0 of signal sdo2.ba is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 1 of signal sdo2.ba is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 2 of signal sdo2.ba is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.ce is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 0 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 1 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 2 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 3 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 4 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 5 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 6 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 7 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 8 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 9 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 10 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 11 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 12 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 13 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 14 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 15 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 16 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 17 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 18 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 19 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 20 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 21 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 22 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 23 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 24 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 25 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 26 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 27 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 28 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 29 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 30 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 31 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 32 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 33 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 34 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 35 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 36 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 37 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 38 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 39 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 40 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 41 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 42 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 43 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 44 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 45 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 46 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 47 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 48 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 49 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 50 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 51 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 52 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 53 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 54 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 55 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 56 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 57 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 58 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 59 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 60 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 61 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 62 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 63 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 0 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 1 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 2 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 3 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 4 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 5 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 6 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 7 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 8 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 9 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 10 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 11 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 12 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 13 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 14 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 15 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 16 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 17 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 18 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 19 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 20 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 21 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 22 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 23 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 24 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 25 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 26 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 27 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 28 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 29 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 30 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 31 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 32 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 33 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 34 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 35 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 36 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 37 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 38 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 39 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 40 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 41 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 42 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 43 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 44 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 45 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 46 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 47 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 48 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 49 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 50 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 51 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 52 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 53 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 54 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 55 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 56 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 57 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 58 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 59 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 60 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 61 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 62 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 63 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 64 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 65 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 66 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 67 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 68 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 69 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 70 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 71 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 72 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 73 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 74 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 75 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 76 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 77 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 78 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 79 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 80 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 81 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 82 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 83 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 84 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 85 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 86 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 87 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 88 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 89 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 90 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 91 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 92 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 93 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 94 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 95 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 96 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 97 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 98 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 99 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 100 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 101 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 102 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 103 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 104 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 105 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 106 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 107 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 108 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 109 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 110 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 111 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 112 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 113 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 114 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 115 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 116 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 117 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 118 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 119 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 120 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 121 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 122 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 123 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 124 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 125 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 126 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 127 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 0 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 1 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 2 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 3 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 4 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 5 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 6 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 7 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 8 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 9 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 10 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 11 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 12 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 13 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 14 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 0 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 1 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 2 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 3 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 4 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 5 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 6 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 7 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 8 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 9 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 10 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 11 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 12 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 13 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 14 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 15 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 16 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 17 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 18 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 19 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 20 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 21 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 22 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 23 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 24 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 25 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 26 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 27 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 28 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 29 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 30 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 31 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 32 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 33 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 34 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 35 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 36 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 37 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 38 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 39 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 40 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 41 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 42 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 43 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 44 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 45 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 46 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 47 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 48 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 49 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 50 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 51 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 52 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 53 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 54 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 55 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 56 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 57 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 58 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 59 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 60 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 61 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 62 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 63 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.nbdrive is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.qdrive is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.bdrive is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 0 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 1 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 2 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 3 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 4 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 5 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 6 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 7 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 8 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 9 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 10 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 11 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 12 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 13 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 14 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 15 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.casn is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.rasn is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Signal sdo2.sdwen is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 0 of signal sdo2.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 1 of signal sdo2.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 2 of signal sdo2.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 3 of signal sdo2.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 4 of signal sdo2.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 5 of signal sdo2.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 6 of signal sdo2.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 7 of signal sdo2.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 0 of signal sdo2.sdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 1 of signal sdo2.sdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 0 of signal sdo2.sdcke is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":155:7:155:10|Bit 1 of signal sdo2.sdcke is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":154:7:154:9|Bit 0 of signal sdo.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":154:7:154:9|Bit 1 of signal sdo.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":154:7:154:9|Bit 2 of signal sdo.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":154:7:154:9|Bit 3 of signal sdo.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":154:7:154:9|Bit 4 of signal sdo.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":154:7:154:9|Bit 5 of signal sdo.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":154:7:154:9|Bit 6 of signal sdo.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":154:7:154:9|Bit 7 of signal sdo.dqm is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":154:7:154:9|Signal sdo.casn is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":154:7:154:9|Signal sdo.rasn is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":154:7:154:9|Signal sdo.sdwen is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":154:7:154:9|Bit 0 of signal sdo.sdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":154:7:154:9|Bit 1 of signal sdo.sdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":154:7:154:9|Bit 0 of signal sdo.sdcke is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":154:7:154:9|Bit 1 of signal sdo.sdcke is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Signal sdi.datavalid is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 0 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 1 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 2 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 3 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 4 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 5 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 6 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 7 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 8 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 9 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 10 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 11 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 12 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 13 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 14 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 15 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 16 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 17 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 18 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 19 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 20 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 21 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 22 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 23 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 24 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 25 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 26 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 27 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 28 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 29 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 30 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 31 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 32 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 33 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 34 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 35 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 36 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 37 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 38 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 39 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 40 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 41 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 42 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 43 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 44 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 45 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 46 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 47 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 48 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 49 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 50 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 51 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 52 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 53 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 54 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 55 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 56 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 57 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 58 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 59 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 60 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 61 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 62 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 63 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 0 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 1 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 2 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 3 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 4 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 5 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 6 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 7 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 8 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 9 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 10 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 11 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 12 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 13 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 14 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 15 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 16 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 17 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 18 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 19 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 20 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 21 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 22 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 23 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 24 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 25 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 26 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 27 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 28 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 29 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 30 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 31 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 32 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 33 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 34 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 35 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 36 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 37 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 38 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 39 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 40 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 41 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 42 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 43 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 44 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 45 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 46 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 47 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 48 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 49 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 50 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 51 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 52 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 53 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 54 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 55 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 56 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 57 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 58 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 59 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 60 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 61 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 62 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 63 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 0 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 1 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 2 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 3 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 4 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 5 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 6 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 7 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 8 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 9 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 10 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 11 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 12 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 13 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 14 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 15 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 16 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 17 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 18 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 19 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 20 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 21 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 22 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 23 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 24 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 25 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 26 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 27 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 28 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 29 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 30 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 31 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 32 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 33 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 34 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 35 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 36 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 37 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 38 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 39 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 40 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 41 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 42 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 43 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 44 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 45 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 46 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 47 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 48 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 49 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 50 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 51 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 52 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 53 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 54 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 55 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 56 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 57 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 58 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 59 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 60 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 61 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 62 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 63 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 64 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 65 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 66 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 67 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 68 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 69 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 70 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 71 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 72 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 73 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 74 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 75 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 76 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 77 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 78 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 79 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 80 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 81 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 82 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 83 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 84 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 85 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 86 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 87 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 88 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 89 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 90 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 91 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 92 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 93 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 94 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 95 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 96 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 97 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 98 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 99 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 100 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 101 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 102 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 103 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 104 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 105 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 106 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 107 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 108 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 109 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 110 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 111 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 112 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 113 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 114 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 115 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 116 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 117 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 118 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 119 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 120 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 121 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 122 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 123 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 124 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 125 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 126 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Bit 127 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":153:7:153:9|Signal sdi.wprot is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:9|Signal wpo.wprothit is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Signal memo.rs_edac_en is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Signal memo.sdram_en is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Signal memo.ce is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 0 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 1 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 2 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 3 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 4 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 5 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 6 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 7 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 8 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 9 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 10 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 11 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 12 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 13 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 14 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 15 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 0 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 1 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 2 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 3 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 4 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 5 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 6 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 7 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 8 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 9 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 10 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 11 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 12 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 13 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 14 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 15 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 0 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 1 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 2 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 3 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 4 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 5 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 6 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 7 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 8 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 9 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 10 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 11 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 12 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 13 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 14 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 15 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 0 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 1 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 2 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 3 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 4 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 5 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 6 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 7 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 8 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 9 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 10 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 11 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 12 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 13 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 14 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 15 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 0 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 1 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 2 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 3 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 4 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 5 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 6 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 7 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 8 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 9 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 10 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 11 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 12 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 13 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 14 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Signal memo.read is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 0 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 1 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 2 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 3 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 4 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 5 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 6 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 7 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 8 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 9 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 10 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 11 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 12 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 13 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 14 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 15 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 16 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 17 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 18 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 19 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 20 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 21 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 22 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 23 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 24 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 25 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 26 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 27 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 28 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 29 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 30 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 31 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 32 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 33 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 34 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 35 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 36 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 37 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 38 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 39 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 40 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 41 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 42 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 43 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 44 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 45 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 46 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 47 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 48 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 49 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 50 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 51 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 52 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 53 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 54 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 55 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 56 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 57 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 58 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 59 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 60 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 61 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 62 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 63 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 0 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 1 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 2 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 3 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 4 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 5 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 6 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 7 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 8 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 9 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 10 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 11 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 12 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 13 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 14 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 15 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 16 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 17 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 18 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 19 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 20 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 21 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 22 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 23 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 24 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 25 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 26 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 27 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 28 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 29 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 30 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 31 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 0 of signal memo.bdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 1 of signal memo.bdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 2 of signal memo.bdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 3 of signal memo.bdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 0 of signal memo.wrn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 1 of signal memo.wrn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 2 of signal memo.wrn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 3 of signal memo.wrn is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Signal memo.writen is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Signal memo.oen is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 0 of signal memo.romsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 1 of signal memo.romsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 2 of signal memo.romsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 3 of signal memo.romsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 4 of signal memo.romsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 5 of signal memo.romsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 6 of signal memo.romsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 7 of signal memo.romsn is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Signal memo.iosn is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 0 of signal memo.mben is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 1 of signal memo.mben is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 2 of signal memo.mben is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 3 of signal memo.mben is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Signal memo.romn is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Signal memo.ramn is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 0 of signal memo.ramoen is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 1 of signal memo.ramoen is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 2 of signal memo.ramoen is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 3 of signal memo.ramoen is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 4 of signal memo.ramoen is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 5 of signal memo.ramoen is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 6 of signal memo.ramoen is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 7 of signal memo.ramoen is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 0 of signal memo.ramsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 1 of signal memo.ramsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 2 of signal memo.ramsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 3 of signal memo.ramsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 4 of signal memo.ramsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 5 of signal memo.ramsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 6 of signal memo.ramsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 7 of signal memo.ramsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 0 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 1 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 2 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 3 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 4 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 5 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 6 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 7 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 8 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 9 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 10 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 11 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 12 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 13 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 14 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 15 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 16 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 17 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 18 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 19 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 20 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 21 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 22 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 23 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 24 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 25 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 26 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 27 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 28 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 29 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 30 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 31 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 32 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 33 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 34 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 35 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 36 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 37 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 38 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 39 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 40 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 41 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 42 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 43 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 44 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 45 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 46 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 47 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 48 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 49 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 50 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 51 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 52 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 53 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 54 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 55 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 56 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 57 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 58 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 59 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 60 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 61 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 62 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 63 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 0 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 1 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 2 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 3 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 4 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 5 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 6 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 7 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 8 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 9 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 10 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 11 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 12 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 13 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 14 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 15 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 16 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 17 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 18 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 19 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 20 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 21 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 22 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 23 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 24 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 25 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 26 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 27 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 28 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 29 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 30 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 31 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 0 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 1 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 2 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 3 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 4 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 5 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 6 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 7 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 8 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 9 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 10 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 11 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 12 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 13 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 14 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 15 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 16 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 17 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 18 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 19 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 20 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 21 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 22 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 23 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 24 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 25 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 26 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 27 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 28 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 29 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 30 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":151:7:151:10|Bit 31 of signal memo.address is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Signal memi.edac is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 0 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 1 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 2 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 3 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 4 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 5 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 6 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 7 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 8 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 9 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 10 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 11 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 12 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 13 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 14 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 15 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 0 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 1 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 2 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 3 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 4 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 5 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 6 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 7 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 8 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 9 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 10 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 11 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 12 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 13 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 14 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 15 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 0 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 1 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 2 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 3 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 4 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 5 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 6 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 7 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 8 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 9 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 10 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 11 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 12 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 13 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 14 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 15 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 16 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 17 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 18 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 19 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 20 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 21 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 22 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 23 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 24 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 25 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 26 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 27 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 28 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 29 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 30 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 31 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 32 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 33 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 34 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 35 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 36 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 37 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 38 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 39 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 40 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 41 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 42 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 43 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 44 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 45 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 46 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 47 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 48 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 49 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 50 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 51 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 52 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 53 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 54 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 55 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 56 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 57 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 58 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 59 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 60 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 61 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 62 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 63 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 0 of signal memi.bwidth is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 1 of signal memi.bwidth is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 0 of signal memi.wrn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 1 of signal memi.wrn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 2 of signal memi.wrn is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 3 of signal memi.wrn is floating -- simulation mismatch possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Signal memi.writen is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Signal memi.bexcn is floating; a simulation mismatch is possible.
@W: CL240 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Signal memi.brdyn is floating; a simulation mismatch is possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 0 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 1 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 2 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 3 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 4 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 5 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 6 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 7 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 8 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 9 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 10 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 11 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 12 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 13 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 14 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 15 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 16 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 17 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 18 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 19 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 20 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 21 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 22 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 23 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 24 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 25 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 26 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 27 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 28 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 29 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 30 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":150:7:150:10|Bit 31 of signal memi.data is floating -- simulation mismatch possible.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 32 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 33 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 34 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 35 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 36 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 37 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 38 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 39 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 40 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 41 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 42 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 43 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 44 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 45 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 46 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 47 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 48 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 49 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 50 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 51 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 52 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 53 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 54 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 55 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 56 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 57 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 58 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 59 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 60 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 61 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 62 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 63 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 64 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 65 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 66 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 67 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 68 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 69 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 70 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 71 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 72 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 73 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 74 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 75 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 76 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 77 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 78 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 79 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 80 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 81 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 82 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 83 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 84 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 85 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 86 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 87 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 88 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 89 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 90 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 91 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 92 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 93 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 94 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":423:4:423:10|Bit 95 of input gpioi of instance grgpio0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 2 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 3 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 4 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 5 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 6 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 7 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 8 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 9 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 10 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 11 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 12 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 13 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 14 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 15 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 16 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 17 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 18 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 19 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 20 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 21 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 22 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 23 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 24 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 25 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 26 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 27 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 28 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 29 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 30 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 31 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 32 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 33 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 34 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 35 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 36 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 37 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 38 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 39 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 40 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 41 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 42 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 43 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 44 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 45 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 46 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 47 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 48 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 49 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 50 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 51 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 52 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 53 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 54 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 55 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 56 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 57 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 58 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 59 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 60 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 61 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 62 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 63 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 64 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 65 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":412:4:412:9|Bit 66 of input gpti of instance timer0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":292:4:292:8|Bit 1 of input uarti of instance dcom0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":292:4:292:8|Bit 2 of input uarti of instance dcom0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":78:4:78:7|Input port bits 5935 to 738 of msto(5935 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":78:4:78:7|Input port bits 705 to 482 of msto(5935 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":78:4:78:7|Input port bits 370 to 367 of msto(5935 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":78:4:78:7|Input port bits 334 to 111 of msto(5935 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":80:4:80:7|Input port bits 5487 to 2740 of slvo(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":80:4:80:7|Input port bits 2451 to 2436 of slvo(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":80:4:80:7|Input port bits 2400 to 2397 of slvo(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":80:4:80:7|Input port bits 2108 to 2093 of slvo(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":80:4:80:7|Input port bits 2057 to 2054 of slvo(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":80:4:80:7|Input port bits 1765 to 1750 of slvo(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":80:4:80:7|Input port bits 1714 to 1711 of slvo(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":80:4:80:7|Input port bits 1422 to 1407 of slvo(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":80:4:80:7|Input port bits 1371 to 1368 of slvo(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":80:4:80:7|Input port bits 1079 to 1064 of slvo(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":80:4:80:7|Input port bits 1028 to 1025 of slvo(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":80:4:80:7|Input port bits 736 to 721 of slvo(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":80:4:80:7|Input port bits 685 to 682 of slvo(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":80:4:80:7|Input port bits 393 to 378 of slvo(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":80:4:80:7|Input port bits 342 to 339 of slvo(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":80:4:80:7|Input port bits 50 to 35 of slvo(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":83:4:83:6|Input port bits 198 to 167 of ico(205 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":83:4:83:6|Input port bits 165 to 134 of ico(205 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":83:4:83:6|Input port bits 132 to 131 of ico(205 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":83:4:83:6|Input port bits 129 to 128 of ico(205 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":83:4:83:6|Input port bits 95 to 0 of ico(205 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":85:4:85:6|Input port bit 204 of dco(209 downto 0) is unused 
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":85:4:85:6|Input port bits 202 to 134 of dco(209 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":85:4:85:6|Input port bit 131 of dco(209 downto 0) is unused 
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":85:4:85:6|Input port bits 129 to 128 of dco(209 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":85:4:85:6|Input port bits 95 to 0 of dco(209 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":88:4:88:7|Input port bits 60 to 31 of irqi(61 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":88:4:88:7|Input port bits 29 to 4 of irqi(61 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":90:4:90:7|Input port bit 97 of dbgi(97 downto 0) is unused 
@W: CL247 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":96:4:96:6|Input port bit 37 of fpo(69 downto 0) is unused 
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":96:4:96:6|Input port bits 35 to 0 of fpo(69 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":100:4:100:6|Input port bits 255 to 128 of tbo(255 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":93:4:93:7|Input mulo is unused.
@N: CL159 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:7|Input divo is unused.
@N: CL159 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":98:4:98:6|Input cpo is unused.
@N: CL159 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":102:4:102:9|Input tbo_2p is unused.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":62:4:62:6|Input port bits 129 to 100 of ici(130 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":62:4:62:6|Input port bits 95 to 64 of ici(130 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":62:4:62:6|Input port bits 33 to 22 of ici(130 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":62:4:62:6|Input port bits 1 to 0 of ici(130 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":64:4:64:6|Input port bits 118 to 40 of dci(118 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":64:4:64:6|Input port bits 7 to 0 of dci(118 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":65:4:65:6|Input port bits 209 to 173 of dco(209 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":65:4:65:6|Input port bits 170 to 169 of dco(209 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":65:4:65:6|Input port bits 165 to 156 of dco(209 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":65:4:65:6|Input port bits 135 to 132 of dco(209 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":65:4:65:6|Input port bits 130 to 0 of dco(209 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":67:4:67:7|Input port bit 36 of mcio(36 downto 0) is unused 
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":69:4:69:9|Input port bits 287 to 256 of icramo(287 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":69:4:69:9|Input port bits 95 to 0 of icramo(287 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":71:4:71:9|Input port bits 117 to 85 of mmudci(117 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":71:4:71:9|Input port bits 76 to 0 of mmudci(117 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":73:4:73:9|Input port bits 35 to 1 of mmuico(36 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":74:4:74:6|Input port bits 117 to 116 of dci(118 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":74:4:74:6|Input port bit 112 of dci(118 downto 0) is unused 
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":74:4:74:6|Input port bits 71 to 50 of dci(118 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":74:4:74:6|Input port bits 41 to 40 of dci(118 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":74:4:74:6|Input port bits 7 to 5 of dci(118 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":76:4:76:6|Input port bits 205 to 199 of ico(205 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":76:4:76:6|Input port bit 166 of ico(205 downto 0) is unused 
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":76:4:76:6|Input port bits 130 to 0 of ico(205 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":78:4:78:7|Input port bits 39 to 37 of mcdo(39 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":79:4:79:8|Input port bits 142 to 26 of ahbsi(142 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":79:4:79:8|Input port bits 20 to 0 of ahbsi(142 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":81:4:81:9|Input port bits 407 to 384 of dcramo(415 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":84:4:84:9|Input port bits 109 to 2 of mmudco(110 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 5487 to 5356 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 5343 to 5341 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 5327 to 5324 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 5311 to 5309 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 5295 to 5292 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 5279 to 5277 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 5263 to 5260 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 5247 to 5245 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 5231 to 5013 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 5000 to 4998 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 4984 to 4981 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 4968 to 4966 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 4952 to 4949 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 4936 to 4934 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 4920 to 4917 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 4904 to 4902 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 4888 to 4670 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 4657 to 4655 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 4641 to 4638 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 4625 to 4623 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 4609 to 4606 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 4593 to 4591 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 4577 to 4574 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 4561 to 4559 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 4545 to 4327 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 4314 to 4312 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 4298 to 4295 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 4282 to 4280 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 4266 to 4263 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 4250 to 4248 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 4234 to 4231 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 4218 to 4216 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 4202 to 3984 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 3971 to 3969 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 3955 to 3952 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 3939 to 3937 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 3923 to 3920 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 3907 to 3905 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 3891 to 3888 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 3875 to 3873 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 3859 to 3641 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 3628 to 3626 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 3612 to 3609 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 3596 to 3594 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 3580 to 3577 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 3564 to 3562 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 3548 to 3545 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 3532 to 3530 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 3516 to 3298 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 3285 to 3283 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 3269 to 3266 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 3253 to 3251 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 3237 to 3234 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 3221 to 3219 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 3205 to 3202 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 3189 to 3187 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 3173 to 2955 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 2942 to 2940 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 2926 to 2923 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 2910 to 2908 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 2894 to 2891 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 2878 to 2876 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 2862 to 2859 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 2846 to 2844 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 2830 to 2612 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 2599 to 2597 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 2583 to 2580 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 2567 to 2565 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 2551 to 2548 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 2535 to 2533 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 2519 to 2516 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 2503 to 2501 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 2487 to 2269 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 2256 to 2254 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 2240 to 2237 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 2224 to 2222 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 2208 to 2205 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 2192 to 2190 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 2176 to 2173 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 2160 to 2158 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 2144 to 1926 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 1913 to 1911 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 1897 to 1894 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 1881 to 1879 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 1865 to 1862 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 1849 to 1847 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 1833 to 1830 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 1817 to 1815 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 1801 to 1583 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 1570 to 1568 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 1554 to 1551 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 1538 to 1536 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 1522 to 1519 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 1506 to 1504 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 1490 to 1487 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 1474 to 1472 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 1458 to 1240 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 1227 to 1225 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 1211 to 1208 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 1195 to 1193 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 1179 to 1176 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 1163 to 1161 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 1147 to 1144 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 1131 to 1129 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 1115 to 897 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 884 to 882 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 868 to 865 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 852 to 850 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 836 to 833 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 820 to 818 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 804 to 801 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 788 to 786 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 772 to 554 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 541 to 539 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 525 to 522 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 509 to 507 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 493 to 490 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 477 to 475 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 461 to 458 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 445 to 443 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 429 to 211 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 198 to 196 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 182 to 179 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 166 to 164 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 150 to 147 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 134 to 132 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 118 to 115 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 102 to 100 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":86:4:86:8|Input port bits 86 to 0 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":85:4:85:7|Input sclk is unused.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":59:4:59:6|Input port bits 36 to 34 of tro(36 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":60:4:60:7|Input port bit 35 of mcii(35 downto 0) is unused 
@W: CL247 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":64:4:64:8|Input port bit 66 of mcmmi(69 downto 0) is unused 
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":66:4:66:7|Input port bits 90 to 51 of ahbi(90 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":66:4:66:7|Input port bits 14 to 0 of ahbi(90 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 5487 to 5356 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 5343 to 5341 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 5327 to 5324 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 5311 to 5309 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 5295 to 5292 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 5279 to 5277 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 5263 to 5260 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 5247 to 5245 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 5231 to 5013 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 5000 to 4998 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 4984 to 4981 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 4968 to 4966 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 4952 to 4949 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 4936 to 4934 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 4920 to 4917 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 4904 to 4902 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 4888 to 4670 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 4657 to 4655 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 4641 to 4638 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 4625 to 4623 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 4609 to 4606 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 4593 to 4591 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 4577 to 4574 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 4561 to 4559 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 4545 to 4327 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 4314 to 4312 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 4298 to 4295 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 4282 to 4280 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 4266 to 4263 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 4250 to 4248 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 4234 to 4231 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 4218 to 4216 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 4202 to 3984 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 3971 to 3969 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 3955 to 3952 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 3939 to 3937 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 3923 to 3920 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 3907 to 3905 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 3891 to 3888 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 3875 to 3873 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 3859 to 3641 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 3628 to 3626 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 3612 to 3609 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 3596 to 3594 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 3580 to 3577 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 3564 to 3562 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 3548 to 3545 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 3532 to 3530 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 3516 to 3298 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 3285 to 3283 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 3269 to 3266 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 3253 to 3251 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 3237 to 3234 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 3221 to 3219 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 3205 to 3202 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 3189 to 3187 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 3173 to 2955 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 2942 to 2940 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 2926 to 2923 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 2910 to 2908 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 2894 to 2891 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 2878 to 2876 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 2862 to 2859 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 2846 to 2844 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 2830 to 2612 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 2599 to 2597 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 2583 to 2580 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 2567 to 2565 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 2551 to 2548 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 2535 to 2533 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 2519 to 2516 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 2503 to 2501 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 2487 to 2269 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 2256 to 2254 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 2240 to 2237 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 2224 to 2222 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 2208 to 2205 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 2192 to 2190 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 2176 to 2173 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 2160 to 2158 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 2144 to 1926 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 1913 to 1911 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 1897 to 1894 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 1881 to 1879 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 1865 to 1862 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 1849 to 1847 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 1833 to 1830 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 1817 to 1815 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 1801 to 1583 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 1570 to 1568 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 1554 to 1551 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 1538 to 1536 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 1522 to 1519 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 1506 to 1504 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 1490 to 1487 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 1474 to 1472 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 1458 to 1240 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 1227 to 1225 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 1211 to 1208 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 1195 to 1193 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 1179 to 1176 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 1163 to 1161 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 1147 to 1144 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 1131 to 1129 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 1115 to 897 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 884 to 882 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 868 to 865 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 852 to 850 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 836 to 833 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 820 to 818 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 804 to 801 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 788 to 786 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 772 to 554 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 541 to 539 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 525 to 522 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 509 to 507 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 493 to 490 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 477 to 475 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 461 to 458 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 445 to 443 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 429 to 211 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 198 to 196 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 182 to 179 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 166 to 164 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 150 to 147 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 134 to 132 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 118 to 115 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 102 to 100 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":68:4:68:8|Input port bits 86 to 0 of ahbso(5487 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":69:4:69:9|Input hclken is unused.
@N: CL159 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_cache.vhd":99:4:99:7|Input hclk is unused.
@N: CL201 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\chk_control.vhd":27:2:27:3|Trying to extract state machine for register CS.
Extracted state machine for register CS
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\chk_regfile.vhd":62:2:62:3|Trying to extract state machine for register CS.
Extracted state machine for register CS
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL201 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\trctrl.vhd":86:6:86:7|Trying to extract state machine for register r.state.
Extracted state machine for register r.state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL159 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":330:4:330:7|Input rclk is unused.
@N: CL159 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p.vhd":28:4:28:9|Input testin is unused.
@N: CL159 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":62:8:62:10|Input clk is unused.
@N: CL159 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":63:8:63:12|Input crami is unused.
@N: CL159 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":65:8:65:11|Input sclk is unused.
@N: CL159 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":66:8:66:13|Input testin is unused.
@N: CL159 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\leon3x.vhd":108:4:108:9|Input gfclk2 is unused.
@N: CL159 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\leon3x.vhd":120:4:120:7|Input fpuo is unused.
@N: CL159 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd":44:4:44:9|Input enable is unused.
@N: CL159 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd":46:4:46:9|Input testin is unused.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\tbufmem.vhd":45:4:45:5|Input port bits 276 to 273 of di(276 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\tbufmem.vhd":45:4:45:5|Input port bits 267 to 140 of di(276 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\tbufmem.vhd":45:4:45:5|Input port bits 11 to 6 of di(276 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":59:4:59:8|Input port bits 90 to 51 of ahbmi(90 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":59:4:59:8|Input port bits 16 to 0 of ahbmi(90 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":60:4:60:8|Input port bits 138 to 94 of ahbsi(142 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":60:4:60:8|Input port bits 92 to 89 of ahbsi(142 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":60:4:60:8|Input port bits 56 to 51 of ahbsi(142 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":60:4:60:8|Input port bit 49 of ahbsi(142 downto 0) is unused 
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":60:4:60:8|Input port bits 47 to 41 of ahbsi(142 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":60:4:60:8|Input port bits 17 to 14 of ahbsi(142 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":60:4:60:8|Input port bits 12 to 0 of ahbsi(142 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":62:4:62:9|Input port bits 142 to 99 of tahbsi(142 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":62:4:62:9|Input port bits 92 to 89 of tahbsi(142 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":62:4:62:9|Input port bits 15 to 0 of tahbsi(142 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":63:4:63:7|Input port bits 0 to 18 of dbgi(0 to 58) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":57:4:57:7|Input hclk is unused.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbmst.vhd":50:6:50:9|Input port bits 90 to 51 of ahbi(90 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbmst.vhd":50:6:50:9|Input port bit 15 of ahbi(90 downto 0) is unused 
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbmst.vhd":50:6:50:9|Input port bits 13 to 0 of ahbi(90 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom_uart.vhd":335:4:335:5|Trying to extract state machine for register r.rxstate.
Extracted state machine for register r.rxstate
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom_uart.vhd":51:4:51:5|Input port bits 2 to 1 of ui(2 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom_uart.vhd":53:4:53:7|Input port bits 121 to 68 of apbi(121 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom_uart.vhd":53:4:53:7|Input port bits 48 to 21 of apbi(121 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom_uart.vhd":53:4:53:7|Input port bits 18 to 17 of apbi(121 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom_uart.vhd":53:4:53:7|Input port bits 15 to 9 of apbi(121 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom_uart.vhd":53:4:53:7|Input port bits 7 to 0 of apbi(121 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom.vhd":157:4:157:5|Trying to extract state machine for register r.state.
Extracted state machine for register r.state
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom.vhd":43:6:43:9|Input port bits 14 to 3 of dmao(46 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom.vhd":43:6:43:9|Input port bit 0 of dmao(46 downto 0) is unused 
@W: CL247 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom.vhd":45:6:45:10|Input port bit 4 of uarto(12 downto 0) is unused 
@W: CL247 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom.vhd":45:6:45:10|Input port bit 1 of uarto(12 downto 0) is unused 
@N: CL159 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom.vhd":46:6:46:9|Input ahbi is unused.
@N: CL159 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\outpad.vhd":37:8:37:11|Input cfgi is unused.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\ahbrom.vhd":37:4:37:8|Input port bits 142 to 25 of ahbsi(142 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\ahbrom.vhd":37:4:37:8|Input port bits 17 to 0 of ahbsi(142 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\ahbrom.vhd":35:4:35:6|Input rst is unused.
@N: CL201 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":344:4:344:5|Trying to extract state machine for register r.p_0.state.
Extracted state machine for register r.p_0.state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":62:4:62:7|Input port bits 40 to 48 of ahbi(0 to 142) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":62:4:62:7|Input port bits 50 to 53 of ahbi(0 to 142) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":62:4:62:7|Input port bits 86 to 91 of ahbi(0 to 142) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":62:4:62:7|Input port bit 93 of ahbi(0 to 142) is unused 
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":62:4:62:7|Input port bits 95 to 106 of ahbi(0 to 142) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":62:4:62:7|Input port bit 127 of ahbi(0 to 142) is unused 
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":62:4:62:7|Input port bits 129 to 142 of ahbi(0 to 142) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":65:4:65:7|Input port bits 0 to 3 of apbo(0 to 2111) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":65:4:65:7|Input port bits 132 to 135 of apbo(0 to 2111) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":65:4:65:7|Input port bits 264 to 267 of apbo(0 to 2111) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":65:4:65:7|Input port bits 396 to 399 of apbo(0 to 2111) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":65:4:65:7|Input port bits 528 to 531 of apbo(0 to 2111) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":65:4:65:7|Input port bits 660 to 663 of apbo(0 to 2111) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":65:4:65:7|Input port bits 792 to 795 of apbo(0 to 2111) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":65:4:65:7|Input port bits 924 to 927 of apbo(0 to 2111) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":65:4:65:7|Input port bits 1056 to 1059 of apbo(0 to 2111) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":65:4:65:7|Input port bits 1188 to 1191 of apbo(0 to 2111) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":65:4:65:7|Input port bits 1320 to 1323 of apbo(0 to 2111) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":65:4:65:7|Input port bits 1452 to 1455 of apbo(0 to 2111) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":65:4:65:7|Input port bits 1584 to 1587 of apbo(0 to 2111) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":65:4:65:7|Input port bits 1716 to 1719 of apbo(0 to 2111) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":65:4:65:7|Input port bits 1848 to 1851 of apbo(0 to 2111) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":65:4:65:7|Input port bits 1980 to 1983 of apbo(0 to 2111) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":66:4:66:5|Input wp is unused.
@N: CL159 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":67:4:67:6|Input wpv is unused.
@N: CL201 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":560:4:560:5|Trying to extract state machine for register r.txstate.
Extracted state machine for register r.txstate
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":560:4:560:5|Trying to extract state machine for register r.rxstate.
Extracted state machine for register r.rxstate
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":58:4:58:7|Input port bits 121 to 66 of apbi(121 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":58:4:58:7|Input port bits 48 to 25 of apbi(121 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":58:4:58:7|Input port bits 18 to 17 of apbi(121 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":58:4:58:7|Input port bit 15 of apbi(121 downto 0) is unused 
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":58:4:58:7|Input port bits 13 to 0 of apbi(121 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":53:4:53:7|Input port bits 121 to 98 of apbi(121 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":53:4:53:7|Input port bit 82 of apbi(121 downto 0) is unused 
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":53:4:53:7|Input port bits 48 to 25 of apbi(121 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":53:4:53:7|Input port bits 18 to 17 of apbi(121 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":53:4:53:7|Input port bits 15 to 14 of apbi(121 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":53:4:53:7|Input port bits 12 to 0 of apbi(121 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":55:4:55:7|Input port bit 1 of irqi(0 to 7) is unused 
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":77:4:77:7|Input port bits 121 to 82 of apbi(121 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":77:4:77:7|Input port bits 48 to 24 of apbi(121 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":77:4:77:7|Input port bits 18 to 17 of apbi(121 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":77:4:77:7|Input port bits 15 to 13 of apbi(121 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":77:4:77:7|Input port bits 11 to 0 of apbi(121 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":79:4:79:7|Input port bits 66 to 1 of gpti(66 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":67:4:67:7|Input port bits 121 to 57 of apbi(121 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":67:4:67:7|Input port bits 48 to 24 of apbi(121 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":67:4:67:7|Input port bits 18 to 17 of apbi(121 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":67:4:67:7|Input port bits 15 to 5 of apbi(121 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":67:4:67:7|Input port bits 3 to 0 of apbi(121 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":69:4:69:8|Input port bits 95 to 7 of gpioi(95 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\iopad.vhd":38:8:38:11|Input cfgi is unused.
@N: CL159 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd":44:4:44:9|Input enable is unused.
@N: CL159 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd":46:4:46:9|Input testin is unused.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\ahbram.vhd":52:4:52:8|Input port bits 138 to 94 of ahbsi(142 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\ahbram.vhd":52:4:52:8|Input port bits 92 to 89 of ahbsi(142 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\ahbram.vhd":52:4:52:8|Input port bits 56 to 54 of ahbsi(142 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\ahbram.vhd":52:4:52:8|Input port bit 49 of ahbsi(142 downto 0) is unused 
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\ahbram.vhd":52:4:52:8|Input port bits 47 to 30 of ahbsi(142 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\ahbram.vhd":52:4:52:8|Input port bits 15 to 9 of ahbsi(142 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\ahbram.vhd":52:4:52:8|Input port bits 7 to 0 of ahbsi(142 downto 0) are unused. Assign logic for all port bits or change the input port size.

At c_vhdl Exit (Real Time elapsed 0h:00m:56s; CPU Time elapsed 0h:00m:55s; Memory used current: 333MB peak: 376MB)

Process took 0h:00m:56s realtime, 0h:00m:55s cputime

Process completed successfully.
# Tue Feb 06 22:24:05 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 129MB peak: 131MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime

Process completed successfully.
# Tue Feb 06 22:24:09 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:01m:00s; CPU Time elapsed 0h:00m:59s; Memory used current: 3MB peak: 4MB)

Process took 0h:01m:00s realtime, 0h:00m:59s cputime

Process completed successfully.
# Tue Feb 06 22:24:09 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016
@N|Running in 64-bit mode
File C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\synwork\leon3mp_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 171MB peak: 173MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime

Process completed successfully.
# Tue Feb 06 22:24:14 2018

###########################################################]
Pre-mapping Report

# Tue Feb 06 22:24:15 2018

Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1920R, Built Nov 17 2016 09:40:34
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp_scck.rpt 
Printing clock  summary report in "C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 205MB peak: 261MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 205MB peak: 261MB)

@N: MO111 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":507:12:507:23|Tristate driver gpioi_tri7 (in view: work.leon3mp(rtl)) on net gpioi_tri7 (in view: work.leon3mp(rtl)) has its enable tied to GND.
@N: MO111 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":507:12:507:23|Tristate driver gpioi_tri8 (in view: work.leon3mp(rtl)) on net gpioi_tri8 (in view: work.leon3mp(rtl)) has its enable tied to GND.
@N: MO111 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":507:12:507:23|Tristate driver gpioi_tri9 (in view: work.leon3mp(rtl)) on net gpioi_tri9 (in view: work.leon3mp(rtl)) has its enable tied to GND.
@N: MO111 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":507:12:507:23|Tristate driver gpioi_tri10 (in view: work.leon3mp(rtl)) on net gpioi_tri10 (in view: work.leon3mp(rtl)) has its enable tied to GND.
@N: MO111 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":507:12:507:23|Tristate driver gpioi_tri11 (in view: work.leon3mp(rtl)) on net gpioi_tri11 (in view: work.leon3mp(rtl)) has its enable tied to GND.
@N: MO111 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":507:12:507:23|Tristate driver gpioi_tri12 (in view: work.leon3mp(rtl)) on net gpioi_tri12 (in view: work.leon3mp(rtl)) has its enable tied to GND.
@N: MO111 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":507:12:507:23|Tristate driver gpioi_tri13 (in view: work.leon3mp(rtl)) on net gpioi_tri13 (in view: work.leon3mp(rtl)) has its enable tied to GND.
@N: MO111 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":507:12:507:23|Tristate driver gpioi_tri14 (in view: work.leon3mp(rtl)) on net gpioi_tri14 (in view: work.leon3mp(rtl)) has its enable tied to GND.
@N: MO111 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":507:12:507:23|Tristate driver gpioi_tri15 (in view: work.leon3mp(rtl)) on net gpioi_tri15 (in view: work.leon3mp(rtl)) has its enable tied to GND.
@N: MO111 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":507:12:507:23|Tristate driver gpioi_tri16 (in view: work.leon3mp(rtl)) on net gpioi_tri16 (in view: work.leon3mp(rtl)) has its enable tied to GND.
@N: BN115 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\leon3x.vhd":290:5:290:9|Removing instance vhdl\.cmem0 (in view: gaisler.leon3x(rtl)) of type view:gaisler.cachemem(rtl) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Removing sequential instance r\.hmasterlockd (in view: grlib.ahbctrl(rtl)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbmst.vhd":173:4:173:5|Removing sequential instance r\.start (in view: grlib.ahbmst(rtl)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":560:4:560:5|Removing sequential instance r\.rtsn (in view: gaisler.apbuart(rtl)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":569:4:569:5|Removing sequential instance r\.wdogn (in view: gaisler.gptimer(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.cpurst[0] (in view: gaisler.irqmp(rtl)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":1031:4:1031:5|Removing sequential instance r\.pwd[0] (in view: gaisler.dsu3x(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.setaddrboot (in view: gaisler.irqmp(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.

Finished netlist restructuring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 219MB peak: 261MB)



Clock Summary
*****************

Start                                      Requested     Requested     Clock        Clock                   Clock
Clock                                      Frequency     Period        Type         Group                   Load 
-----------------------------------------------------------------------------------------------------------------
chk_control|CS_inferred_clock[1]           100.0 MHz     10.000        inferred     Inferred_clkgroup_1     76903
clk_div4|clk_divider_inferred_clock[1]     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     7170 
leon3mp|clk                                100.0 MHz     10.000        inferred     Inferred_clkgroup_2     2    
=================================================================================================================

@W: MT530 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Found inferred clock clk_div4|clk_divider_inferred_clock[1] which controls 7170 sequential elements including ahb0.r\.hmasterlock. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Found inferred clock chk_control|CS_inferred_clock[1] which controls 76903 sequential elements including l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.m\.dci\.enaddr. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":25:6:25:7|Found inferred clock leon3mp|clk which controls 2 sequential elements including clk_div.clk_divider[1:0]. This clock has no specified timing constraint which may adversely impact design performance. 

@W: BN169 |Cyclic dependency detected among libraries: 
  work
  gaisler
  work
@W: BN170 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":73:7:73:13|Cyclic dependencies among libraries found.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.sap.

Starting constraint checker (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 206MB peak: 261MB)

Encoding state machine CS[0:2] (in view: dependency_lib.chk_control(beh))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine CS[0:4] (in view: dependency_lib.chk_regfile(beh))
original code -> new code
   00001 -> 00000
   00010 -> 00011
   00100 -> 00101
   01000 -> 01001
   10000 -> 10001
Encoding state machine r\.state[0:3] (in view: dependency_lib.trctrl(behaviour))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\trctrl.vhd":86:6:86:7|There are no possible illegal states for state machine r\.state[0:3] (in view: dependency_lib.trctrl(behaviour)); safe FSM implementation is not required.
Encoding state machine r\.rxstate[0:3] (in view: gaisler.dcom_uart(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom_uart.vhd":335:4:335:5|There are no possible illegal states for state machine r\.rxstate[0:3] (in view: gaisler.dcom_uart(rtl)); safe FSM implementation is not required.
Encoding state machine r\.state[0:5] (in view: gaisler.dcom(struct))
original code -> new code
   000001 -> 000000
   000010 -> 000011
   000100 -> 000101
   001000 -> 001001
   010000 -> 010001
   100000 -> 100001
Encoding state machine r\.p_0\.state[0:2] (in view: grlib.apbctrlx(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r\.txstate[0:3] (in view: gaisler.apbuart(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":560:4:560:5|There are no possible illegal states for state machine r\.txstate[0:3] (in view: gaisler.apbuart(rtl)); safe FSM implementation is not required.
Encoding state machine r\.rxstate[0:4] (in view: gaisler.apbuart(rtl))
original code -> new code
   00001 -> 00000
   00010 -> 00011
   00100 -> 00101
   01000 -> 01001
   10000 -> 10001
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.newaddr[3] (in view: gaisler.irqmp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.newaddr[4] (in view: gaisler.irqmp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.newaddr[5] (in view: gaisler.irqmp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.newaddr[6] (in view: gaisler.irqmp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.newaddr[7] (in view: gaisler.irqmp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.newaddr[8] (in view: gaisler.irqmp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.newaddr[9] (in view: gaisler.irqmp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.newaddr[10] (in view: gaisler.irqmp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.newaddr[11] (in view: gaisler.irqmp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.newaddr[12] (in view: gaisler.irqmp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.newaddr[13] (in view: gaisler.irqmp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.newaddr[14] (in view: gaisler.irqmp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.newaddr[15] (in view: gaisler.irqmp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.newaddr[16] (in view: gaisler.irqmp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.newaddr[17] (in view: gaisler.irqmp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.newaddr[18] (in view: gaisler.irqmp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.newaddr[19] (in view: gaisler.irqmp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.newaddr[20] (in view: gaisler.irqmp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.newaddr[21] (in view: gaisler.irqmp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.newaddr[22] (in view: gaisler.irqmp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.newaddr[23] (in view: gaisler.irqmp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.newaddr[24] (in view: gaisler.irqmp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.newaddr[25] (in view: gaisler.irqmp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.newaddr[26] (in view: gaisler.irqmp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.newaddr[27] (in view: gaisler.irqmp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.newaddr[28] (in view: gaisler.irqmp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.newaddr[29] (in view: gaisler.irqmp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.newaddr[30] (in view: gaisler.irqmp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.newaddr[31] (in view: gaisler.irqmp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":344:4:344:5|Removing sequential instance r\.p_0\.haddr[0] (in view: grlib.apbctrlx(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":344:4:344:5|Removing sequential instance r\.p_0\.haddr[1] (in view: grlib.apbctrlx(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 213MB peak: 261MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 97MB peak: 261MB)

Process took 0h:00m:12s realtime, 0h:00m:12s cputime
# Tue Feb 06 22:24:28 2018

###########################################################]
Map & Optimize Report

# Tue Feb 06 22:24:28 2018

Synopsys Microsemi Technology Mapper, Version mapact, Build 1920R, Built Nov 17 2016 09:40:34
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 162MB peak: 162MB)

@N: MO111 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":131:4:131:6|Tristate driver led_1 (in view: work.leon3mp(rtl)) on net led[5] (in view: work.leon3mp(rtl)) has its enable tied to GND.
@N: MO111 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":507:12:507:23|Tristate driver gpioi_tri31 (in view: work.leon3mp(rtl)) on net gpioi_tri31 (in view: work.leon3mp(rtl)) has its enable tied to GND.
@N: MO111 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":507:12:507:23|Tristate driver gpioi_tri30 (in view: work.leon3mp(rtl)) on net gpioi_tri30 (in view: work.leon3mp(rtl)) has its enable tied to GND.
@N: MO111 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":507:12:507:23|Tristate driver gpioi_tri29 (in view: work.leon3mp(rtl)) on net gpioi_tri29 (in view: work.leon3mp(rtl)) has its enable tied to GND.
@N: MO111 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":507:12:507:23|Tristate driver gpioi_tri28 (in view: work.leon3mp(rtl)) on net gpioi_tri28 (in view: work.leon3mp(rtl)) has its enable tied to GND.
@N: MO111 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":507:12:507:23|Tristate driver gpioi_tri27 (in view: work.leon3mp(rtl)) on net gpioi_tri27 (in view: work.leon3mp(rtl)) has its enable tied to GND.
@N: MO111 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":507:12:507:23|Tristate driver gpioi_tri26 (in view: work.leon3mp(rtl)) on net gpioi_tri26 (in view: work.leon3mp(rtl)) has its enable tied to GND.
@N: MO111 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":507:12:507:23|Tristate driver gpioi_tri25 (in view: work.leon3mp(rtl)) on net gpioi_tri25 (in view: work.leon3mp(rtl)) has its enable tied to GND.
@N: MO111 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":507:12:507:23|Tristate driver gpioi_tri24 (in view: work.leon3mp(rtl)) on net gpioi_tri24 (in view: work.leon3mp(rtl)) has its enable tied to GND.
@N: MO111 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":507:12:507:23|Tristate driver gpioi_tri23 (in view: work.leon3mp(rtl)) on net gpioi_tri23 (in view: work.leon3mp(rtl)) has its enable tied to GND.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":431:4:431:5|Removing sequential instance a0.r_chkp\.hcache (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":431:4:431:5|Removing sequential instance a0.r\.hcache (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":412:4:412:5|Removing sequential instance a0.rin_chkp\.hcache (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r_chkp\.cmiss (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r\.cmiss (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance dcache0.c_chkp\.cmiss (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r_chkp\.valid (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r\.valid (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance dcache0.c_chkp\.valid (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r_chkp\.bmexc (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r_chkp\.vaddr[31:0] (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r_chkp\.diag_op (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r_chkp\.hit (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r\.bmexc (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r\.vaddr[31:0] (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r\.diag_op (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r\.hit (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance dcache0.c_chkp\.bmexc (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance dcache0.c_chkp\.vaddr[31:0] (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance dcache0.c_chkp\.diag_op (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r_chkp\.ilramen (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance dcache0.c_chkp\.hit (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r\.ilramen (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r_chkp\.dsuset[0] (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r_chkp\.wb\.lock2 (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r_chkp\.su (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r_chkp\.dlock (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r\.dsuset[0] (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance dcache0.c_chkp\.ilramen (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r\.wb\.lock2 (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r\.su (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r\.dlock (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r_chkp\.trans_op (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r_chkp\.lrr (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r_chkp\.lock (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r_chkp\.flush_op (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance dcache0.c_chkp\.dsuset[0] (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r\.trans_op (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r\.lrr (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r\.lock (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r\.flush_op (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance dcache0.c_chkp\.wb\.lock2 (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance dcache0.c_chkp\.su (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance dcache0.c_chkp\.dlock (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance dcache0.c_chkp\.trans_op (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance dcache0.c_chkp\.lrr (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance dcache0.c_chkp\.lock (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance dcache0.c_chkp\.flush_op (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r_chkp\.mmctrl1\.ctxp[29:0] (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r_chkp\.mmctrl1\.ctx[7:0] (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r_chkp\.mmctrl1\.pagesize[1:0] (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r_chkp\.mmctrl1\.bar[1:0] (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r_chkp\.mmctrl1\.tlbdis (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r_chkp\.mmctrl1\.pso (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r_chkp\.mmctrl1\.nf (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r\.mmctrl1\.ctxp[29:0] (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r\.mmctrl1\.ctx[7:0] (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r\.mmctrl1\.pagesize[1:0] (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r\.mmctrl1\.bar[1:0] (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r\.mmctrl1\.tlbdis (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r\.mmctrl1\.pso (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance dcache0.r\.mmctrl1\.nf (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":804:4:804:5|Removing sequential instance icache0.r_chkp\.vaddress[31:2] (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":804:4:804:5|Removing sequential instance icache0.r\.vaddress[31:2] (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":723:4:723:5|Removing sequential instance icache0.c_chkp\.vaddress[31:2] (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":804:4:804:5|Removing sequential instance icache0.r_chkp\.cmiss (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":804:4:804:5|Removing sequential instance icache0.r\.cmiss (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":804:4:804:5|Removing sequential instance icache0.r_chkp\.trans_op (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":804:4:804:5|Removing sequential instance icache0.r_chkp\.lrr (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":804:4:804:5|Removing sequential instance icache0.r_chkp\.lock (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":723:4:723:5|Removing sequential instance icache0.c_chkp\.cmiss (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":804:4:804:5|Removing sequential instance icache0.r\.trans_op (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":804:4:804:5|Removing sequential instance icache0.r\.lrr (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":804:4:804:5|Removing sequential instance icache0.r\.lock (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":723:4:723:5|Removing sequential instance icache0.c_chkp\.trans_op (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":723:4:723:5|Removing sequential instance icache0.c_chkp\.lrr (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":723:4:723:5|Removing sequential instance icache0.c_chkp\.lock (in view: gaisler.mmu_cache(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.r_chkp\.wb\.asi[3:0] (in view: work.leon3mp(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.r\.wb\.asi[3:0] (in view: work.leon3mp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.wb\.asi[3:0] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.r_chkp\.asi[4:0] (in view: work.leon3mp(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.r\.asi[4:0] (in view: work.leon3mp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.asi[4:0] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":804:4:804:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.icache0.r_chkp\.su (in view: work.leon3mp(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":804:4:804:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.icache0.r\.su (in view: work.leon3mp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":723:4:723:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.icache0.c_chkp\.su (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Removing sequential instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.w.s.ef because it is equivalent to instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.w.s.ec. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Removing sequential instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.w.s.ec because it is equivalent to instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.divstart. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Removing sequential instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.x.ctrl.itovr because it is equivalent to instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.d.rexen. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Removing sequential instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r_chkp.x.ctrl.itovr because it is equivalent to instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r_chkp.d.rexen. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Removing sequential instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r_chkp.w.s.ef because it is equivalent to instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r_chkp.w.s.ec. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Removing sequential instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r_chkp.w.s.ec because it is equivalent to instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r_chkp.a.divstart. To keep the instance, apply constraint syn_preserve=1 on the instance.
@A: BN291 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Boundary register r_chkp\.w\.s\.ec (in view: gaisler.iu3(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Boundary register r_chkp\.w\.s\.ef (in view: gaisler.iu3(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Boundary register r_chkp\.x\.ctrl\.itovr (in view: gaisler.iu3(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: BN132 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Removing sequential instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.mulstart because it is equivalent to instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.divstart. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Removing sequential instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r_chkp.d.rexen because it is equivalent to instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r_chkp.a.decill. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Removing sequential instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r_chkp.a.mulstart because it is equivalent to instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r_chkp.a.divstart. To keep the instance, apply constraint syn_preserve=1 on the instance.
@A: BN291 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Boundary register r_chkp\.a\.mulstart (in view: gaisler.iu3(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Boundary register r_chkp\.d\.rexen (in view: gaisler.iu3(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: BN132 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Removing sequential instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.decill because it is equivalent to instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.d.rexen. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Removing sequential instance r\.m\.dci\.write (in view: gaisler.iu3(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@A: BN291 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Boundary register r\.m\.dci\.write (in view: gaisler.iu3(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.dci\.write (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Removing sequential instance r\.w\.s\.asr18[31:0] (in view: gaisler.iu3(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@A: BN291 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Boundary register r\.w\.s\.asr18[31:0] (in view: gaisler.iu3(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.s\.asr18[31:0] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Removing sequential instance r_chkp\.w\.s\.asr18[31:0] (in view: gaisler.iu3(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@A: BN291 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Boundary register r_chkp\.w\.s\.asr18[31:0] (in view: gaisler.iu3(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Removing sequential instance r_chkp\.m\.dci\.write (in view: gaisler.iu3(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@A: BN291 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Boundary register r_chkp\.m\.dci\.write (in view: gaisler.iu3(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.clkcount[2:0] (in view: gaisler.irqmp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.forceerr[0] (in view: gaisler.irqmp(rtl)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.newaddr[31:2] (in view: gaisler.irqmp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.setaddr[0] (in view: gaisler.irqmp(rtl)) of type view:PrimLib.sdffrse(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.r\.mmctrl1\.e (in view: work.leon3mp(rtl)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.r\.reqst (in view: work.leon3mp(rtl)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.r\.cctrl\.ics[1:0] (in view: work.leon3mp(rtl)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.r_chkp\.reqst (in view: work.leon3mp(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@A: BN291 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Boundary register l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.r_chkp\.reqst (in view: work.leon3mp(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.r_chkp\.cctrl\.ics[1:0] (in view: work.leon3mp(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@A: BN291 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Boundary register l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.r_chkp\.cctrl\.ics[1:0] (in view: work.leon3mp(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":412:4:412:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.a0.rin_chkp\.retry (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":431:4:431:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.a0.r\.retry (in view: work.leon3mp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":431:4:431:5|Boundary register l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.a0.r\.retry (in view: work.leon3mp(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":431:4:431:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.a0.r_chkp\.retry (in view: work.leon3mp(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@A: BN291 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":431:4:431:5|Boundary register l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.a0.r_chkp\.retry (in view: work.leon3mp(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.r_chkp\.mmctrl1\.e (in view: work.leon3mp(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@A: BN291 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Boundary register l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.r_chkp\.mmctrl1\.e (in view: work.leon3mp(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 143MB peak: 175MB)

@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":344:4:344:5|Removing sequential instance apb0.apbx.r\.p_0\.haddr[0] (in view: work.leon3mp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":344:4:344:5|Removing sequential instance apb0.apbx.r\.p_0\.haddr[1] (in view: work.leon3mp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
Encoding state machine apb0.apbx.r\.p_0\.state[0:2] (in view: work.leon3mp(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[15] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[16] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[17] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[18] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[19] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[20] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[21] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[22] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[23] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[25] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[26] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[27] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[28] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[29] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[30] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[31] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[29] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[27] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[26] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[25] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[23] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[22] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[21] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[20] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[19] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[18] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[0] is reduced to a combinational gate by constant propagation.
@W: MO160 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\ahbram.vhd":259:4:259:5|Register bit ocram\.ahbram0.r\.size[2] (in view view:work.leon3mp(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

 Ram Decomposition Statistics for l3\.cpu\.0\.u0.leon3x0.vhdl\.tbmem_gen\.tbmem_1p\.tbmem0.mem32\.1\.ram0.nopar\.nos64\.x0.inf\.x0.memarr[31:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM l3\.cpu\.0\.u0.leon3x0.vhdl\.tbmem_gen\.tbmem_1p\.tbmem0.mem32\.1\.ram0.nopar\.nos64\.x0.inf\.x0.memarr_tile[17:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM l3\.cpu\.0\.u0.leon3x0.vhdl\.tbmem_gen\.tbmem_1p\.tbmem0.mem32\.1\.ram0.nopar\.nos64\.x0.inf\.x0.memarr_tile_0[17:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.

 Ram Decomposition Statistics for l3\.cpu\.0\.u0.leon3x0.vhdl\.tbmem_gen\.tbmem_1p\.tbmem0.mem32\.1\.ram0.nopar\.nos64\.x1.inf\.x0.memarr[31:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM l3\.cpu\.0\.u0.leon3x0.vhdl\.tbmem_gen\.tbmem_1p\.tbmem0.mem32\.1\.ram0.nopar\.nos64\.x1.inf\.x0.memarr_tile[17:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM l3\.cpu\.0\.u0.leon3x0.vhdl\.tbmem_gen\.tbmem_1p\.tbmem0.mem32\.1\.ram0.nopar\.nos64\.x1.inf\.x0.memarr_tile_0[17:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.

 Ram Decomposition Statistics for l3\.cpu\.0\.u0.leon3x0.vhdl\.tbmem_gen\.tbmem_1p\.tbmem0.mem32\.0\.ram0.nopar\.nos64\.x0.inf\.x0.memarr[31:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM l3\.cpu\.0\.u0.leon3x0.vhdl\.tbmem_gen\.tbmem_1p\.tbmem0.mem32\.0\.ram0.nopar\.nos64\.x0.inf\.x0.memarr_tile[17:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM l3\.cpu\.0\.u0.leon3x0.vhdl\.tbmem_gen\.tbmem_1p\.tbmem0.mem32\.0\.ram0.nopar\.nos64\.x0.inf\.x0.memarr_tile_0[17:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.

 Ram Decomposition Statistics for l3\.cpu\.0\.u0.leon3x0.vhdl\.tbmem_gen\.tbmem_1p\.tbmem0.mem32\.0\.ram0.nopar\.nos64\.x1.inf\.x0.memarr[31:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM l3\.cpu\.0\.u0.leon3x0.vhdl\.tbmem_gen\.tbmem_1p\.tbmem0.mem32\.0\.ram0.nopar\.nos64\.x1.inf\.x0.memarr_tile[17:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM l3\.cpu\.0\.u0.leon3x0.vhdl\.tbmem_gen\.tbmem_1p\.tbmem0.mem32\.0\.ram0.nopar\.nos64\.x1.inf\.x0.memarr_tile_0[17:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.

 Ram Decomposition Statistics for ocram\.ahbram0.aram.nosbw\.rx\.1\.x0.inf\.x0.memarr[7:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.1\.x0.inf\.x0.memarr_tile[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.1\.x0.inf\.x0.memarr_tile_0[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.1\.x0.inf\.x0.memarr_tile_1[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.1\.x0.inf\.x0.memarr_tile_2[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.1\.x0.inf\.x0.memarr_tile_3[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.1\.x0.inf\.x0.memarr_tile_4[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.1\.x0.inf\.x0.memarr_tile_5[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.1\.x0.inf\.x0.memarr_tile_6[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.

 Ram Decomposition Statistics for ocram\.ahbram0.aram.nosbw\.rx\.0\.x0.inf\.x0.memarr[7:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.0\.x0.inf\.x0.memarr_tile[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.0\.x0.inf\.x0.memarr_tile_0[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.0\.x0.inf\.x0.memarr_tile_1[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.0\.x0.inf\.x0.memarr_tile_2[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.0\.x0.inf\.x0.memarr_tile_3[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.0\.x0.inf\.x0.memarr_tile_4[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.0\.x0.inf\.x0.memarr_tile_5[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.0\.x0.inf\.x0.memarr_tile_6[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.

 Ram Decomposition Statistics for ocram\.ahbram0.aram.nosbw\.rx\.3\.x0.inf\.x0.memarr[7:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.3\.x0.inf\.x0.memarr_tile[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.3\.x0.inf\.x0.memarr_tile_0[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.3\.x0.inf\.x0.memarr_tile_1[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.3\.x0.inf\.x0.memarr_tile_2[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.3\.x0.inf\.x0.memarr_tile_3[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.3\.x0.inf\.x0.memarr_tile_4[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.3\.x0.inf\.x0.memarr_tile_5[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.3\.x0.inf\.x0.memarr_tile_6[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.

 Ram Decomposition Statistics for ocram\.ahbram0.aram.nosbw\.rx\.2\.x0.inf\.x0.memarr[7:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.2\.x0.inf\.x0.memarr_tile[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.2\.x0.inf\.x0.memarr_tile_0[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.2\.x0.inf\.x0.memarr_tile_1[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.2\.x0.inf\.x0.memarr_tile_2[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.2\.x0.inf\.x0.memarr_tile_3[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.2\.x0.inf\.x0.memarr_tile_4[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.2\.x0.inf\.x0.memarr_tile_5[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.2\.x0.inf\.x0.memarr_tile_6[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.xaddress[31] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.xaddress[30] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.xaddress[29] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.xaddress[28] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.xaddress[27] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.xaddress[26] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.xaddress[25] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.xaddress[24] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.xaddress[23] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.xaddress[22] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.xaddress[21] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.xaddress[20] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.xaddress[19] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.xaddress[18] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.xaddress[17] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.xaddress[16] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.xaddress[15] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.xaddress[14] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.xaddress[13] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.xaddress[12] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.xaddress[11] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.xaddress[10] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.xaddress[9] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.xaddress[8] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.xaddress[7] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.xaddress[6] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.xaddress[5] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.xaddress[4] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.xaddress[3] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.xaddress[2] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.xaddress[1] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.xaddress[0] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.dstate[4] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1568:4:1568:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.c_chkp\.dstate[6] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.r\.dstate[4] (in view: work.leon3mp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Boundary register l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.r\.dstate[4] (in view: work.leon3mp(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.r\.dstate[6] (in view: work.leon3mp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Boundary register l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.r\.dstate[6] (in view: work.leon3mp(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":412:4:412:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.a0.rin_chkp\.bo[1] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":412:4:412:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.a0.rin_chkp\.bo[0] (in view: work.leon3mp(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.r_chkp\.dstate[4] (in view: work.leon3mp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Boundary register l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.r_chkp\.dstate[4] (in view: work.leon3mp(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.r_chkp\.dstate[6] (in view: work.leon3mp(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1687:6:1687:7|Boundary register l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.r_chkp\.dstate[6] (in view: work.leon3mp(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MF238 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\stdlib\stdlib.vhd":309:28:309:42|Found 30-bit incrementor, 'un4_fe_npc_2[29:0]'
@N: MF238 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\stdlib\stdlib.vhd":309:28:309:42|Found 30-bit incrementor, 'un4_fe_npc_0[29:0]'
@N: MF238 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\stdlib\stdlib.vhd":309:28:309:42|Found 30-bit incrementor, 'un4_fe_npc_1[29:0]'
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF179 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\stdlib\stdlib.vhd":402:9:402:30|Found 4 by 4 bit less-than operator ('<') comb\.irq_trap\.op_gt\.un2_irl (in view: gaisler.iu3(rtl))
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.dci\.asi[7] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.dci\.asi[6] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.dci\.asi[5] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.pc[31] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.pc[30] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.pc[29] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.pc[28] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.pc[27] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.pc[26] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.pc[25] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.pc[24] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.pc[23] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.pc[22] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.pc[21] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.pc[20] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.pc[19] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.pc[18] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.pc[17] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.pc[16] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.pc[15] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.pc[14] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.pc[13] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.pc[12] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.pc[11] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.pc[10] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.pc[9] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.pc[8] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.pc[7] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.pc[6] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.pc[5] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.pc[4] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.pc[3] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.pc[2] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.rfa2[7] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.rfa2[6] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.rfa2[5] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.rfa2[4] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.rfa2[3] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.rfa2[2] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.rfa2[1] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.rfa2[0] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.rfa1[7] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.rfa1[6] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.rfa1[5] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.rfa1[4] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.rfa1[3] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.rfa1[2] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.rfa1[1] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.rfa1[0] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.rd[7] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.rd[6] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.rd[5] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.rd[4] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.rd[3] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.rd[2] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.rd[1] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.rd[0] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.y[31] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.y[30] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.y[29] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.y[28] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.y[27] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.y[26] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.y[25] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.y[24] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.y[23] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.y[22] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.y[21] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.y[20] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.y[19] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.y[18] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.y[17] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.y[16] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.y[15] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.y[14] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.y[13] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.y[12] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.y[11] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.y[10] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.y[9] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.y[8] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.y[7] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.y[6] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.y[5] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.y[4] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.y[3] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.y[2] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.y[1] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.y[0] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.e\.aluop[2] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.e\.aluop[1] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.e\.aluop[0] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.rsel1[2] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.rsel1[1] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.rsel1[0] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.rsel2[2] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.rsel2[1] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.rsel2[0] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.result[31] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.result[30] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.result[29] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.result[28] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.result[27] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.result[26] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.result[25] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.result[24] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.result[23] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.result[22] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.result[21] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.result[20] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.result[19] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.result[18] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.result[17] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.result[16] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.result[15] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.result[14] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.result[13] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.result[12] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.result[11] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.result[10] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.result[9] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.result[8] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.result[7] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.result[6] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.result[5] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.result[4] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.result[3] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.result[2] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.result[1] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.result[0] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.result[31] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.result[30] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.result[29] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.result[28] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.result[27] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.result[26] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.result[25] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.result[24] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.result[23] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.result[22] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.result[21] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.result[20] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.result[19] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.result[18] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.result[17] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.result[16] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.result[15] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.result[14] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.result[13] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.result[12] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.result[11] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.result[10] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.result[9] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.result[8] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.result[7] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.result[6] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.result[5] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.result[4] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.result[3] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.result[2] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.result[1] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.result[0] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.s\.wim[7] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.s\.wim[6] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.s\.wim[5] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.s\.wim[4] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.s\.wim[3] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.s\.wim[2] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.s\.wim[1] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.s\.wim[0] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.icc[3] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.icc[2] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.icc[1] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.icc[0] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.s\.cwp[2] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.s\.cwp[1] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.s\.cwp[0] (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Removing sequential instance r\.m\.dci\.asi[7] (in view: gaisler.iu3(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Boundary register r\.m\.dci\.asi[7] (in view: gaisler.iu3(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Removing sequential instance r\.m\.dci\.asi[6] (in view: gaisler.iu3(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Boundary register r\.m\.dci\.asi[6] (in view: gaisler.iu3(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Removing sequential instance r\.m\.dci\.asi[5] (in view: gaisler.iu3(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Boundary register r\.m\.dci\.asi[5] (in view: gaisler.iu3(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Removing sequential instance r_chkp\.m\.dci\.asi[7] (in view: gaisler.iu3(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Boundary register r_chkp\.m\.dci\.asi[7] (in view: gaisler.iu3(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Removing sequential instance r_chkp\.m\.dci\.asi[6] (in view: gaisler.iu3(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Boundary register r_chkp\.m\.dci\.asi[6] (in view: gaisler.iu3(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Removing sequential instance r_chkp\.m\.dci\.asi[5] (in view: gaisler.iu3(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Boundary register r_chkp\.m\.dci\.asi[5] (in view: gaisler.iu3(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.dci\.enaddr (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.x\.ctrl\.trap (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.d\.pv (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.d\.annul (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.f\.branch (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.wunf (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.wovf (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.nobp (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.wy (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.wreg (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.wicc (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.rett (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.bp (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.s\.et (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.e\.ctrl\.wreg (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.e\.ctrl\.wicc (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.d\.pcheld (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.jmpl (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.pv (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.ctrl\.annul (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.s\.s (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.w\.s\.ps (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.x\.ctrl\.wicc (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.ctrl\.wreg (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.ctrl\.wicc (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.x\.ctrl\.annul (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.ctrl\.annul (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.e\.ctrl\.annul (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.x\.annul_all (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.e\.ymsb (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.rfe1 (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.a\.rfe2 (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.m\.nalign (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.e\.bp (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance dsuin_chkp\.tov (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.e\.aluadd (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.e\.mulstep (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4583:4:4583:5|Removing sequential instance rin_chkp\.x\.mexc (in view: gaisler.iu3(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
Encoding state machine CS[0:2] (in view: work.chk_control(beh))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine CS[0:4] (in view: work.chk_regfile(beh))
original code -> new code
   00001 -> 00000
   00010 -> 00011
   00100 -> 00101
   01000 -> 01001
   10000 -> 10001
@N: MO230 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\stack.vhd":54:1:54:2|Found up-down counter in view:work.stack(behavioral) instance stack_ptr[31:0]  
Encoding state machine r\.state[0:3] (in view: work.trctrl(behaviour))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\trctrl.vhd":86:6:86:7|There are no possible illegal states for state machine r\.state[0:3] (in view: work.trctrl(behaviour)); safe FSM implementation is not required.

 Ram Decomposition Statistics for memarr[31:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":352:9:352:14|RAM memarr_tile[17:0] (in view: techmap.generic_regfile_4p(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":352:9:352:14|RAM memarr_tile_0[17:0] (in view: techmap.generic_regfile_4p(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.

 Ram Decomposition Statistics for memarr_1[31:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":352:9:352:14|RAM memarr_1_tile[17:0] (in view: techmap.generic_regfile_4p(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":352:9:352:14|RAM memarr_1_tile_0[17:0] (in view: techmap.generic_regfile_4p(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.

 Ram Decomposition Statistics for memarr_2[31:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":352:9:352:14|RAM memarr_2_tile[17:0] (in view: techmap.generic_regfile_4p(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":352:9:352:14|RAM memarr_2_tile_0[17:0] (in view: techmap.generic_regfile_4p(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":1031:4:1031:5|Sequential instance l3.dsugen.dsu0.x0.r.dsuen[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":1031:4:1031:5|Sequential instance l3.dsugen.dsu0.x0.r.dsuen[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":1031:4:1031:5|Sequential instance l3.dsugen.dsu0.x0.r.dsuen[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":1031:4:1031:5|Sequential instance l3.dsugen.dsu0.x0.r.en[0] is reduced to a combinational gate by constant propagation.

 Ram Decomposition Statistics for tb0\.mem0.mem32\.1\.ram0.nopar\.nos64\.x0.inf\.x0.memarr[31:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM tb0\.mem0.mem32\.1\.ram0.nopar\.nos64\.x0.inf\.x0.memarr_tile[17:0] (in view: gaisler.dsu3x(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM tb0\.mem0.mem32\.1\.ram0.nopar\.nos64\.x0.inf\.x0.memarr_tile_0[17:0] (in view: gaisler.dsu3x(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.

 Ram Decomposition Statistics for tb0\.mem0.mem32\.1\.ram0.nopar\.nos64\.x1.inf\.x0.memarr[31:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM tb0\.mem0.mem32\.1\.ram0.nopar\.nos64\.x1.inf\.x0.memarr_tile[17:0] (in view: gaisler.dsu3x(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM tb0\.mem0.mem32\.1\.ram0.nopar\.nos64\.x1.inf\.x0.memarr_tile_0[17:0] (in view: gaisler.dsu3x(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.

 Ram Decomposition Statistics for tb0\.mem0.mem32\.0\.ram0.nopar\.nos64\.x0.inf\.x0.memarr[31:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM tb0\.mem0.mem32\.0\.ram0.nopar\.nos64\.x0.inf\.x0.memarr_tile[17:0] (in view: gaisler.dsu3x(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM tb0\.mem0.mem32\.0\.ram0.nopar\.nos64\.x0.inf\.x0.memarr_tile_0[17:0] (in view: gaisler.dsu3x(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.

 Ram Decomposition Statistics for tb0\.mem0.mem32\.0\.ram0.nopar\.nos64\.x1.inf\.x0.memarr[31:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM tb0\.mem0.mem32\.0\.ram0.nopar\.nos64\.x1.inf\.x0.memarr_tile[17:0] (in view: gaisler.dsu3x(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM tb0\.mem0.mem32\.0\.ram0.nopar\.nos64\.x1.inf\.x0.memarr_tile_0[17:0] (in view: gaisler.dsu3x(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine r\.rxstate[0:3] (in view: gaisler.dcom_uart(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom_uart.vhd":335:4:335:5|There are no possible illegal states for state machine r\.rxstate[0:3] (in view: gaisler.dcom_uart(rtl)); safe FSM implementation is not required.
@N: MF179 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\stdlib\stdlib.vhd":402:9:402:30|Found 14 by 14 bit less-than operator ('<') uartop\.op_gt\.v\.brate2 (in view: gaisler.dcom_uart(rtl))
Encoding state machine r\.state[0:5] (in view: gaisler.dcom(struct))
original code -> new code
   000001 -> 000000
   000010 -> 000011
   000100 -> 000101
   001000 -> 001001
   010000 -> 010001
   100000 -> 100001
@N: MF239 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\stdlib\stdlib.vhd":355:28:355:42|Found 6-bit decrementor, 'comb\.newlen_1[5:0]'
@N: MF238 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\stdlib\stdlib.vhd":309:28:309:42|Found 30-bit incrementor, 'un5_newaddr[29:0]'
@N: MO106 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\ahbrom.vhd":89:4:89:7|Found ROM .delname. (in view: work.ahbrom(rtl)) with 73 words by 32 bits.
@N: MO231 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":560:4:560:5|Found counter in view:gaisler.apbuart(rtl) instance r\.irqcnt[5:0] 
Encoding state machine r\.txstate[0:3] (in view: gaisler.apbuart(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":560:4:560:5|There are no possible illegal states for state machine r\.txstate[0:3] (in view: gaisler.apbuart(rtl)); safe FSM implementation is not required.
Encoding state machine r\.rxstate[0:4] (in view: gaisler.apbuart(rtl))
original code -> new code
   00001 -> 00000
   00010 -> 00011
   00100 -> 00101
   01000 -> 01001
   10000 -> 10001
@N: MF239 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\stdlib\stdlib.vhd":355:28:355:42|Found 12-bit decrementor, 'uartop\.scaler_1[11:0]'
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":560:4:560:5|Sequential instance ua1.uart1.r.ctsn[0] is reduced to a combinational gate by constant propagation.
@N: MF239 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\stdlib\stdlib.vhd":355:28:355:42|Found 9-bit decrementor, 'scaler_1[8:0]'
@N: MF239 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\stdlib\stdlib.vhd":355:28:355:42|Found 32-bit decrementor, 'v\.timers_2\.value[31:0]'
@N: MF794 |RAM memarr_2[31:0] required 4 registers during mapping 
@N: MF794 |RAM memarr[31:0] required 2 registers during mapping 
@N: MF794 |RAM tb0\.mem0.mem32\.0\.ram0.nopar\.nos64\.x1.inf\.x0.memarr[31:0] required 16 registers during mapping 
@N: MF794 |RAM ocram\.ahbram0.aram.nosbw\.rx\.2\.x0.inf\.x0.memarr[7:0] required 32 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 173MB peak: 175MB)

Auto Dissolve of l3\.cpu\.0\.u0.leon3x0.vhdl\.chkregfile0 (inst of view:work.chk_regfile(beh))

Finished factoring (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:46s; Memory used current: 230MB peak: 231MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:48s; CPU Time elapsed 0h:00m:48s; Memory used current: 231MB peak: 244MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:01m:11s; CPU Time elapsed 0h:01m:10s; Memory used current: 228MB peak: 276MB)


Starting Early Timing Optimization (Real Time elapsed 0h:01m:15s; CPU Time elapsed 0h:01m:14s; Memory used current: 235MB peak: 276MB)


Finished Early Timing Optimization (Real Time elapsed 0h:01m:44s; CPU Time elapsed 0h:01m:43s; Memory used current: 240MB peak: 276MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:01m:46s; CPU Time elapsed 0h:01m:45s; Memory used current: 234MB peak: 276MB)

@N: MF794 |RAM memarr_2[31:0] required 4 registers during mapping 
@N: MF794 |RAM memarr[31:0] required 2 registers during mapping 
@N: MF794 |RAM tb0\.mem0.mem32\.0\.ram0.nopar\.nos64\.x1.inf\.x0.memarr[31:0] required 16 registers during mapping 
@N: MF794 |RAM ocram\.ahbram0.aram.nosbw\.rx\.2\.x0.inf\.x0.memarr[7:0] required 32 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:01m:49s; CPU Time elapsed 0h:01m:48s; Memory used current: 231MB peak: 276MB)


Finished technology mapping (Real Time elapsed 0h:01m:57s; CPU Time elapsed 0h:01m:56s; Memory used current: 258MB peak: 301MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                                                      Fanout, notes                  
---------------------------------------------------------------------------------------------------------------
ahb0.r.hmaster[0] / Q                                                           50                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.irqo.intack / Y                                  30                             
l3.dsugen.dsu0.x0.r.slv.haddr[2] / Q                                            43                             
apb0.apbx.r.p_0.haddr[2] / Q                                                    68                             
apb0.apbx.r.p_0.haddr[3] / Q                                                    26                             
apb0.apbx.r.p_0.haddr[4] / Q                                                    32                             
apb0.apbx.r.p_0.haddr[5] / Q                                                    26                             
apb0.apbx.r.p_0.pwdata[3] / Q                                                   26                             
apb0.apbx.r.p_0.pwdata[4] / Q                                                   26                             
apb0.apbx.r.p_0.pwdata[5] / Q                                                   25                             
ocram.ahbram0.haddr_1[0] / Y                                                    64                             
ocram.ahbram0.haddr_1[1] / Y                                                    64                             
ocram.ahbram0.haddr_1[2] / Y                                                    64                             
ocram.ahbram0.haddr_1[3] / Y                                                    64                             
ocram.ahbram0.haddr_1[4] / Y                                                    64                             
ocram.ahbram0.haddr_1[5] / Y                                                    64                             
ocram.ahbram0.haddr_1[6] / Y                                                    64                             
ocram.ahbram0.haddr_1[7] / Y                                                    64                             
ocram.ahbram0.haddr_1[8] / Y                                                    64                             
ocram.ahbram0.aram.nosbw.rx.0.x0.inf.x0.ra[9] / Q                               128                            
ocram.ahbram0.aram.nosbw.rx.0.x0.inf.x0.ra[10] / Q                              64                             
ocram.ahbram0.aram.nosbw.rx.0.x0.inf.x0.ra[11] / Q                              32                             
l3.cpu.0.u0.leon3x0.rst / Q                                                     81                             
l3.cpu.0.u0.leon3x0.vhdl.p0.holdn / Y                                           25                             
l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.a0.comb.nbo_5_iv[0] / Y                       39                             
l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.icache0.ictrl.v.valid_04 / Y                  38                             
l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.icache0.v.bpmiss_1_sqmuxa_1 / Y               31                             
ahb0.r.hslave[0] / Q                                                            35                             
ahb0.r.hslave[2] / Q                                                            68                             
ahb0.r.hmasterd[0] / Q                                                          32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.v.wb.data1_1_sqmuxa_313 / Y           32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.v.wb.data1_0_sqmuxa / Y               32                             
ahb0.hready_1_iv / Y                                                            49                             
l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.dctrl.rdatav_013 / Y                  35                             
l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.un1_r.dstate_295 / Y                  32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.v.dstate_0_sqmuxa_0 / Y               66                             
l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.v.mexc_1_sqmuxa_123 / Y               33                             
l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.c.wb.addr_i_o4[10] / Y                27                             
l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.rdatasel_1_1_i_0 / Y                  33                             
l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stackrstn / Q                              2606                           
l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.N_8326_i_0_a3_0 / Y                   28                             
l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.dctrl.v.hit2_0_o2 / Y                 31                             
apb0.apbx.v.p_0.prdata_1_0_a2_0_a2_0_0_a2[31] / Y                               31                             
l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.a0.comb.un29_nbo_i_m2 / Y                     34                             
l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.v.wb.data1_1_sqmuxa_0_a2_i_o3 / Y     30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.N_8157_i_0_a2_i_o3 / Y                30                             
gpt.timer0.r.tsel[0] / Q                                                        36                             
gpt.timer0.v.timers_2.value_0_sqmuxa_0_a2 / Y                                   32                             
gpt.timer0.readdata_1_sqmuxa_0_a2 / Y                                           32                             
gpt.timer0.v.timers_2.value_2_sqmuxa / Y                                        32                             
gpt.timer0.v.timers_1.value_2_sqmuxa_i / Y                                      32                             
gpt.timer0.v.timers_1.value_1_sqmuxa_0_o2 / Y                                   33                             
gpt.timer0.v.timers_2.value_1_sqmuxa_0_o2 / Y                                   33                             
gpt.timer0.v.timers_2.value_1_sn_m1_i_o2 / Y                                    32                             
gpt.timer0.v.timers_1.value_1_sn_m1_i_o2 / Y                                    32                             
gpt.timer0.comb.1.readdata_9_sn_m3_0_a2 / Y                                     32                             
brom.addr[2] / Q                                                                68                             
brom.addr[3] / Q                                                                62                             
brom.addr[4] / Q                                                                51                             
brom.addr[5] / Q                                                                26                             
brom.addr[6] / Q                                                                32                             
brom.addr[7] / Q                                                                25                             
brom.addr[8] / Q                                                                28                             
dcomgen.dcom0.dcom_uart0.uartop.tmp / Y                                         60                             
dcomgen.dcom0.dcom0.r.state[4] / Q                                              46                             
dcomgen.dcom0.dcom0.r.state[3] / Q                                              37                             
l3.dsugen.dsu0.x0.un1_v.slv.hready35 / Y                                        33                             
l3.dsugen.dsu0.x0.un1_v.cnt3_4 / Y                                              32                             
l3.dsugen.dsu0.x0.vabufi.write_3_sqmuxa / Y                                     32                             
l3.dsugen.dsu0.x0.vabufi.write_4_sqmuxa / Y                                     32                             
l3.dsugen.dsu0.x0.vabufi.write_5_sqmuxa / Y                                     32                             
l3.dsugen.dsu0.x0.vabufi.write_6_sqmuxa / Y                                     32                             
l3.dsugen.dsu0.x0.hrdata_1_sqmuxa_0_a2 / Y                                      31                             
l3.dsugen.dsu0.x0.hrdata_10_sqmuxa_i / Y                                        32                             
l3.dsugen.dsu0.x0.hrdata_9_sqmuxa_i / Y                                         30                             
l3.dsugen.dsu0.x0.hrdata_8_sqmuxa_i / Y                                         32                             
l3.dsugen.dsu0.x0.hrdata_7_sqmuxa_i / Y                                         30                             
l3.dsugen.dsu0.x0.atact_1_i_0_o2 / Y                                            106                            
l3.dsugen.dsu0.x0.vabufi.data_1_e[32] / Y                                       28                             
l3.cpu.0.u0.leon3x0.vhdl.trctrl0.holdn_1_i_a2 / Y                               2370                           
l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_ptr[0] / Q                    49                             
l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_ptr[1] / Q                    100                            
l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_ptr[2] / Q                    170                            
l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_ptr[3] / Q                    329                            
l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_ptr[4] / Q                    922                            
l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_ptr[5] / Q                    1029                           
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un1_v.x.annul_all12_0 / Y                        30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.ctrl.inst[22] / Q                            26                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.ctrl.inst[24] / Q                            26                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.d.inst_0[21] / Q                               32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.x.rstate[0] / Q                                76                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.x.rstate[1] / Q                                34                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.rsel2[0] / Q                                 40                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.rsel2[1] / Q                                 67                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.rsel2[2] / Q                                 97                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.e.aluop[0] / Q                                 73                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.e.aluop[1] / Q                                 42                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.e.aluop[2] / Q                                 72                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.rsel1[0] / Q                                 42                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.rsel1[1] / Q                                 64                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.rsel1[2] / Q                                 88                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.x.npc[0] / Q                                   38                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.d.inst_0[19] / Q                               25                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.e.ldbp2 / Q                                    71                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.d.rexpos[1] / Q                                88                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.e.ldbp1 / Q                                    34                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.e.shleft / Q                                   64                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.d.inst_0[12] / Q                               28                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.itrace.un9_tracebuf / Y                     32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.fpstdata.un8_casaen / Y                     71                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.lock_gen.call_hold5 / Y                     38                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.un1_r.x.ctrl.ld_0_a4 / Y                    33                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.divstart_2_sqmuxa / Y                        923                            
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.d.mexc_1_sqmuxa / Y                            33                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.ex_sari_1 / Y                                    31                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.m78_0 / Y                                        32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.data_2_sqmuxa / Y                                32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.data_3_sqmuxa / Y                                32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aluresult_0_sqmuxa_0_a5_0_a3 / Y                 32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aluresult_3_sqmuxa_0_a2 / Y                      31                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.m127_0 / Y                                       31                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.m126 / Y                                         31                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.vir.addr_2_sqmuxa / Y                            30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.vir.addr_3_sqmuxa / Y                            30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.data_4_sqmuxa / Y                                32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aluresult_7_sqmuxa_0_a5 / Y                      32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aluresult_8_sqmuxa / Y                           26                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aluresult_10_sqmuxa / Y                          32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.vir.addr_4_sqmuxa / Y                            30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aluresult_12_sqmuxa / Y                          28                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.m51 / Y                                          32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.m14 / Y                                          32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.m125 / Y                                         27                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.data_4_sqmuxa_140 / Y                            30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.data_5_sqmuxa_141 / Y                            30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.misc_op.bpdata6_0_a2 / Y                    32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.edata_3_sqmuxa / Y                               32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.mresult2_2_sqmuxa / Y                            32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aluresult_1_sqmuxa / Y                           32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.vir.addr_5_sqmuxa / Y                            30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.xc_trap_address_2_sqmuxa / Y                     30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aluresult_2_sqmuxa / Y                           32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.xc_trap_address_1_sqmuxa / Y                     30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.v.w.s.tt_3_sqmuxa / Y                            28                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.dcache_gen.jump_0_a3 / Y                    32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.ex_bpmiss_1 / Y                                  66                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.ra_bpmiss_1 / Y                                  35                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.vir.addr_0_sqmuxa_281_0 / Y                      28                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.vir.addr_1_sqmuxa_283 / Y                        30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.e.invop2 / Q                                   65                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un4_fe_npcsel_2_s3 / Y                           30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un4_fe_npcsel_0_s1 / Y                           30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.v.f.pc_5_sqmuxa / Y                              30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.v.f.pc_2_sqmuxa / Y                              30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.ex_shcnt_1[1] / Y                                33                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.ex_shcnt_1[2] / Y                                35                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.ex_shcnt_1[3] / Y                                39                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.ex_shcnt_1[4] / Y                                47                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.un19_rin[169] / Y                           34                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.v.f.pc_3_sqmuxa_i / Y                            30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.v.f.pc_1_sqmuxa_i / Y                            30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.un1_ico_i_0_o3 / Y                          34                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.diagread.un574_dbgunit_0_o3 / Y             35                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un1_r.e.jmpl_i_o3 / Y                            30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.v.a.bpimiss_1_sqmuxa_i / Y                       31                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.v.x.data_0_7_sqmuxa_0_a3_i / Y                   32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.x.mexc_1_sqmuxa_i_i_a2 / Y                     33                             
resetn_pad / Y                                                                  280 : 16 asynchronous set/reset
l3.dsugen.dsu0.x0.v.timer_1_sqmuxa / Y                                          30                             
l3.dsugen.dsu0.x0.tv.tbreg1.read_1_sqmuxa_0_a2 / Y                              32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un1_r.e.ctrl.wy_13 / Y                           32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un1_r.x.ctrl.wy_10_0_a4 / Y                      32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.v.w.s.y_2_sqmuxa_0_a4 / Y                        32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.v.w.s.y_0_sqmuxa_319 / Y                         32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.v.w.s.y_1_sqmuxa / Y                             32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.v.w.s.y_3_sqmuxa / Y                             32                             
l3.dsugen.dsu0.x0.tv.tbreg1.addr_1_sqmuxa_2_i_o2 / Y                            34                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.vdi.data_0_sqmuxa / Y                            133                            
l3.dsugen.dsu0.x0.tv.tbreg2.addr_1_sqmuxa_0_a2 / Y                              30                             
l3.dsugen.dsu0.x0.tv.tbreg1.addr_1_sqmuxa_0_a2 / Y                              30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.logic_op.un1_r.e.mulstep / Y                32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.logic_op.y14 / Y                            32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.alu_op.y08 / Y                              32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.npc_gen.xc_result_sn_m3 / Y                 30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.npc_gen.xc_result_sn_m4 / Y                 32                             
ua1.uart1.v.brate_1_sqmuxa / Y                                                  27                             
apb0.apbx.v.p_0.pwdata_1_sqmuxa / Y                                             32                             
gpt.timer0.v.timers_1.reload_1_sqmuxa_0_a2 / Y                                  32                             
l3.dsugen.dsu0.x0.tv.tbreg2.read_1_sqmuxa_0_a2 / Y                              32                             
gpt.timer0.v.timers_2.reload_1_sqmuxa_0_a2 / Y                                  32                             
l3.cpu.0.u0.leon3x0.vhdl.trctrl0.v.hwdata_0_sqmuxa_0_a2 / Y                     33                             
l3.cpu.0.u0.leon3x0.vhdl.rf0.s0.inf.s0.un1_rdata2i / Y                          32                             
l3.dsugen.dsu0.x0.v.slv.hwrite_0_sqmuxa / Y                                     29                             
l3.cpu.0.u0.leon3x0.vhdl.rf0.s0.inf.s0.un1_rdata1i / Y                          32                             
l3.dsugen.dsu0.x0.comb.un113_tracen / Y                                         41                             
dcomgen.dcom0.dcom0.un1_v.data_0_sqmuxa_0 / Y                                   32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.v.f.pc_6_sqmuxa / Y                              32                             
dcomgen.dcom0.dcom0.un1_r.state_4_0_0 / Y                                       31                             
dcomgen.dcom0.dcom0.v.addr_1_0_i_m3[31] / Y                                     32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.icache0.v.bpmiss_1_sqmuxa_1_0 / Y             72                             
l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.a0.comb.un12_dreq_0_a2 / Y                    33                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.m43_e_i / Y                                      30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aop2_2_sqmuxa_0_a2 / Y                           35                             
dcomgen.dcom0.dcom_uart0.v.brate_0_sqmuxa / Y                                   25                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.un1_ico_i_0_o3_0 / Y                        34                             
===============================================================================================================

@W: FP157 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":225:2:225:8|Found instantiated global clock buffer in clock path for net clk_div.clk_divider[1]. Cannot promote clock net with multiple global clock buffers in series.
@N: FP130 |Promoting Net l3\.cpu\.0\.u0.leon3x0.chkp_pin on CLKINT  l3\.cpu\.0\.u0.leon3x0.vhdl\.chkp0.CS_inferred_clock[1] 
@N: FP130 |Promoting Net l3\.cpu\.0\.u0.leon3x0.vhdl\.chkregfile0.stackrstn on CLKINT  I_2301 
@N: FP130 |Promoting Net l3\.cpu\.0\.u0.leon3x0.tro\.recov_i_2 on CLKINT  I_2302 
@N: FP130 |Promoting Net l3\.cpu\.0\.u0.leon3x0.vhdl\.chkregfile0.stack0.stack_ptr[5] on CLKINT  I_2303 
@N: FP130 |Promoting Net l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.divstart_2_sqmuxa on CLKINT  I_2304 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:02m:03s; CPU Time elapsed 0h:02m:02s; Memory used current: 259MB peak: 301MB)

Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.un1_ico_i_0_o3_0, fanout 34 segments 2
Replicating Combinational Instance dcomgen.dcom0.dcom_uart0.v.brate_0_sqmuxa, fanout 25 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aop2_2_sqmuxa_0_a2, fanout 35 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.m43_e_i, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.a0.comb.un12_dreq_0_a2, fanout 33 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.icache0.v.bpmiss_1_sqmuxa_1_0, fanout 72 segments 3
Replicating Combinational Instance dcomgen.dcom0.dcom0.v.addr_1_0_i_m3[31], fanout 32 segments 2
Replicating Combinational Instance dcomgen.dcom0.dcom0.un1_r.state_4_0_0, fanout 31 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.v.f.pc_6_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance dcomgen.dcom0.dcom0.un1_v.data_0_sqmuxa_0, fanout 32 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.comb.un113_tracen, fanout 41 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.rf0.s0.inf.s0.un1_rdata1i, fanout 32 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.v.slv.hwrite_0_sqmuxa, fanout 29 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.rf0.s0.inf.s0.un1_rdata2i, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.trctrl0.v.hwdata_0_sqmuxa_0_a2, fanout 33 segments 2
Replicating Combinational Instance gpt.timer0.v.timers_2.reload_1_sqmuxa_0_a2, fanout 32 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.tv.tbreg2.read_1_sqmuxa_0_a2, fanout 32 segments 2
Replicating Combinational Instance gpt.timer0.v.timers_1.reload_1_sqmuxa_0_a2, fanout 32 segments 2
Replicating Combinational Instance apb0.apbx.v.p_0.pwdata_1_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance ua1.uart1.v.brate_1_sqmuxa, fanout 27 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.npc_gen.xc_result_sn_m4, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.npc_gen.xc_result_sn_m3, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.alu_op.y08, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.logic_op.y14, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.logic_op.un1_r.e.mulstep, fanout 32 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.tv.tbreg1.addr_1_sqmuxa_0_a2, fanout 30 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.tv.tbreg2.addr_1_sqmuxa_0_a2, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.vdi.data_0_sqmuxa, fanout 133 segments 6
Replicating Combinational Instance l3.dsugen.dsu0.x0.tv.tbreg1.addr_1_sqmuxa_2_i_o2, fanout 34 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.v.w.s.y_3_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.v.w.s.y_1_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.v.w.s.y_0_sqmuxa_319, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.v.w.s.y_2_sqmuxa_0_a4, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un1_r.x.ctrl.wy_10_0_a4, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un1_r.e.ctrl.wy_13, fanout 32 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.tv.tbreg1.read_1_sqmuxa_0_a2, fanout 32 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.v.timer_1_sqmuxa, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_ptr_2_sqmuxa_1, fanout 34 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_ptr_1_sqmuxa, fanout 47 segments 2
Buffering resetn_c, fanout 281 segments 12
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.x.mexc_1_sqmuxa_i_i_a2, fanout 33 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.v.x.data_0_7_sqmuxa_0_a3_i, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.v.a.bpimiss_1_sqmuxa_i, fanout 31 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un1_r.e.jmpl_i_o3, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.diagread.un574_dbgunit_0_o3, fanout 35 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.un1_ico_i_0_o3, fanout 34 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.v.f.pc_1_sqmuxa_i, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.v.f.pc_3_sqmuxa_i, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.un19_rin[169], fanout 34 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.ex_shcnt_1[4], fanout 47 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.ex_shcnt_1[3], fanout 39 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.ex_shcnt_1[2], fanout 35 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.ex_shcnt_1[1], fanout 33 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.v.f.pc_2_sqmuxa, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.v.f.pc_5_sqmuxa, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un4_fe_npcsel_0_s1, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un4_fe_npcsel_2_s3, fanout 30 segments 2
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.e.invop2, fanout 65 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.vir.addr_1_sqmuxa_283, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.vir.addr_0_sqmuxa_281_0, fanout 28 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.ra_bpmiss_1, fanout 36 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.ex_bpmiss_1, fanout 67 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.dcache_gen.jump_0_a3, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.v.w.s.tt_3_sqmuxa, fanout 28 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.xc_trap_address_1_sqmuxa, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aluresult_2_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.xc_trap_address_2_sqmuxa, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.vir.addr_5_sqmuxa, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aluresult_1_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.mresult2_2_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.edata_3_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.misc_op.bpdata6_0_a2, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.data_5_sqmuxa_141, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.data_4_sqmuxa_140, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.m125, fanout 27 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.m14, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.m51, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aluresult_12_sqmuxa, fanout 28 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.vir.addr_4_sqmuxa, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aluresult_10_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aluresult_8_sqmuxa, fanout 26 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aluresult_7_sqmuxa_0_a5, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.data_4_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.vir.addr_3_sqmuxa, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.vir.addr_2_sqmuxa, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.m126, fanout 31 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.m127_0, fanout 31 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aluresult_3_sqmuxa_0_a2, fanout 31 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aluresult_0_sqmuxa_0_a5_0_a3, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.data_3_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.data_2_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.m78_0, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.ex_sari_1, fanout 31 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.d.mexc_1_sqmuxa, fanout 33 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.un1_r.x.ctrl.ld_0_a4, fanout 34 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.lock_gen.call_hold5, fanout 38 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.fpstdata.un8_casaen, fanout 73 segments 4
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.itrace.un9_tracebuf, fanout 33 segments 2
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.d.inst_0[12], fanout 28 segments 2
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.e.shleft, fanout 64 segments 3
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.e.ldbp1, fanout 35 segments 2
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.d.rexpos[1], fanout 88 segments 4
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.e.ldbp2, fanout 75 segments 4
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.d.inst_0[19], fanout 25 segments 2
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.x.npc[0], fanout 39 segments 2
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.rsel1[2], fanout 88 segments 4
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.rsel1[1], fanout 64 segments 3
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.rsel1[0], fanout 42 segments 2
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.e.aluop[2], fanout 72 segments 3
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.e.aluop[1], fanout 42 segments 2
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.e.aluop[0], fanout 73 segments 4
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.rsel2[2], fanout 97 segments 5
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.rsel2[1], fanout 67 segments 3
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.rsel2[0], fanout 40 segments 2
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.x.rstate[1], fanout 35 segments 2
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.x.rstate[0], fanout 77 segments 4
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.d.inst_0[21], fanout 32 segments 2
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.ctrl.inst[24], fanout 26 segments 2
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.ctrl.inst[22], fanout 26 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un1_v.x.annul_all12_0, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_63_0_sqmuxa_i, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_59_0_sqmuxa_i, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_55_0_sqmuxa_i, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_51_0_sqmuxa_i, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_47_0_sqmuxa_i, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_43_0_sqmuxa_i, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_39_0_sqmuxa_i, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_35_0_sqmuxa_i, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_31_0_sqmuxa_i, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_27_0_sqmuxa_i, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_23_0_sqmuxa_i, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_19_0_sqmuxa_i, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_15_0_sqmuxa_i, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_11_0_sqmuxa_i, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_7_0_sqmuxa_i, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_3_0_sqmuxa_i, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_0_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_1_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_2_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_4_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_5_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_6_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_8_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_9_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_10_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_12_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_13_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_14_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_16_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_17_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_18_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_20_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_21_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_22_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_24_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_25_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_26_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_28_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_29_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_30_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_32_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_33_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_34_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_36_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_37_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_38_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_40_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_41_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_42_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_44_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_45_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_46_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_48_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_49_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_50_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_52_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_53_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_54_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_56_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_57_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_58_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_60_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_61_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_62_0_sqmuxa_i_0, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_ptr_2_sqmuxa, fanout 72 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_mem_0_5[31], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_mem_0_5[30], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_mem_0_5[29], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_mem_0_5[28], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_mem_0_5[27], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_mem_0_5[26], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_mem_0_5[25], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_mem_0_5[24], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_mem_0_5[23], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_mem_0_5[22], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_mem_0_5[21], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_mem_0_5[20], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_mem_0_5[19], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_mem_0_5[18], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_mem_0_5[17], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_mem_0_5[16], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_mem_0_5[15], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_mem_0_5[14], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_mem_0_5[13], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_mem_0_5[12], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_mem_0_5[11], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_mem_0_5[10], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_mem_0_5[9], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_mem_0_5[8], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_mem_0_5[7], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_mem_0_5[6], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_mem_0_5[5], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_mem_0_5[4], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_mem_0_5[3], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_mem_0_5[2], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_mem_0_5[1], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_mem_0_5[0], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_addr_0_5[7], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_addr_0_5[6], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_addr_0_5[5], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_addr_0_5[4], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_addr_0_5[3], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_addr_0_5[2], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_addr_0_5[1], fanout 64 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.PUSH.stack_addr_0_5[0], fanout 64 segments 3
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_ptr[4], fanout 922 segments 39
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_ptr[3], fanout 329 segments 14
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_ptr[2], fanout 170 segments 8
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_ptr[1], fanout 100 segments 5
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_ptr[0], fanout 49 segments 3
Replicating Combinational Instance l3.dsugen.dsu0.x0.vabufi.data_1_e[32], fanout 28 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.atact_1_i_0_o2, fanout 107 segments 5
Replicating Combinational Instance l3.dsugen.dsu0.x0.hrdata_7_sqmuxa_i, fanout 30 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.hrdata_8_sqmuxa_i, fanout 32 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.hrdata_9_sqmuxa_i, fanout 30 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.hrdata_10_sqmuxa_i, fanout 32 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.hrdata_1_sqmuxa_0_a2, fanout 32 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.vabufi.write_6_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.vabufi.write_5_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.vabufi.write_4_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.vabufi.write_3_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.un1_v.cnt3_4, fanout 32 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.un1_v.slv.hready35, fanout 33 segments 2
Replicating Sequential Instance dcomgen.dcom0.dcom0.r.state[3], fanout 37 segments 2
Replicating Sequential Instance dcomgen.dcom0.dcom0.r.state[4], fanout 47 segments 2
Replicating Combinational Instance dcomgen.dcom0.dcom_uart0.uartop.tmp, fanout 60 segments 3
Replicating Sequential Instance brom.addr[8], fanout 28 segments 2
Replicating Sequential Instance brom.addr[7], fanout 25 segments 2
Replicating Sequential Instance brom.addr[6], fanout 32 segments 2
Replicating Sequential Instance brom.addr[5], fanout 26 segments 2
Replicating Sequential Instance brom.addr[4], fanout 51 segments 3
Replicating Sequential Instance brom.addr[3], fanout 62 segments 3
Replicating Sequential Instance brom.addr[2], fanout 68 segments 3
Replicating Combinational Instance gpt.timer0.comb.1.readdata_9_sn_m3_0_a2, fanout 32 segments 2
Replicating Combinational Instance gpt.timer0.v.timers_1.value_1_sn_m1_i_o2, fanout 32 segments 2
Replicating Combinational Instance gpt.timer0.v.timers_2.value_1_sn_m1_i_o2, fanout 32 segments 2
Replicating Combinational Instance gpt.timer0.v.timers_2.value_1_sqmuxa_0_o2, fanout 33 segments 2
Replicating Combinational Instance gpt.timer0.v.timers_1.value_1_sqmuxa_0_o2, fanout 33 segments 2
Replicating Combinational Instance gpt.timer0.v.timers_1.value_2_sqmuxa_i, fanout 32 segments 2
Replicating Combinational Instance gpt.timer0.v.timers_2.value_2_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance gpt.timer0.readdata_1_sqmuxa_0_a2, fanout 32 segments 2
Replicating Combinational Instance gpt.timer0.v.timers_2.value_0_sqmuxa_0_a2, fanout 32 segments 2
Replicating Sequential Instance gpt.timer0.r.tsel[0], fanout 36 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.N_8157_i_0_a2_i_o3, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.v.wb.data1_1_sqmuxa_0_a2_i_o3, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.a0.comb.un29_nbo_i_m2, fanout 34 segments 2
Replicating Combinational Instance apb0.apbx.v.p_0.prdata_1_0_a2_0_a2_0_0_a2[31], fanout 31 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.dctrl.v.hit2_0_o2, fanout 31 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.N_8326_i_0_a3_0, fanout 28 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.rdatasel_1_1_i_0, fanout 33 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.c.wb.addr_i_o4[10], fanout 27 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.v.mexc_1_sqmuxa_123, fanout 33 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.v.dstate_0_sqmuxa_0, fanout 66 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.un1_r.dstate_295, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.dctrl.rdatav_013, fanout 35 segments 2
Replicating Combinational Instance ahb0.hready_1_iv, fanout 50 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.v.wb.data1_0_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.v.wb.data1_1_sqmuxa_313, fanout 32 segments 2
Replicating Sequential Instance ahb0.r.hmasterd[0], fanout 32 segments 2
Replicating Sequential Instance ahb0.r.hslave[2], fanout 68 segments 3
Replicating Sequential Instance ahb0.r.hslave[0], fanout 35 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.icache0.v.bpmiss_1_sqmuxa_1, fanout 31 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.icache0.ictrl.v.valid_04, fanout 38 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.a0.comb.nbo_5_iv[0], fanout 39 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.holdn, fanout 26 segments 2
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.rst, fanout 84 segments 4
Replicating Sequential Instance ocram.ahbram0.aram.nosbw.rx.0.x0.inf.x0.ra[11], fanout 32 segments 2
Replicating Sequential Instance ocram.ahbram0.aram.nosbw.rx.0.x0.inf.x0.ra[10], fanout 64 segments 3
Replicating Sequential Instance ocram.ahbram0.aram.nosbw.rx.0.x0.inf.x0.ra[9], fanout 128 segments 6
Replicating Combinational Instance ocram.ahbram0.haddr_1[8], fanout 64 segments 3
Replicating Combinational Instance ocram.ahbram0.haddr_1[7], fanout 64 segments 3
Replicating Combinational Instance ocram.ahbram0.haddr_1[6], fanout 64 segments 3
Replicating Combinational Instance ocram.ahbram0.haddr_1[5], fanout 64 segments 3
Replicating Combinational Instance ocram.ahbram0.haddr_1[4], fanout 64 segments 3
Replicating Combinational Instance ocram.ahbram0.haddr_1[3], fanout 64 segments 3
Replicating Combinational Instance ocram.ahbram0.haddr_1[2], fanout 64 segments 3
Replicating Combinational Instance ocram.ahbram0.haddr_1[1], fanout 64 segments 3
Replicating Combinational Instance ocram.ahbram0.haddr_1[0], fanout 64 segments 3
Replicating Sequential Instance apb0.apbx.r.p_0.pwdata[5], fanout 25 segments 2
Replicating Sequential Instance apb0.apbx.r.p_0.pwdata[4], fanout 26 segments 2
Replicating Sequential Instance apb0.apbx.r.p_0.pwdata[3], fanout 26 segments 2
Replicating Sequential Instance apb0.apbx.r.p_0.haddr[5], fanout 26 segments 2
Replicating Sequential Instance apb0.apbx.r.p_0.haddr[4], fanout 34 segments 2
Replicating Sequential Instance apb0.apbx.r.p_0.haddr[3], fanout 26 segments 2
Replicating Sequential Instance apb0.apbx.r.p_0.haddr[2], fanout 69 segments 3
Replicating Sequential Instance l3.dsugen.dsu0.x0.r.slv.haddr[2], fanout 47 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.irqo.intack, fanout 30 segments 2
Replicating Sequential Instance ahb0.r.hmaster[0], fanout 51 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.icache0.v.bpmiss_1_sqmuxa_1_0_1, fanout 25 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.icache0.v.bpmiss_1_sqmuxa_1_0_0, fanout 27 segments 2
Replicating Combinational Instance apb0.apbx.v.p_0.hready_0_sqmuxa_0_a3, fanout 26 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.icache0.v.bpmiss_1_sqmuxa_1_0, fanout 27 segments 2
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.d.inst_0[30], fanout 25 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_4_0_sqmuxa_i_0_a2, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_32_0_sqmuxa_i_0_a2, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_0_0_sqmuxa_i_0_a2, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_addr_36_0_sqmuxa_i_0_a2, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_ptr_n4, fanout 39 segments 2
Replicating Combinational Instance ocram.ahbram0.adsel_1_i_o3, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.chkregfile0.stack0.stack_ptr_2_sqmuxa_0, fanout 25 segments 2

Added 12 Buffers
Added 473 Cells via replication
	Added 144 Sequential Cells via replication
	Added 329 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:02m:05s; CPU Time elapsed 0h:02m:04s; Memory used current: 268MB peak: 301MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 2 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 7443 clock pin(s) of sequential element(s)
0 instances converted, 7443 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance       
----------------------------------------------------------------------------------------------
@K:CKID0003       clk                 port                   2          clk_div.clk_divider[1]
==============================================================================================
==================================================================================================== Gated/Generated Clocks =====================================================================================================
Clock Tree ID     Driving Element                          Drive Element Type     Fanout     Sample Instance                                             Explanation                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       clk_div.clk_divider[1]                   DFN1C1                 6474       ocram.ahbram0.r.addr[13]                                    No generated or derived clock directive on output of sequential instance
@K:CKID0002       l3.cpu.0.u0.leon3x0.vhdl.chkp0.CS[0]     DFN1                   969        l3.cpu.0.u0.leon3x0.vhdl.p0.iu.rin_chkp.m.ctrl.inst[31]     No generated or derived clock directive on output of sequential instance
=================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:02m:08s; CPU Time elapsed 0h:02m:07s; Memory used current: 212MB peak: 301MB)

Writing Analyst data base C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\synwork\leon3mp_m.srm
@W: BN169 |Cyclic dependency detected among libraries: 
  work
  gaisler
  work
@W: BN170 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":73:7:73:13|Cyclic dependencies among libraries found.

Finished Writing Netlist Databases (Real Time elapsed 0h:02m:16s; CPU Time elapsed 0h:02m:15s; Memory used current: 259MB peak: 301MB)

Writing EDIF Netlist and constraint files
@W: BN169 |Cyclic dependency detected among libraries: 
  work
  gaisler
  work
@W: BN170 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":73:7:73:13|Cyclic dependencies among libraries found.
L-2016.09M-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:02m:23s; CPU Time elapsed 0h:02m:22s; Memory used current: 269MB peak: 301MB)

@W: BN169 |Cyclic dependency detected among libraries: 
  work
  gaisler
  work
@W: BN170 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":73:7:73:13|Cyclic dependencies among libraries found.

Start final timing analysis (Real Time elapsed 0h:02m:25s; CPU Time elapsed 0h:02m:24s; Memory used current: 260MB peak: 301MB)

@W: MT420 |Found inferred clock leon3mp|clk with period 10.00ns. Please declare a user-defined clock on object "p:clk"
@W: MT420 |Found inferred clock chk_control|CS_inferred_clock[1] with period 10.00ns. Please declare a user-defined clock on object "n:l3\.cpu\.0\.u0.leon3x0.vhdl\.chkp0.CS[1]"
@W: MT420 |Found inferred clock clk_div4|clk_divider_inferred_clock[1] with period 10.00ns. Please declare a user-defined clock on object "n:clk_div.clk_divider[1]"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Feb 06 22:26:54 2018
#


Top view:               leon3mp
Library name:           PA3
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        proasic3e
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -30.134

                                           Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                             Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------------------------------
chk_control|CS_inferred_clock[1]           100.0 MHz     135.1 MHz     10.000        7.403         2.597       inferred     Inferred_clkgroup_1
clk_div4|clk_divider_inferred_clock[1]     100.0 MHz     24.9 MHz      10.000        40.134        -30.134     inferred     Inferred_clkgroup_0
leon3mp|clk                                100.0 MHz     342.5 MHz     10.000        2.920         7.080       inferred     Inferred_clkgroup_2
===============================================================================================================================================





Clock Relationships
*******************

Clocks                                                                          |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                Ending                                  |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk_div4|clk_divider_inferred_clock[1]  clk_div4|clk_divider_inferred_clock[1]  |  10.000      -30.134  |  No paths    -      |  No paths    -      |  No paths    -    
clk_div4|clk_divider_inferred_clock[1]  chk_control|CS_inferred_clock[1]        |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
chk_control|CS_inferred_clock[1]        clk_div4|clk_divider_inferred_clock[1]  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
chk_control|CS_inferred_clock[1]        chk_control|CS_inferred_clock[1]        |  10.000      2.597    |  No paths    -      |  No paths    -      |  No paths    -    
leon3mp|clk                             leon3mp|clk                             |  10.000      7.080    |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: chk_control|CS_inferred_clock[1]
====================================



Starting Points with Worst Slack
********************************

                                                           Starting                                                            Arrival          
Instance                                                   Reference                            Type     Pin     Net           Time        Slack
                                                           Clock                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.f\.pc[13]     chk_control|CS_inferred_clock[1]     DLN1     Q       pc_6[13]      0.547       2.597
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.f\.pc[17]     chk_control|CS_inferred_clock[1]     DLN1     Q       pc_5[17]      0.547       2.597
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.f\.pc[28]     chk_control|CS_inferred_clock[1]     DLN1     Q       pc_5[28]      0.547       2.597
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.f\.pc[30]     chk_control|CS_inferred_clock[1]     DLN1     Q       pc_2[30]      0.547       2.597
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.f\.pc[7]      chk_control|CS_inferred_clock[1]     DLN1     Q       pc_0[7]       0.547       2.701
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.f\.pc[15]     chk_control|CS_inferred_clock[1]     DLN1     Q       pc_5[15]      0.547       3.559
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.f\.pc[31]     chk_control|CS_inferred_clock[1]     DLN1     Q       pc_10[31]     0.547       3.559
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.f\.pc[22]     chk_control|CS_inferred_clock[1]     DLN1     Q       pc[22]        0.547       3.573
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.f\.pc[24]     chk_control|CS_inferred_clock[1]     DLN1     Q       pc_1[24]      0.547       3.573
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.f\.pc[3]      chk_control|CS_inferred_clock[1]     DLN1     Q       pc_7[3]       0.547       3.587
================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                           Starting                                                           Required          
Instance                                                   Reference                            Type     Pin     Net          Time         Slack
                                                           Clock                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.f\.pc[13]     chk_control|CS_inferred_clock[1]     DLN1     D       pc_3[13]     9.336        2.597
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.f\.pc[17]     chk_control|CS_inferred_clock[1]     DLN1     D       pc_2[17]     9.336        2.597
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.f\.pc[28]     chk_control|CS_inferred_clock[1]     DLN1     D       pc_1[28]     9.336        2.597
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.f\.pc[30]     chk_control|CS_inferred_clock[1]     DLN1     D       pc_1[30]     9.336        2.597
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.f\.pc[7]      chk_control|CS_inferred_clock[1]     DLN1     D       pc_5[7]      9.336        2.701
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.f\.pc[15]     chk_control|CS_inferred_clock[1]     DLN1     D       pc_3[15]     9.336        3.559
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.f\.pc[31]     chk_control|CS_inferred_clock[1]     DLN1     D       pc_3[31]     9.336        3.559
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.f\.pc[22]     chk_control|CS_inferred_clock[1]     DLN1     D       pc_2[22]     9.336        3.573
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.f\.pc[24]     chk_control|CS_inferred_clock[1]     DLN1     D       pc_3[24]     9.336        3.573
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.f\.pc[3]      chk_control|CS_inferred_clock[1]     DLN1     D       pc_6[3]      9.336        3.587
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            -4.336
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.336

    - Propagation time:                      6.739
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.597

    Number of logic level(s):                6
    Starting point:                          l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.f\.pc[13] / Q
    Ending point:                            l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.f\.pc[13] / D
    The start point is clocked by            chk_control|CS_inferred_clock[1] [rising] on pin G
    The end   point is clocked by            chk_control|CS_inferred_clock[1] [falling] on pin G

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                                 Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.f\.pc[13]               DLN1      Q        Out     0.547     0.547       -         
pc_6[13]                                                             Net       -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.f\.pc_RNIJ5E21[13]      NOR2B     A        In      -         0.869       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.f\.pc_RNIJ5E21[13]      NOR2B     Y        Out     0.514     1.383       -         
pc_m_0[13]                                                           Net       -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.f\.pc_RNIL50AL1[13]     AO1A      C        In      -         1.705       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.f\.pc_RNIL50AL1[13]     AO1A      Y        Out     0.633     2.337       -         
pc_0_0_iv_0[13]                                                      Net       -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.f\.pc_RNI245V8B[13]     AO1       C        In      -         2.659       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.f\.pc_RNI245V8B[13]     AO1       Y        Out     0.633     3.292       -         
pc_0_0_iv_1[13]                                                      Net       -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.f\.pc_RNIDNLVUQ[13]     AO1       C        In      -         3.613       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.f\.pc_RNIDNLVUQ[13]     AO1       Y        Out     0.633     4.246       -         
pc_0_0_iv_2[13]                                                      Net       -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.pc_RNII83DTG1[13]           OR3       B        In      -         4.567       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.pc_RNII83DTG1[13]           OR3       Y        Out     0.714     5.281       -         
pc_0_0_iv_5[13]                                                      Net       -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.e\.bp_RNIRDJNPU1               OR3       C        In      -         5.603       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.e\.bp_RNIRDJNPU1               OR3       Y        Out     0.751     6.354       -         
pc_3[13]                                                             Net       -        -       0.386     -           2         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.f\.pc[13]               DLN1      D        In      -         6.739       -         
================================================================================================================================
Total path delay (propagation time + setup) of 2.403 is 0.089(3.7%) logic and 2.315(96.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clk_div4|clk_divider_inferred_clock[1]
====================================



Starting Points with Worst Slack
********************************

                                                        Starting                                                                       Arrival            
Instance                                                Reference                                  Type       Pin     Net              Time        Slack  
                                                        Clock                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0[22]     clk_div4|clk_divider_inferred_clock[1]     DFN1E0     Q       inst_0_0[22]     0.737       -30.134
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0[23]     clk_div4|clk_divider_inferred_clock[1]     DFN1E0     Q       inst_0_0[23]     0.737       -29.965
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0[20]     clk_div4|clk_divider_inferred_clock[1]     DFN1E0     Q       inst_0[20]       0.737       -29.830
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0[31]     clk_div4|clk_divider_inferred_clock[1]     DFN1E0     Q       inst_0[31]       0.737       -29.333
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0[30]     clk_div4|clk_divider_inferred_clock[1]     DFN1E0     Q       inst_0[30]       0.737       -29.312
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0[19]     clk_div4|clk_divider_inferred_clock[1]     DFN1E0     Q       inst_0[19]       0.737       -29.275
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.cnt[1]         clk_div4|clk_divider_inferred_clock[1]     DFN1E0     Q       cnt_0[1]         0.737       -28.285
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.e\.ldbp1          clk_div4|clk_divider_inferred_clock[1]     DFN1E0     Q       ldbp1            0.737       -28.281
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.cnt[0]         clk_div4|clk_divider_inferred_clock[1]     DFN1E0     Q       cnt_2[0]         0.737       -28.245
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0[24]     clk_div4|clk_divider_inferred_clock[1]     DFN1E0     Q       inst_0_0[24]     0.737       -28.233
==========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                    Starting                                                                     Required            
Instance                                            Reference                                  Type       Pin     Net            Time         Slack  
                                                    Clock                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[13]     clk_div4|clk_divider_inferred_clock[1]     DFN1E0     D       pc_4_1[13]     9.427        -30.134
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[17]     clk_div4|clk_divider_inferred_clock[1]     DFN1E0     D       pc_4_0[17]     9.427        -30.134
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[28]     clk_div4|clk_divider_inferred_clock[1]     DFN1E0     D       pc_4_0[28]     9.427        -30.134
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[30]     clk_div4|clk_divider_inferred_clock[1]     DFN1E0     D       pc_4_3[30]     9.427        -30.134
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[18]     clk_div4|clk_divider_inferred_clock[1]     DFN1E0     D       pc_4_1[18]     9.427        -30.113
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[22]     clk_div4|clk_divider_inferred_clock[1]     DFN1E0     D       pc_4_2[22]     9.427        -30.113
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[25]     clk_div4|clk_divider_inferred_clock[1]     DFN1E0     D       pc_4_1[25]     9.427        -30.113
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[7]      clk_div4|clk_divider_inferred_clock[1]     DFN1E0     D       pc_4_0[7]      9.427        -29.757
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[24]     clk_div4|clk_divider_inferred_clock[1]     DFN1E0     D       pc_4_2[24]     9.427        -29.757
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[2]      clk_div4|clk_divider_inferred_clock[1]     DFN1E0     D       pc_4_0[2]      9.461        -29.100
=====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      39.561
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -30.134

    Number of logic level(s):                23
    Starting point:                          l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0[22] / Q
    Ending point:                            l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[13] / D
    The start point is clocked by            clk_div4|clk_divider_inferred_clock[1] [rising] on pin CLK
    The end   point is clocked by            clk_div4|clk_divider_inferred_clock[1] [rising] on pin CLK

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                               Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0[22]                DFN1E0     Q        Out     0.737     0.737       -         
inst_0_0[22]                                                       Net        -        -       2.409     -           22        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIPG3I[23]        OR2B       B        In      -         3.146       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIPG3I[23]        OR2B       Y        Out     0.627     3.773       -         
N_132                                                              Net        -        -       1.423     -           6         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIL3641[19]       OR2        B        In      -         5.197       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIL3641[19]       OR2        Y        Out     0.514     5.711       -         
N_164                                                              Net        -        -       0.386     -           2         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIEK9M1[21]       NOR2A      B        In      -         6.097       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIEK9M1[21]       NOR2A      Y        Out     0.386     6.483       -         
un7_op                                                             Net        -        -       1.708     -           10        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIH9MM2[3]        AOI1B      B        In      -         8.191       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIH9MM2[3]        AOI1B      Y        Out     0.911     9.102       -         
baddr_2[5]                                                         Net        -        -       2.037     -           13        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNI3KCD5[4]        NOR2       B        In      -         11.139      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNI3KCD5[4]        NOR2       Y        Out     0.514     11.653      -         
un1_reg                                                            Net        -        -       1.639     -           8         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNI06F88[4]        NOR2A      B        In      -         13.292      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNI06F88[4]        NOR2A      Y        Out     0.407     13.699      -         
de_raddr2_1[5]                                                     Net        -        -       1.279     -           5         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIM02A8[5]      XOR2       B        In      -         14.978      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIM02A8[5]      XOR2       Y        Out     0.627     15.605      -         
rd_5_0                                                             Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI21PNR[4]      OR3        C        In      -         15.927      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI21PNR[4]      OR3        Y        Out     0.751     16.677      -         
rd_NE_5                                                            Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI081441[6]     OR2        A        In      -         16.999      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI081441[6]     OR2        Y        Out     0.507     17.506      -         
rd_NE                                                              Net        -        -       0.386     -           2         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI0PSP62[6]     AO1A       A        In      -         17.892      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI0PSP62[6]     AO1A       Y        Out     0.480     18.372      -         
un1_ldcheck1_260                                                   Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.ld_RNI8O3OF2        AO1        B        In      -         18.693      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.ld_RNI8O3OF2        AO1        Y        Out     0.567     19.260      -         
ldlock_2                                                           Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.nobp_RNICEG5P2            AO1A       C        In      -         19.581      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.nobp_RNICEG5P2            AO1A       Y        Out     0.655     20.236      -         
ldlock                                                             Net        -        -       1.639     -           8         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.annul_RNIEQ8613           OR3A       C        In      -         21.875      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.annul_RNIEQ8613           OR3A       Y        Out     0.681     22.557      -         
N_21521                                                            Net        -        -       0.806     -           3         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inull_RNIUG8C23           OR2A       B        In      -         23.363      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inull_RNIUG8C23           OR2A       Y        Out     0.514     23.877      -         
N_21522                                                            Net        -        -       0.386     -           2         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.annul_RNIGA3U43           OR3A       A        In      -         24.263      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.annul_RNIGA3U43           OR3A       Y        Out     0.525     24.788      -         
N_20                                                               Net        -        -       2.263     -           18        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.x\.rstate_RNIFDT544[1]       OR2B       B        In      -         27.051      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.x\.rstate_RNIFDT544[1]       OR2B       Y        Out     0.627     27.678      -         
N_451                                                              Net        -        -       0.386     -           2         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bpimiss_RNI2F5CC5         OR3        C        In      -         28.064      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bpimiss_RNI2F5CC5         OR3        Y        Out     0.683     28.747      -         
un1_hold_pc                                                        Net        -        -       1.423     -           6         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bpimiss_RNICC8KD6_0       NOR3       A        In      -         30.171      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bpimiss_RNICC8KD6_0       NOR3       Y        Out     0.360     30.530      -         
pc_6_sqmuxa                                                        Net        -        -       2.218     -           17        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bp_RNICHLE07_1            NOR2A      A        In      -         32.748      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bp_RNICHLE07_1            NOR2A      Y        Out     0.627     33.375      -         
un4_fe_npcsel_0_s1_0                                               Net        -        -       2.127     -           15        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bp_RNI2DQ547              NOR2B      B        In      -         35.503      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bp_RNI2DQ547              NOR2B      Y        Out     0.627     36.130      -         
un4_fe_npc0_m[11]                                                  Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.pc_RNII83DTG1[13]         OR3        C        In      -         36.452      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.pc_RNII83DTG1[13]         OR3        Y        Out     0.751     37.202      -         
pc_0_0_iv_5[13]                                                    Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.e\.bp_RNIRDJNPU1             OR3        C        In      -         37.524      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.e\.bp_RNIRDJNPU1             OR3        Y        Out     0.751     38.275      -         
pc_3[13]                                                           Net        -        -       0.386     -           2         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO[13]                MX2        A        In      -         38.660      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO[13]                MX2        Y        Out     0.579     39.239      -         
pc_4_1[13]                                                         Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[13]                    DFN1E0     D        In      -         39.561      -         
===============================================================================================================================
Total path delay (propagation time + setup) of 40.134 is 14.982(37.3%) logic and 25.152(62.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      39.561
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -30.134

    Number of logic level(s):                23
    Starting point:                          l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0[22] / Q
    Ending point:                            l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[28] / D
    The start point is clocked by            clk_div4|clk_divider_inferred_clock[1] [rising] on pin CLK
    The end   point is clocked by            clk_div4|clk_divider_inferred_clock[1] [rising] on pin CLK

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                               Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0[22]                DFN1E0     Q        Out     0.737     0.737       -         
inst_0_0[22]                                                       Net        -        -       2.409     -           22        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIPG3I[23]        OR2B       B        In      -         3.146       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIPG3I[23]        OR2B       Y        Out     0.627     3.773       -         
N_132                                                              Net        -        -       1.423     -           6         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIL3641[19]       OR2        B        In      -         5.197       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIL3641[19]       OR2        Y        Out     0.514     5.711       -         
N_164                                                              Net        -        -       0.386     -           2         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIEK9M1[21]       NOR2A      B        In      -         6.097       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIEK9M1[21]       NOR2A      Y        Out     0.386     6.483       -         
un7_op                                                             Net        -        -       1.708     -           10        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIH9MM2[3]        AOI1B      B        In      -         8.191       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIH9MM2[3]        AOI1B      Y        Out     0.911     9.102       -         
baddr_2[5]                                                         Net        -        -       2.037     -           13        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNI3KCD5[4]        NOR2       B        In      -         11.139      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNI3KCD5[4]        NOR2       Y        Out     0.514     11.653      -         
un1_reg                                                            Net        -        -       1.639     -           8         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNI06F88[4]        NOR2A      B        In      -         13.292      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNI06F88[4]        NOR2A      Y        Out     0.407     13.699      -         
de_raddr2_1[5]                                                     Net        -        -       1.279     -           5         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIM02A8[5]      XOR2       B        In      -         14.978      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIM02A8[5]      XOR2       Y        Out     0.627     15.605      -         
rd_5_0                                                             Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI21PNR[4]      OR3        C        In      -         15.927      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI21PNR[4]      OR3        Y        Out     0.751     16.677      -         
rd_NE_5                                                            Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI081441[6]     OR2        A        In      -         16.999      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI081441[6]     OR2        Y        Out     0.507     17.506      -         
rd_NE                                                              Net        -        -       0.386     -           2         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI0PSP62[6]     AO1A       A        In      -         17.892      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI0PSP62[6]     AO1A       Y        Out     0.480     18.372      -         
un1_ldcheck1_260                                                   Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.ld_RNI8O3OF2        AO1        B        In      -         18.693      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.ld_RNI8O3OF2        AO1        Y        Out     0.567     19.260      -         
ldlock_2                                                           Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.nobp_RNICEG5P2            AO1A       C        In      -         19.581      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.nobp_RNICEG5P2            AO1A       Y        Out     0.655     20.236      -         
ldlock                                                             Net        -        -       1.639     -           8         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.annul_RNIEQ8613           OR3A       C        In      -         21.875      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.annul_RNIEQ8613           OR3A       Y        Out     0.681     22.557      -         
N_21521                                                            Net        -        -       0.806     -           3         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inull_RNIUG8C23           OR2A       B        In      -         23.363      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inull_RNIUG8C23           OR2A       Y        Out     0.514     23.877      -         
N_21522                                                            Net        -        -       0.386     -           2         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.annul_RNIGA3U43           OR3A       A        In      -         24.263      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.annul_RNIGA3U43           OR3A       Y        Out     0.525     24.788      -         
N_20                                                               Net        -        -       2.263     -           18        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.x\.rstate_RNIFDT544[1]       OR2B       B        In      -         27.051      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.x\.rstate_RNIFDT544[1]       OR2B       Y        Out     0.627     27.678      -         
N_451                                                              Net        -        -       0.386     -           2         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bpimiss_RNI2F5CC5         OR3        C        In      -         28.064      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bpimiss_RNI2F5CC5         OR3        Y        Out     0.683     28.747      -         
un1_hold_pc                                                        Net        -        -       1.423     -           6         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bpimiss_RNICC8KD6_0       NOR3       A        In      -         30.171      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bpimiss_RNICC8KD6_0       NOR3       Y        Out     0.360     30.530      -         
pc_6_sqmuxa                                                        Net        -        -       2.218     -           17        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bp_RNICHLE07_2            NOR2A      A        In      -         32.748      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bp_RNICHLE07_2            NOR2A      Y        Out     0.627     33.375      -         
un4_fe_npcsel_0_s1                                                 Net        -        -       2.127     -           15        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bp_RNI5G0P57              NOR2B      B        In      -         35.503      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bp_RNI5G0P57              NOR2B      Y        Out     0.627     36.130      -         
un4_fe_npc0_m[26]                                                  Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.pc_RNIBLKFUS3[28]         OR3        C        In      -         36.452      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.pc_RNIBLKFUS3[28]         OR3        Y        Out     0.751     37.202      -         
pc_0_0_iv_5[28]                                                    Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.e\.bp_RNIUA4R5B              OR3        C        In      -         37.524      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.e\.bp_RNIUA4R5B              OR3        Y        Out     0.751     38.275      -         
pc_1[28]                                                           Net        -        -       0.386     -           2         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO[28]                MX2        A        In      -         38.660      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO[28]                MX2        Y        Out     0.579     39.239      -         
pc_4_0[28]                                                         Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[28]                    DFN1E0     D        In      -         39.561      -         
===============================================================================================================================
Total path delay (propagation time + setup) of 40.134 is 14.982(37.3%) logic and 25.152(62.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      39.561
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -30.134

    Number of logic level(s):                23
    Starting point:                          l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0[22] / Q
    Ending point:                            l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[17] / D
    The start point is clocked by            clk_div4|clk_divider_inferred_clock[1] [rising] on pin CLK
    The end   point is clocked by            clk_div4|clk_divider_inferred_clock[1] [rising] on pin CLK

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                               Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0[22]                DFN1E0     Q        Out     0.737     0.737       -         
inst_0_0[22]                                                       Net        -        -       2.409     -           22        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIPG3I[23]        OR2B       B        In      -         3.146       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIPG3I[23]        OR2B       Y        Out     0.627     3.773       -         
N_132                                                              Net        -        -       1.423     -           6         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIL3641[19]       OR2        B        In      -         5.197       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIL3641[19]       OR2        Y        Out     0.514     5.711       -         
N_164                                                              Net        -        -       0.386     -           2         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIEK9M1[21]       NOR2A      B        In      -         6.097       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIEK9M1[21]       NOR2A      Y        Out     0.386     6.483       -         
un7_op                                                             Net        -        -       1.708     -           10        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIH9MM2[3]        AOI1B      B        In      -         8.191       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIH9MM2[3]        AOI1B      Y        Out     0.911     9.102       -         
baddr_2[5]                                                         Net        -        -       2.037     -           13        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNI3KCD5[4]        NOR2       B        In      -         11.139      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNI3KCD5[4]        NOR2       Y        Out     0.514     11.653      -         
un1_reg                                                            Net        -        -       1.639     -           8         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNI06F88[4]        NOR2A      B        In      -         13.292      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNI06F88[4]        NOR2A      Y        Out     0.407     13.699      -         
de_raddr2_1[5]                                                     Net        -        -       1.279     -           5         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIM02A8[5]      XOR2       B        In      -         14.978      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIM02A8[5]      XOR2       Y        Out     0.627     15.605      -         
rd_5_0                                                             Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI21PNR[4]      OR3        C        In      -         15.927      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI21PNR[4]      OR3        Y        Out     0.751     16.677      -         
rd_NE_5                                                            Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI081441[6]     OR2        A        In      -         16.999      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI081441[6]     OR2        Y        Out     0.507     17.506      -         
rd_NE                                                              Net        -        -       0.386     -           2         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI0PSP62[6]     AO1A       A        In      -         17.892      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI0PSP62[6]     AO1A       Y        Out     0.480     18.372      -         
un1_ldcheck1_260                                                   Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.ld_RNI8O3OF2        AO1        B        In      -         18.693      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.ld_RNI8O3OF2        AO1        Y        Out     0.567     19.260      -         
ldlock_2                                                           Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.nobp_RNICEG5P2            AO1A       C        In      -         19.581      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.nobp_RNICEG5P2            AO1A       Y        Out     0.655     20.236      -         
ldlock                                                             Net        -        -       1.639     -           8         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.annul_RNIEQ8613           OR3A       C        In      -         21.875      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.annul_RNIEQ8613           OR3A       Y        Out     0.681     22.557      -         
N_21521                                                            Net        -        -       0.806     -           3         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inull_RNIUG8C23           OR2A       B        In      -         23.363      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inull_RNIUG8C23           OR2A       Y        Out     0.514     23.877      -         
N_21522                                                            Net        -        -       0.386     -           2         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.annul_RNIGA3U43           OR3A       A        In      -         24.263      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.annul_RNIGA3U43           OR3A       Y        Out     0.525     24.788      -         
N_20                                                               Net        -        -       2.263     -           18        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.x\.rstate_RNIFDT544[1]       OR2B       B        In      -         27.051      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.x\.rstate_RNIFDT544[1]       OR2B       Y        Out     0.627     27.678      -         
N_451                                                              Net        -        -       0.386     -           2         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bpimiss_RNI2F5CC5         OR3        C        In      -         28.064      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bpimiss_RNI2F5CC5         OR3        Y        Out     0.683     28.747      -         
un1_hold_pc                                                        Net        -        -       1.423     -           6         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bpimiss_RNICC8KD6_0       NOR3       A        In      -         30.171      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bpimiss_RNICC8KD6_0       NOR3       Y        Out     0.360     30.530      -         
pc_6_sqmuxa                                                        Net        -        -       2.218     -           17        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bp_RNICHLE07_1            NOR2A      A        In      -         32.748      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bp_RNICHLE07_1            NOR2A      Y        Out     0.627     33.375      -         
un4_fe_npcsel_0_s1_0                                               Net        -        -       2.127     -           15        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bp_RNISNCJ47              NOR2B      B        In      -         35.503      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bp_RNISNCJ47              NOR2B      Y        Out     0.627     36.130      -         
un4_fe_npc0_m[15]                                                  Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.pc_RNIIF7AUS1[17]         OR3        C        In      -         36.452      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.pc_RNIIF7AUS1[17]         OR3        Y        Out     0.751     37.202      -         
pc_0_0_iv_5[17]                                                    Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.e\.bp_RNIVPMITA2             OR3        C        In      -         37.524      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.e\.bp_RNIVPMITA2             OR3        Y        Out     0.751     38.275      -         
pc_2[17]                                                           Net        -        -       0.386     -           2         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO[17]                MX2        A        In      -         38.660      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO[17]                MX2        Y        Out     0.579     39.239      -         
pc_4_0[17]                                                         Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[17]                    DFN1E0     D        In      -         39.561      -         
===============================================================================================================================
Total path delay (propagation time + setup) of 40.134 is 14.982(37.3%) logic and 25.152(62.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      39.561
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -30.134

    Number of logic level(s):                23
    Starting point:                          l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0[22] / Q
    Ending point:                            l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[30] / D
    The start point is clocked by            clk_div4|clk_divider_inferred_clock[1] [rising] on pin CLK
    The end   point is clocked by            clk_div4|clk_divider_inferred_clock[1] [rising] on pin CLK

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                               Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0[22]                DFN1E0     Q        Out     0.737     0.737       -         
inst_0_0[22]                                                       Net        -        -       2.409     -           22        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIPG3I[23]        OR2B       B        In      -         3.146       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIPG3I[23]        OR2B       Y        Out     0.627     3.773       -         
N_132                                                              Net        -        -       1.423     -           6         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIL3641[19]       OR2        B        In      -         5.197       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIL3641[19]       OR2        Y        Out     0.514     5.711       -         
N_164                                                              Net        -        -       0.386     -           2         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIEK9M1[21]       NOR2A      B        In      -         6.097       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIEK9M1[21]       NOR2A      Y        Out     0.386     6.483       -         
un7_op                                                             Net        -        -       1.708     -           10        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIH9MM2[3]        AOI1B      B        In      -         8.191       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIH9MM2[3]        AOI1B      Y        Out     0.911     9.102       -         
baddr_2[5]                                                         Net        -        -       2.037     -           13        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNI3KCD5[4]        NOR2       B        In      -         11.139      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNI3KCD5[4]        NOR2       Y        Out     0.514     11.653      -         
un1_reg                                                            Net        -        -       1.639     -           8         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNI06F88[4]        NOR2A      B        In      -         13.292      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNI06F88[4]        NOR2A      Y        Out     0.407     13.699      -         
de_raddr2_1[5]                                                     Net        -        -       1.279     -           5         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIM02A8[5]      XOR2       B        In      -         14.978      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIM02A8[5]      XOR2       Y        Out     0.627     15.605      -         
rd_5_0                                                             Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI21PNR[4]      OR3        C        In      -         15.927      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI21PNR[4]      OR3        Y        Out     0.751     16.677      -         
rd_NE_5                                                            Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI081441[6]     OR2        A        In      -         16.999      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI081441[6]     OR2        Y        Out     0.507     17.506      -         
rd_NE                                                              Net        -        -       0.386     -           2         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI0PSP62[6]     AO1A       A        In      -         17.892      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI0PSP62[6]     AO1A       Y        Out     0.480     18.372      -         
un1_ldcheck1_260                                                   Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.ld_RNI8O3OF2        AO1        B        In      -         18.693      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.ld_RNI8O3OF2        AO1        Y        Out     0.567     19.260      -         
ldlock_2                                                           Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.nobp_RNICEG5P2            AO1A       C        In      -         19.581      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.nobp_RNICEG5P2            AO1A       Y        Out     0.655     20.236      -         
ldlock                                                             Net        -        -       1.639     -           8         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.annul_RNIEQ8613           OR3A       C        In      -         21.875      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.annul_RNIEQ8613           OR3A       Y        Out     0.681     22.557      -         
N_21521                                                            Net        -        -       0.806     -           3         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inull_RNIUG8C23           OR2A       B        In      -         23.363      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inull_RNIUG8C23           OR2A       Y        Out     0.514     23.877      -         
N_21522                                                            Net        -        -       0.386     -           2         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.annul_RNIGA3U43           OR3A       A        In      -         24.263      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.annul_RNIGA3U43           OR3A       Y        Out     0.525     24.788      -         
N_20                                                               Net        -        -       2.263     -           18        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.x\.rstate_RNIFDT544[1]       OR2B       B        In      -         27.051      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.x\.rstate_RNIFDT544[1]       OR2B       Y        Out     0.627     27.678      -         
N_451                                                              Net        -        -       0.386     -           2         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bpimiss_RNI2F5CC5         OR3        C        In      -         28.064      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bpimiss_RNI2F5CC5         OR3        Y        Out     0.683     28.747      -         
un1_hold_pc                                                        Net        -        -       1.423     -           6         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bpimiss_RNICC8KD6_0       NOR3       A        In      -         30.171      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bpimiss_RNICC8KD6_0       NOR3       Y        Out     0.360     30.530      -         
pc_6_sqmuxa                                                        Net        -        -       2.218     -           17        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bp_RNICHLE07_2            NOR2A      A        In      -         32.748      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bp_RNICHLE07_2            NOR2A      Y        Out     0.627     33.375      -         
un4_fe_npcsel_0_s1                                                 Net        -        -       2.127     -           15        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bp_RNIJPSV57              NOR2B      B        In      -         35.503      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bp_RNIJPSV57              NOR2B      Y        Out     0.627     36.130      -         
un4_fe_npc0_m[28]                                                  Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.pc_RNIFU1GSS3[30]         OR3        C        In      -         36.452      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.pc_RNIFU1GSS3[30]         OR3        Y        Out     0.751     37.202      -         
pc_0_0_iv_5[30]                                                    Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.e\.bp_RNIMENA5B              OR3        C        In      -         37.524      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.e\.bp_RNIMENA5B              OR3        Y        Out     0.751     38.275      -         
pc_1[30]                                                           Net        -        -       0.386     -           2         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO[30]                MX2        A        In      -         38.660      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO[30]                MX2        Y        Out     0.579     39.239      -         
pc_4_3[30]                                                         Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[30]                    DFN1E0     D        In      -         39.561      -         
===============================================================================================================================
Total path delay (propagation time + setup) of 40.134 is 14.982(37.3%) logic and 25.152(62.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      39.540
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -30.113

    Number of logic level(s):                23
    Starting point:                          l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0[22] / Q
    Ending point:                            l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[18] / D
    The start point is clocked by            clk_div4|clk_divider_inferred_clock[1] [rising] on pin CLK
    The end   point is clocked by            clk_div4|clk_divider_inferred_clock[1] [rising] on pin CLK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                  Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0[22]                   DFN1E0     Q        Out     0.737     0.737       -         
inst_0_0[22]                                                          Net        -        -       2.409     -           22        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIPG3I[23]           OR2B       B        In      -         3.146       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIPG3I[23]           OR2B       Y        Out     0.627     3.773       -         
N_132                                                                 Net        -        -       1.423     -           6         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIL3641[19]          OR2        B        In      -         5.197       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIL3641[19]          OR2        Y        Out     0.514     5.711       -         
N_164                                                                 Net        -        -       0.386     -           2         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIEK9M1[21]          NOR2A      B        In      -         6.097       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIEK9M1[21]          NOR2A      Y        Out     0.386     6.483       -         
un7_op                                                                Net        -        -       1.708     -           10        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIH9MM2[3]           AOI1B      B        In      -         8.191       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIH9MM2[3]           AOI1B      Y        Out     0.911     9.102       -         
baddr_2[5]                                                            Net        -        -       2.037     -           13        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNI3KCD5[4]           NOR2       B        In      -         11.139      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNI3KCD5[4]           NOR2       Y        Out     0.514     11.653      -         
un1_reg                                                               Net        -        -       1.639     -           8         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNI06F88[4]           NOR2A      B        In      -         13.292      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNI06F88[4]           NOR2A      Y        Out     0.407     13.699      -         
de_raddr2_1[5]                                                        Net        -        -       1.279     -           5         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIM02A8[5]         XOR2       B        In      -         14.978      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIM02A8[5]         XOR2       Y        Out     0.627     15.605      -         
rd_5_0                                                                Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI21PNR[4]         OR3        C        In      -         15.927      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI21PNR[4]         OR3        Y        Out     0.751     16.677      -         
rd_NE_5                                                               Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI081441[6]        OR2        A        In      -         16.999      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI081441[6]        OR2        Y        Out     0.507     17.506      -         
rd_NE                                                                 Net        -        -       0.386     -           2         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI0PSP62[6]        AO1A       A        In      -         17.892      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI0PSP62[6]        AO1A       Y        Out     0.480     18.372      -         
un1_ldcheck1_260                                                      Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.ld_RNI8O3OF2           AO1        B        In      -         18.693      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.ld_RNI8O3OF2           AO1        Y        Out     0.567     19.260      -         
ldlock_2                                                              Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.nobp_RNICEG5P2               AO1A       C        In      -         19.581      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.nobp_RNICEG5P2               AO1A       Y        Out     0.655     20.236      -         
ldlock                                                                Net        -        -       1.639     -           8         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.annul_RNIEQ8613              OR3A       C        In      -         21.875      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.annul_RNIEQ8613              OR3A       Y        Out     0.681     22.557      -         
N_21521                                                               Net        -        -       0.806     -           3         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inull_RNIUG8C23              OR2A       B        In      -         23.363      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inull_RNIUG8C23              OR2A       Y        Out     0.514     23.877      -         
N_21522                                                               Net        -        -       0.386     -           2         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.annul_RNIGA3U43              OR3A       A        In      -         24.263      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.annul_RNIGA3U43              OR3A       Y        Out     0.525     24.788      -         
N_20                                                                  Net        -        -       2.263     -           18        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.x\.rstate_RNIFDT544[1]          OR2B       B        In      -         27.051      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.x\.rstate_RNIFDT544[1]          OR2B       Y        Out     0.627     27.678      -         
N_451                                                                 Net        -        -       0.386     -           2         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bpimiss_RNI2F5CC5            OR3        C        In      -         28.064      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bpimiss_RNI2F5CC5            OR3        Y        Out     0.683     28.747      -         
un1_hold_pc                                                           Net        -        -       1.423     -           6         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bpimiss_RNICC8KD6            NOR3       A        In      -         30.171      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bpimiss_RNICC8KD6            NOR3       Y        Out     0.360     30.530      -         
pc_6_sqmuxa_0                                                         Net        -        -       2.218     -           17        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bp_RNICHLE07_0               NOR3B      B        In      -         32.748      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bp_RNICHLE07_0               NOR3B      Y        Out     0.607     33.354      -         
un4_fe_npcsel_2_s3                                                    Net        -        -       2.127     -           15        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bp_RNI3E8T47                 NOR2B      B        In      -         35.482      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bp_RNI3E8T47                 NOR2B      Y        Out     0.627     36.109      -         
un4_fe_npc2_m[16]                                                     Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.f\.pc_RNIM0RS4U1[18]     OR3        C        In      -         36.431      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.rin_chkp\.f\.pc_RNIM0RS4U1[18]     OR3        Y        Out     0.751     37.181      -         
pc_0_0_iv_5[18]                                                       Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.e\.bp_RNIJ8BM4C2                OR3        C        In      -         37.503      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.e\.bp_RNIJ8BM4C2                OR3        Y        Out     0.751     38.254      -         
pc_4[18]                                                              Net        -        -       0.386     -           2         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO[18]                   MX2        A        In      -         38.639      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO[18]                   MX2        Y        Out     0.579     39.218      -         
pc_4_1[18]                                                            Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[18]                       DFN1E0     D        In      -         39.540      -         
==================================================================================================================================
Total path delay (propagation time + setup) of 40.113 is 14.961(37.3%) logic and 25.152(62.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: leon3mp|clk
====================================



Starting Points with Worst Slack
********************************

                           Starting                                                Arrival          
Instance                   Reference       Type       Pin     Net                  Time        Slack
                           Clock                                                                    
----------------------------------------------------------------------------------------------------
clk_div.clk_divider[1]     leon3mp|clk     DFN1C1     Q       clk_divider_i[1]     0.737       7.080
clk_div.clk_divider[0]     leon3mp|clk     DFN1C1     Q       clk_divider[0]       0.737       7.510
====================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                      Required          
Instance                   Reference       Type       Pin     Net                        Time         Slack
                           Clock                                                                           
-----------------------------------------------------------------------------------------------------------
clk_div.clk_divider[1]     leon3mp|clk     DFN1C1     D       un3_clk_divider_0_0[1]     9.461        7.080
clk_div.clk_divider[0]     leon3mp|clk     DFN1C1     D       clk_divider_i[0]           9.461        7.510
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      2.381
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.080

    Number of logic level(s):                1
    Starting point:                          clk_div.clk_divider[1] / Q
    Ending point:                            clk_div.clk_divider[1] / D
    The start point is clocked by            leon3mp|clk [rising] on pin CLK
    The end   point is clocked by            leon3mp|clk [rising] on pin CLK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
clk_div.clk_divider[1]               DFN1C1     Q        Out     0.737     0.737       -         
clk_divider_i[1]                     Net        -        -       0.386     -           2         
clk_div.un3_clk_divider_1_1.SUM1     XOR2       B        In      -         1.123       -         
clk_div.un3_clk_divider_1_1.SUM1     XOR2       Y        Out     0.937     2.059       -         
un3_clk_divider_0_0[1]               Net        -        -       0.322     -           1         
clk_div.clk_divider[1]               DFN1C1     D        In      -         2.381       -         
=================================================================================================
Total path delay (propagation time + setup) of 2.920 is 2.212(75.8%) logic and 0.707(24.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:02m:26s; CPU Time elapsed 0h:02m:25s; Memory used current: 260MB peak: 301MB)


Finished timing report (Real Time elapsed 0h:02m:26s; CPU Time elapsed 0h:02m:25s; Memory used current: 260MB peak: 301MB)

--------------------------------------------------------------------------------
Target Part: A3PE1500_PQFP208_Std
Report for cell leon3mp.rtl
  Core Cell usage:
              cell count     area count*area
              AND2   255      1.0      255.0
             AND2A     5      1.0        5.0
              AND3   179      1.0      179.0
             AND3A     1      1.0        1.0
               AO1  1394      1.0     1394.0
              AO13    24      1.0       24.0
              AO14    62      1.0       62.0
              AO16     1      1.0        1.0
              AO18     1      1.0        1.0
              AO1A   309      1.0      309.0
              AO1B    13      1.0       13.0
              AO1C    29      1.0       29.0
              AO1D    33      1.0       33.0
              AOI1    61      1.0       61.0
             AOI1A     8      1.0        8.0
             AOI1B    56      1.0       56.0
              AX1A     2      1.0        2.0
              AX1B    16      1.0       16.0
              AX1C    35      1.0       35.0
              AX1D    34      1.0       34.0
              AX1E     7      1.0        7.0
              AXO2     9      1.0        9.0
              AXO3     2      1.0        2.0
              AXO5     2      1.0        2.0
              AXO6     3      1.0        3.0
             AXOI3     1      1.0        1.0
             AXOI4     6      1.0        6.0
             AXOI5     4      1.0        4.0
              BUFF    12      1.0       12.0
            CLKINT     6      0.0        0.0
               GND    63      0.0        0.0
               INV     9      1.0        9.0
              MAJ3    19      1.0       19.0
               MX2  9671      1.0     9671.0
              MX2A   228      1.0      228.0
              MX2B    32      1.0       32.0
              MX2C    91      1.0       91.0
              NOR2   263      1.0      263.0
             NOR2A  1767      1.0     1767.0
             NOR2B  5429      1.0     5429.0
              NOR3   126      1.0      126.0
             NOR3A   248      1.0      248.0
             NOR3B   301      1.0      301.0
             NOR3C   350      1.0      350.0
               OA1   222      1.0      222.0
              OA1A    56      1.0       56.0
              OA1B    89      1.0       89.0
              OA1C    88      1.0       88.0
              OAI1    17      1.0       17.0
               OR2   620      1.0      620.0
              OR2A   179      1.0      179.0
              OR2B    64      1.0       64.0
               OR3  1130      1.0     1130.0
              OR3A    40      1.0       40.0
              OR3B    23      1.0       23.0
              OR3C    45      1.0       45.0
               VCC    63      0.0        0.0
               XA1   103      1.0      103.0
              XA1A    13      1.0       13.0
              XA1B     9      1.0        9.0
              XA1C    15      1.0       15.0
              XAI1     3      1.0        3.0
             XAI1A     3      1.0        3.0
             XNOR2   167      1.0      167.0
             XNOR3     6      1.0        6.0
               XO1    20      1.0       20.0
              XO1A     1      1.0        1.0
              XOR2   532      1.0      532.0
              XOR3    29      1.0       29.0


              DFN1  3374      1.0     3374.0
            DFN1C1     2      1.0        2.0
            DFN1E0  1248      1.0     1248.0
          DFN1E0C1    14      1.0       14.0
            DFN1E1  1730      1.0     1730.0
              DLN1   969      1.0      969.0
         RAM512X18    54      0.0        0.0
                   -----          ----------
             TOTAL 32095             31909.0


  IO Cell usage:
              cell count
             BIBUF     7
             INBUF     5
            OUTBUF     9
           TRIBUFF     1
                   -----
             TOTAL    22


Core Cells         : 31909 of 38400 (83%)
IO Cells           : 22

  RAM/ROM Usage Summary
Block Rams : 54 of 60 (90%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:02m:26s; CPU Time elapsed 0h:02m:25s; Memory used current: 70MB peak: 301MB)

Process took 0h:02m:27s realtime, 0h:02m:25s cputime
# Tue Feb 06 22:26:55 2018

###########################################################]
