// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.307800,HLS_SYN_LAT=4,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=91,HLS_SYN_FF=3486,HLS_SYN_LUT=3471,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [223:0] x_V;
output  [13:0] y_0_V;
output   y_0_V_ap_vld;
output  [13:0] y_1_V;
output   y_1_V_ap_vld;
output  [13:0] y_2_V;
output   y_2_V_ap_vld;
output  [13:0] y_3_V;
output   y_3_V_ap_vld;
output  [13:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_11001;
reg   [223:0] x_V_preg;
reg   [223:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [13:0] trunc_ln1117_fu_217_p1;
reg  signed [13:0] trunc_ln1117_reg_2085;
reg  signed [13:0] trunc_ln1117_reg_2085_pp0_iter1_reg;
reg  signed [13:0] trunc_ln1117_reg_2085_pp0_iter2_reg;
wire  signed [13:0] tmp_1_fu_221_p4;
reg  signed [13:0] tmp_1_reg_2095;
reg  signed [13:0] tmp_1_reg_2095_pp0_iter1_reg;
reg  signed [13:0] tmp_2_reg_2114;
reg  signed [13:0] tmp_2_reg_2114_pp0_iter1_reg;
reg  signed [13:0] tmp_2_reg_2114_pp0_iter2_reg;
reg  signed [13:0] tmp_2_reg_2114_pp0_iter3_reg;
wire  signed [13:0] p_Val2_8_fu_245_p4;
reg  signed [13:0] p_Val2_8_reg_2126;
reg  signed [13:0] p_Val2_8_reg_2126_pp0_iter1_reg;
wire  signed [19:0] sext_ln1118_13_fu_255_p1;
reg  signed [19:0] sext_ln1118_13_reg_2142;
reg  signed [19:0] sext_ln1118_13_reg_2142_pp0_iter1_reg;
wire  signed [18:0] sext_ln1118_14_fu_259_p1;
reg  signed [18:0] sext_ln1118_14_reg_2150;
wire  signed [31:0] grp_fu_1745_p3;
reg  signed [31:0] r_V_20_reg_2155;
reg  signed [13:0] tmp_4_reg_2160;
reg  signed [13:0] tmp_4_reg_2160_pp0_iter1_reg;
reg  signed [13:0] tmp_4_reg_2160_pp0_iter2_reg;
reg  signed [13:0] tmp_4_reg_2160_pp0_iter3_reg;
wire  signed [19:0] r_V_24_fu_1753_p2;
reg  signed [19:0] r_V_24_reg_2169;
wire  signed [18:0] r_V_27_fu_309_p2;
reg  signed [18:0] r_V_27_reg_2174;
reg  signed [18:0] r_V_27_reg_2174_pp0_iter1_reg;
wire  signed [13:0] tmp_5_fu_315_p4;
reg  signed [13:0] tmp_5_reg_2180;
reg  signed [13:0] tmp_5_reg_2180_pp0_iter1_reg;
wire   [18:0] r_V_38_fu_329_p2;
reg  signed [18:0] r_V_38_reg_2196;
wire  signed [27:0] r_V_48_fu_1759_p2;
reg  signed [27:0] r_V_48_reg_2201;
wire  signed [29:0] grp_fu_1765_p3;
reg  signed [29:0] mul_ln1192_38_reg_2206;
reg  signed [29:0] mul_ln1192_38_reg_2206_pp0_iter1_reg;
wire  signed [27:0] r_V_70_fu_1773_p2;
reg  signed [27:0] r_V_70_reg_2211;
reg  signed [27:0] r_V_70_reg_2211_pp0_iter1_reg;
reg  signed [27:0] r_V_70_reg_2211_pp0_iter2_reg;
wire  signed [29:0] sext_ln1192_fu_350_p1;
reg  signed [29:0] sext_ln1192_reg_2217;
reg  signed [29:0] sext_ln1192_reg_2217_pp0_iter2_reg;
wire  signed [28:0] sext_ln1118_3_fu_356_p1;
reg  signed [28:0] sext_ln1118_3_reg_2224;
wire  signed [29:0] r_V_1_fu_1779_p2;
reg  signed [29:0] r_V_1_reg_2229;
wire  signed [45:0] sext_ln1118_4_fu_359_p1;
reg  signed [45:0] sext_ln1118_4_reg_2234;
wire  signed [14:0] r_V_60_fu_362_p3;
reg  signed [14:0] r_V_60_reg_2239;
wire  signed [28:0] r_V_3_fu_1785_p2;
reg  signed [28:0] r_V_3_reg_2245;
wire  signed [18:0] shl_ln1118_2_fu_376_p3;
reg  signed [18:0] shl_ln1118_2_reg_2250;
wire  signed [19:0] sext_ln1118_16_fu_383_p1;
reg  signed [19:0] sext_ln1118_16_reg_2255;
wire  signed [29:0] r_V_8_fu_1791_p2;
reg  signed [29:0] r_V_8_reg_2260;
wire  signed [18:0] sext_ln1118_21_fu_409_p1;
reg  signed [18:0] sext_ln1118_21_reg_2265;
wire  signed [32:0] grp_fu_1797_p3;
reg  signed [32:0] r_V_10_reg_2270;
wire  signed [45:0] r_V_21_fu_422_p2;
reg  signed [45:0] r_V_21_reg_2275;
wire  signed [15:0] shl_ln1118_3_fu_428_p3;
reg  signed [15:0] shl_ln1118_3_reg_2281;
wire  signed [18:0] sext_ln1118_40_fu_439_p1;
reg  signed [18:0] sext_ln1118_40_reg_2286;
wire  signed [33:0] grp_fu_1805_p3;
reg  signed [33:0] r_V_23_reg_2291;
wire  signed [33:0] r_V_25_fu_1813_p2;
reg  signed [33:0] r_V_25_reg_2296;
wire  signed [20:0] r_V_26_fu_1819_p2;
reg  signed [20:0] r_V_26_reg_2301;
wire  signed [32:0] r_V_64_fu_1825_p2;
reg  signed [32:0] r_V_64_reg_2306;
wire  signed [17:0] shl_ln1118_10_fu_449_p3;
reg  signed [17:0] shl_ln1118_10_reg_2311;
wire  signed [18:0] sext_ln1118_44_fu_456_p1;
reg  signed [18:0] sext_ln1118_44_reg_2316;
wire  signed [32:0] grp_fu_1832_p3;
reg  signed [32:0] r_V_33_reg_2321;
wire  signed [32:0] r_V_39_fu_1839_p2;
reg  signed [32:0] r_V_39_reg_2326;
wire  signed [32:0] r_V_40_fu_1845_p2;
reg  signed [32:0] r_V_40_reg_2331;
wire   [29:0] trunc_ln1192_fu_466_p1;
reg   [29:0] trunc_ln1192_reg_2336;
reg   [29:0] trunc_ln1192_reg_2336_pp0_iter2_reg;
wire  signed [19:0] r_V_43_fu_1851_p2;
reg  signed [19:0] r_V_43_reg_2341;
wire  signed [37:0] sext_ln1192_37_fu_469_p1;
reg  signed [37:0] sext_ln1192_37_reg_2346;
reg  signed [37:0] sext_ln1192_37_reg_2346_pp0_iter2_reg;
(* use_dsp48 = "no" *) wire   [37:0] sub_ln1192_21_fu_488_p2;
reg   [37:0] sub_ln1192_21_reg_2352;
wire  signed [19:0] mul_ln728_2_fu_1872_p2;
reg  signed [19:0] mul_ln728_2_reg_2357;
wire  signed [41:0] r_V_52_fu_1877_p2;
reg  signed [41:0] r_V_52_reg_2362;
wire  signed [32:0] grp_fu_1883_p3;
reg  signed [32:0] r_V_54_reg_2367;
wire  signed [37:0] sext_ln1192_4_fu_511_p1;
reg  signed [37:0] sext_ln1192_4_reg_2372;
wire   [37:0] sub_ln1192_1_fu_550_p2;
reg   [37:0] sub_ln1192_1_reg_2377;
wire  signed [29:0] sext_ln1192_5_fu_567_p1;
reg  signed [29:0] sext_ln1192_5_reg_2382;
wire  signed [29:0] grp_fu_1899_p3;
reg  signed [29:0] mul_ln1192_3_reg_2388;
wire   [19:0] r_V_61_fu_579_p2;
reg   [19:0] r_V_61_reg_2393;
wire   [37:0] mul_ln1192_4_fu_595_p2;
reg   [37:0] mul_ln1192_4_reg_2398;
wire   [37:0] mul_ln1192_5_fu_604_p2;
reg   [37:0] mul_ln1192_5_reg_2403;
wire  signed [29:0] grp_fu_1907_p3;
reg  signed [29:0] mul_ln1192_6_reg_2408;
wire  signed [31:0] grp_fu_1913_p3;
reg  signed [31:0] r_V_13_reg_2413;
wire  signed [21:0] r_V_14_fu_1921_p2;
reg  signed [21:0] r_V_14_reg_2418;
wire   [21:0] r_V_62_fu_651_p2;
reg   [21:0] r_V_62_reg_2423;
reg   [21:0] r_V_62_reg_2423_pp0_iter3_reg;
wire  signed [20:0] r_V_16_fu_1927_p2;
reg  signed [20:0] r_V_16_reg_2428;
wire  signed [28:0] grp_fu_1933_p3;
reg  signed [28:0] ret_V_1_reg_2433;
wire   [45:0] mul_ln1192_10_fu_691_p2;
reg   [45:0] mul_ln1192_10_reg_2438;
wire   [45:0] mul_ln1192_11_fu_698_p2;
reg   [45:0] mul_ln1192_11_reg_2443;
wire   [37:0] mul_ln1192_12_fu_709_p2;
reg   [37:0] mul_ln1192_12_reg_2448;
wire   [37:0] mul_ln1192_13_fu_721_p2;
reg   [37:0] mul_ln1192_13_reg_2453;
wire  signed [29:0] mul_ln1192_14_fu_1940_p2;
reg  signed [29:0] mul_ln1192_14_reg_2458;
wire   [37:0] mul_ln1192_15_fu_736_p2;
reg   [37:0] mul_ln1192_15_reg_2463;
wire   [37:0] mul_ln1192_16_fu_742_p2;
reg   [37:0] mul_ln1192_16_reg_2468;
wire  signed [21:0] r_V_29_fu_1946_p2;
reg  signed [21:0] r_V_29_reg_2473;
wire  signed [29:0] grp_fu_1952_p3;
reg  signed [29:0] mul_ln1192_18_reg_2478;
wire   [21:0] r_V_65_fu_776_p2;
reg   [21:0] r_V_65_reg_2483;
reg   [21:0] r_V_65_reg_2483_pp0_iter3_reg;
wire  signed [29:0] sext_ln1192_22_fu_782_p1;
reg  signed [29:0] sext_ln1192_22_reg_2488;
wire   [37:0] sub_ln1192_12_fu_807_p2;
reg   [37:0] sub_ln1192_12_reg_2496;
wire  signed [19:0] r_V_34_fu_1960_p2;
reg  signed [19:0] r_V_34_reg_2501;
wire  signed [21:0] sext_ln1192_25_fu_816_p1;
reg  signed [21:0] sext_ln1192_25_reg_2506;
reg  signed [21:0] sext_ln1192_25_reg_2506_pp0_iter3_reg;
wire  signed [21:0] r_V_36_fu_1966_p2;
reg  signed [21:0] r_V_36_reg_2511;
wire  signed [29:0] mul_ln1192_23_fu_1972_p2;
reg  signed [29:0] mul_ln1192_23_reg_2516;
reg  signed [29:0] mul_ln1192_23_reg_2516_pp0_iter3_reg;
wire   [37:0] add_ln1192_17_fu_857_p2;
reg   [37:0] add_ln1192_17_reg_2521;
wire   [37:0] mul_ln1192_27_fu_866_p2;
reg   [37:0] mul_ln1192_27_reg_2526;
wire  signed [29:0] grp_fu_1985_p3;
reg  signed [29:0] mul_ln1192_28_reg_2531;
wire  signed [29:0] grp_fu_1993_p3;
reg  signed [29:0] mul_ln1192_29_reg_2536;
wire  signed [29:0] mul_ln1192_30_fu_1999_p2;
reg  signed [29:0] mul_ln1192_30_reg_2541;
wire  signed [29:0] mul_ln1192_31_fu_2005_p2;
reg  signed [29:0] mul_ln1192_31_reg_2546;
wire  signed [19:0] mul_ln728_1_fu_2011_p2;
reg  signed [19:0] mul_ln728_1_reg_2551;
wire   [20:0] r_V_66_fu_889_p2;
reg   [20:0] r_V_66_reg_2556;
wire   [20:0] r_V_68_fu_921_p2;
reg   [20:0] r_V_68_reg_2561;
wire   [45:0] add_ln1192_26_fu_998_p2;
reg   [45:0] add_ln1192_26_reg_2566;
wire   [20:0] r_V_71_fu_1004_p2;
reg   [20:0] r_V_71_reg_2571;
wire  signed [31:0] grp_fu_2016_p3;
reg  signed [31:0] r_V_57_reg_2576;
wire  signed [20:0] r_V_58_fu_2024_p2;
reg  signed [20:0] r_V_58_reg_2581;
wire   [17:0] r_V_72_fu_1010_p2;
reg   [17:0] r_V_72_reg_2586;
reg   [17:0] r_V_72_reg_2586_pp0_iter3_reg;
wire   [37:0] sub_ln1192_5_fu_1109_p2;
reg   [37:0] sub_ln1192_5_reg_2591;
wire  signed [29:0] mul_ln1192_9_fu_2036_p2;
reg  signed [29:0] mul_ln1192_9_reg_2596;
wire   [45:0] sub_ln1192_10_fu_1230_p2;
reg   [45:0] sub_ln1192_10_reg_2601;
wire   [37:0] add_ln1192_14_fu_1284_p2;
reg   [37:0] add_ln1192_14_reg_2606;
wire  signed [29:0] mul_ln1192_22_fu_2061_p2;
reg  signed [29:0] mul_ln1192_22_reg_2611;
wire   [37:0] sub_ln1192_19_fu_1431_p2;
reg   [37:0] sub_ln1192_19_reg_2616;
wire   [45:0] sub_ln1192_25_fu_1502_p2;
reg   [45:0] sub_ln1192_25_reg_2621;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage0_01001;
wire   [16:0] shl_ln1118_9_fu_267_p3;
wire   [14:0] shl_ln1118_s_fu_279_p3;
wire  signed [13:0] r_V_27_fu_309_p1;
wire  signed [13:0] r_V_38_fu_329_p1;
wire  signed [15:0] r_V_fu_339_p3;
wire  signed [15:0] r_V_7_fu_387_p3;
wire   [17:0] shl_ln1118_4_fu_402_p3;
wire  signed [31:0] r_V_21_fu_422_p0;
wire  signed [13:0] r_V_21_fu_422_p1;
wire  signed [29:0] grp_fu_1856_p3;
wire  signed [37:0] mul_ln1192_32_fu_1865_p2;
wire   [37:0] shl_ln1192_22_fu_481_p3;
wire  signed [28:0] mul_ln1192_fu_514_p0;
wire  signed [13:0] mul_ln1192_fu_514_p1;
wire  signed [29:0] mul_ln1192_1_fu_520_p0;
wire  signed [13:0] mul_ln1192_1_fu_520_p1;
wire  signed [37:0] sext_ln1192_1_fu_499_p1;
wire   [37:0] mul_ln1192_1_fu_520_p2;
wire   [37:0] mul_ln1192_fu_514_p2;
wire  signed [17:0] shl_ln_fu_532_p3;
wire  signed [29:0] grp_fu_1891_p3;
wire   [37:0] sub_ln1192_fu_526_p2;
wire   [37:0] shl_ln1_fu_543_p3;
wire   [16:0] shl_ln1118_1_fu_556_p3;
wire  signed [29:0] mul_ln1192_4_fu_595_p0;
wire  signed [13:0] mul_ln1192_4_fu_595_p1;
wire  signed [32:0] mul_ln1192_5_fu_604_p0;
wire  signed [13:0] mul_ln1192_5_fu_604_p1;
wire  signed [14:0] shl_ln1118_5_fu_610_p3;
wire  signed [16:0] shl_ln1118_6_fu_625_p3;
wire   [20:0] shl_ln1118_7_fu_640_p3;
wire  signed [21:0] sext_ln1118_27_fu_647_p1;
wire  signed [21:0] sext_ln1118_17_fu_583_p1;
wire  signed [15:0] sext_ln1118_31_fu_660_p1;
wire  signed [15:0] r_V_17_fu_663_p2;
wire  signed [17:0] sext_ln1118_8_fu_563_p1;
wire  signed [17:0] sext_ln1118_fu_496_p1;
wire  signed [17:0] r_V_63_fu_673_p2;
wire  signed [25:0] rhs_V_4_fu_679_p3;
wire  signed [13:0] mul_ln1192_10_fu_691_p1;
wire  signed [13:0] mul_ln1192_11_fu_698_p1;
wire  signed [33:0] mul_ln1192_12_fu_709_p0;
wire  signed [13:0] mul_ln1192_12_fu_709_p1;
wire  signed [33:0] mul_ln1192_13_fu_721_p0;
wire  signed [13:0] mul_ln1192_13_fu_721_p1;
wire  signed [37:0] sext_ln1192_17_fu_718_p1;
wire  signed [32:0] mul_ln1192_15_fu_736_p0;
wire  signed [37:0] sext_ln1192_18_fu_733_p1;
wire  signed [13:0] mul_ln1192_15_fu_736_p1;
wire  signed [32:0] mul_ln1192_16_fu_742_p0;
wire  signed [13:0] mul_ln1192_16_fu_742_p1;
wire   [19:0] shl_ln1118_8_fu_748_p3;
wire   [20:0] shl_ln1118_11_fu_765_p3;
wire  signed [21:0] sext_ln1118_46_fu_772_p1;
wire  signed [21:0] sext_ln1118_15_fu_576_p1;
wire  signed [32:0] mul_ln1192_19_fu_791_p0;
wire  signed [13:0] mul_ln1192_19_fu_791_p1;
wire   [37:0] mul_ln1192_19_fu_791_p2;
wire   [37:0] rhs_V_6_fu_800_p3;
wire  signed [16:0] r_V_37_fu_822_p3;
wire  signed [32:0] mul_ln1192_25_fu_840_p0;
wire  signed [13:0] mul_ln1192_25_fu_840_p1;
wire  signed [29:0] mul_ln1192_26_fu_1978_p2;
wire   [37:0] shl_ln1192_16_fu_850_p3;
wire   [37:0] mul_ln1192_25_fu_840_p2;
wire  signed [32:0] mul_ln1192_27_fu_866_p0;
wire  signed [13:0] mul_ln1192_27_fu_866_p1;
wire   [19:0] shl_ln1118_14_fu_878_p3;
wire  signed [20:0] sext_ln1118_61_fu_885_p1;
wire  signed [20:0] sext_ln1118_22_fu_617_p1;
wire   [19:0] shl_ln1118_15_fu_895_p3;
wire  signed [14:0] shl_ln1118_16_fu_906_p3;
wire  signed [20:0] sext_ln1118_62_fu_902_p1;
wire  signed [20:0] sext_ln1118_64_fu_917_p1;
wire   [37:0] shl_ln1192_23_fu_927_p3;
wire   [35:0] rhs_V_12_fu_939_p3;
wire  signed [41:0] mul_ln1192_33_fu_956_p0;
wire  signed [13:0] mul_ln1192_33_fu_956_p1;
wire   [37:0] sub_ln1192_22_fu_934_p2;
wire  signed [37:0] sext_ln1192_39_fu_946_p1;
wire   [37:0] add_ln1192_25_fu_962_p2;
wire   [45:0] shl_ln1192_24_fu_968_p3;
wire   [45:0] mul_ln1192_33_fu_956_p2;
wire  signed [32:0] mul_ln1192_34_fu_985_p0;
wire  signed [13:0] mul_ln1192_34_fu_985_p1;
wire   [37:0] mul_ln1192_34_fu_985_p2;
wire   [45:0] shl_ln1192_25_fu_990_p3;
wire   [45:0] sub_ln1192_23_fu_976_p2;
wire  signed [20:0] sext_ln1118_26_fu_636_p1;
wire  signed [17:0] sext_ln1118_57_fu_829_p1;
wire  signed [17:0] sext_ln1118_56_fu_819_p1;
wire   [37:0] shl_ln1192_1_fu_1016_p3;
wire   [30:0] rhs_V_fu_1028_p3;
wire   [37:0] add_ln1192_fu_1023_p2;
wire  signed [37:0] sext_ln1192_6_fu_1035_p1;
wire   [35:0] rhs_V_1_fu_1045_p3;
wire  signed [37:0] sext_ln1192_7_fu_1052_p1;
wire   [37:0] sub_ln1192_2_fu_1039_p2;
wire   [37:0] add_ln1192_1_fu_1056_p2;
wire   [37:0] sub_ln1192_3_fu_1062_p2;
wire   [37:0] shl_ln1192_2_fu_1072_p3;
wire   [37:0] add_ln1192_2_fu_1067_p2;
wire  signed [31:0] mul_ln1192_7_fu_1088_p0;
wire  signed [13:0] mul_ln1192_7_fu_1088_p1;
wire   [37:0] add_ln1192_3_fu_1079_p2;
wire   [37:0] mul_ln1192_7_fu_1088_p2;
wire  signed [29:0] mul_ln1192_8_fu_2030_p2;
wire   [37:0] sub_ln1192_4_fu_1093_p2;
wire   [37:0] shl_ln1192_3_fu_1102_p3;
wire   [44:0] lhs_V_fu_1121_p3;
wire  signed [45:0] sext_ln1192_13_fu_1128_p1;
wire   [45:0] add_ln1192_8_fu_1132_p2;
wire   [45:0] sub_ln1192_7_fu_1137_p2;
wire   [45:0] shl_ln1192_5_fu_1142_p3;
wire   [45:0] shl_ln1192_6_fu_1155_p3;
wire   [45:0] sub_ln1192_8_fu_1149_p2;
wire   [45:0] shl_ln1192_7_fu_1168_p3;
wire   [45:0] add_ln1192_9_fu_1162_p2;
wire   [45:0] add_ln1192_10_fu_1175_p2;
wire   [45:0] shl_ln1192_8_fu_1181_p3;
wire   [45:0] shl_ln1192_9_fu_1194_p3;
wire   [45:0] sub_ln1192_9_fu_1188_p2;
wire  signed [29:0] mul_ln1192_17_fu_2041_p2;
wire   [45:0] shl_ln1192_s_fu_1210_p3;
wire   [45:0] add_ln1192_11_fu_1201_p2;
wire   [45:0] add_ln1192_12_fu_1217_p2;
wire   [45:0] shl_ln1192_10_fu_1223_p3;
wire  signed [29:0] mul_ln1192_20_fu_2047_p2;
wire   [37:0] shl_ln1192_11_fu_1239_p3;
wire  signed [18:0] shl_ln1118_12_fu_1251_p3;
wire  signed [16:0] shl_ln1118_13_fu_1262_p3;
wire  signed [29:0] grp_fu_2053_p3;
wire   [37:0] shl_ln1192_12_fu_1277_p3;
wire   [37:0] sub_ln1192_13_fu_1246_p2;
wire   [37:0] add_ln1192_18_fu_1293_p2;
wire   [37:0] shl_ln1192_17_fu_1297_p3;
wire   [37:0] shl_ln1192_18_fu_1310_p3;
wire   [37:0] sub_ln1192_16_fu_1304_p2;
wire   [37:0] add_ln1192_19_fu_1317_p2;
wire   [37:0] shl_ln1192_19_fu_1323_p3;
wire   [37:0] shl_ln1192_20_fu_1336_p3;
wire   [37:0] sub_ln1192_17_fu_1330_p2;
wire   [37:0] shl_ln1192_21_fu_1349_p3;
wire   [37:0] add_ln1192_20_fu_1343_p2;
wire   [35:0] rhs_V_7_fu_1362_p3;
wire  signed [37:0] sext_ln1192_32_fu_1369_p1;
wire   [37:0] add_ln1192_21_fu_1356_p2;
wire   [36:0] rhs_V_8_fu_1379_p3;
wire   [37:0] add_ln1192_22_fu_1373_p2;
wire  signed [37:0] sext_ln1192_33_fu_1386_p1;
wire  signed [17:0] sext_ln1118_52_fu_1269_p1;
wire  signed [17:0] sext_ln1118_29_fu_1115_p1;
wire   [17:0] r_V_67_fu_1396_p2;
wire   [33:0] rhs_V_9_fu_1402_p3;
wire  signed [37:0] sext_ln1192_34_fu_1410_p1;
wire   [37:0] sub_ln1192_18_fu_1390_p2;
wire   [36:0] rhs_V_10_fu_1420_p3;
wire   [37:0] add_ln1192_23_fu_1414_p2;
wire  signed [37:0] sext_ln1192_35_fu_1427_p1;
wire   [43:0] rhs_V_13_fu_1437_p3;
wire  signed [45:0] sext_ln1192_43_fu_1444_p1;
wire   [44:0] rhs_V_14_fu_1453_p3;
wire   [45:0] add_ln1192_27_fu_1448_p2;
wire  signed [45:0] sext_ln1192_44_fu_1460_p1;
wire  signed [31:0] mul_ln1192_35_fu_1473_p0;
wire  signed [13:0] mul_ln1192_35_fu_1473_p1;
wire   [37:0] mul_ln1192_35_fu_1473_p2;
wire   [45:0] shl_ln1192_26_fu_1478_p3;
wire   [45:0] sub_ln1192_24_fu_1464_p2;
wire  signed [29:0] mul_ln1192_36_fu_2066_p2;
wire   [45:0] add_ln1192_28_fu_1486_p2;
wire   [45:0] shl_ln1192_27_fu_1495_p3;
wire   [37:0] rhs_V_2_fu_1508_p3;
wire   [37:0] shl_ln1192_4_fu_1523_p3;
wire   [37:0] add_ln1192_4_fu_1515_p2;
wire  signed [21:0] mul_ln728_fu_2072_p2;
wire   [37:0] add_ln1192_5_fu_1530_p2;
wire   [37:0] rhs_V_3_fu_1536_p3;
wire   [37:0] sub_ln1192_6_fu_1543_p2;
wire   [37:0] ret_V_fu_1549_p2;
wire   [45:0] rhs_V_5_fu_1566_p3;
wire   [45:0] sub_ln1192_11_fu_1573_p2;
wire   [45:0] ret_V_2_fu_1578_p2;
wire   [37:0] shl_ln1192_13_fu_1595_p3;
wire   [37:0] sub_ln1192_14_fu_1602_p2;
wire   [37:0] shl_ln1192_14_fu_1607_p3;
wire  signed [21:0] mul_ln1192_24_fu_2079_p2;
wire   [37:0] shl_ln1192_15_fu_1620_p3;
wire   [37:0] sub_ln1192_15_fu_1614_p2;
wire   [37:0] add_ln1192_15_fu_1627_p2;
wire   [37:0] ret_V_3_fu_1633_p2;
wire   [17:0] shl_ln1118_17_fu_1650_p3;
wire   [14:0] shl_ln1118_18_fu_1661_p3;
wire  signed [18:0] sext_ln1118_65_fu_1657_p1;
wire  signed [18:0] sext_ln1118_66_fu_1668_p1;
wire   [18:0] r_V_69_fu_1672_p2;
wire   [34:0] rhs_V_11_fu_1678_p3;
wire  signed [37:0] sext_ln1192_36_fu_1686_p1;
wire   [37:0] sub_ln1192_20_fu_1690_p2;
wire   [37:0] ret_V_4_fu_1695_p2;
wire   [41:0] rhs_V_15_fu_1712_p3;
wire  signed [45:0] sext_ln1192_47_fu_1719_p1;
wire   [45:0] sub_ln1192_26_fu_1723_p2;
wire   [45:0] ret_V_5_fu_1728_p2;
wire  signed [16:0] grp_fu_1745_p0;
wire  signed [17:0] sext_ln1118_32_fu_275_p1;
wire  signed [14:0] grp_fu_1745_p1;
wire  signed [17:0] sext_ln1118_33_fu_287_p1;
wire   [5:0] r_V_24_fu_1753_p0;
wire  signed [13:0] r_V_48_fu_1759_p1;
wire  signed [27:0] sext_ln1118_1_fu_231_p1;
wire  signed [16:0] grp_fu_1765_p0;
wire  signed [14:0] grp_fu_1765_p1;
wire  signed [13:0] r_V_70_fu_1773_p0;
wire  signed [13:0] r_V_1_fu_1779_p1;
wire  signed [13:0] r_V_8_fu_1791_p1;
wire  signed [17:0] grp_fu_1797_p0;
wire  signed [15:0] grp_fu_1797_p1;
wire  signed [18:0] sext_ln1118_20_fu_394_p1;
wire  signed [13:0] grp_fu_1797_p2;
wire  signed [32:0] sext_ln1118_2_fu_353_p1;
wire  signed [13:0] grp_fu_1805_p2;
wire  signed [33:0] sext_ln1118_36_fu_416_p1;
wire  signed [13:0] r_V_25_fu_1813_p1;
wire   [6:0] r_V_26_fu_1819_p0;
wire  signed [18:0] r_V_64_fu_1825_p0;
wire  signed [32:0] sext_ln1116_9_fu_446_p1;
wire  signed [13:0] r_V_64_fu_1825_p1;
wire  signed [17:0] grp_fu_1832_p0;
wire  signed [13:0] grp_fu_1832_p1;
wire  signed [13:0] grp_fu_1832_p2;
wire  signed [32:0] sext_ln1118_49_fu_460_p1;
wire  signed [13:0] r_V_39_fu_1839_p1;
wire  signed [32:0] sext_ln1118_35_fu_413_p1;
wire  signed [18:0] r_V_40_fu_1845_p0;
wire  signed [13:0] r_V_40_fu_1845_p1;
wire   [5:0] r_V_43_fu_1851_p0;
wire  signed [13:0] r_V_43_fu_1851_p1;
wire  signed [17:0] grp_fu_1856_p0;
wire   [6:0] mul_ln728_2_fu_1872_p0;
wire  signed [13:0] mul_ln728_2_fu_1872_p1;
wire  signed [17:0] grp_fu_1883_p0;
wire  signed [15:0] grp_fu_1883_p1;
wire  signed [13:0] grp_fu_1883_p2;
wire  signed [13:0] grp_fu_1891_p2;
wire  signed [16:0] grp_fu_1899_p0;
wire  signed [13:0] grp_fu_1899_p1;
wire  signed [13:0] grp_fu_1899_p2;
wire  signed [17:0] grp_fu_1907_p0;
wire  signed [13:0] grp_fu_1907_p2;
wire   [7:0] r_V_14_fu_1921_p0;
wire  signed [13:0] r_V_14_fu_1921_p1;
wire   [6:0] r_V_16_fu_1927_p0;
wire  signed [13:0] grp_fu_1933_p1;
wire  signed [13:0] mul_ln1192_14_fu_1940_p1;
wire  signed [29:0] sext_ln1118_41_fu_727_p1;
wire   [7:0] r_V_29_fu_1946_p0;
wire  signed [19:0] grp_fu_1952_p0;
wire  signed [20:0] sext_ln1118_43_fu_755_p1;
wire  signed [13:0] grp_fu_1952_p2;
wire  signed [29:0] sext_ln1192_21_fu_762_p1;
wire   [5:0] r_V_34_fu_1960_p0;
wire   [7:0] r_V_36_fu_1966_p0;
wire  signed [13:0] mul_ln1192_23_fu_1972_p1;
wire  signed [13:0] mul_ln1192_26_fu_1978_p1;
wire  signed [19:0] grp_fu_1985_p0;
wire  signed [13:0] grp_fu_1985_p2;
wire  signed [17:0] grp_fu_1993_p0;
wire  signed [15:0] grp_fu_1993_p1;
wire  signed [13:0] grp_fu_1993_p2;
wire  signed [13:0] mul_ln1192_31_fu_2005_p1;
wire   [6:0] mul_ln728_1_fu_2011_p0;
wire  signed [13:0] mul_ln728_1_fu_2011_p1;
wire  signed [16:0] grp_fu_2016_p0;
wire   [6:0] r_V_58_fu_2024_p0;
wire  signed [13:0] mul_ln1192_8_fu_2030_p1;
wire  signed [13:0] mul_ln1192_9_fu_2036_p1;
wire  signed [13:0] mul_ln1192_17_fu_2041_p1;
wire  signed [13:0] mul_ln1192_20_fu_2047_p1;
wire  signed [13:0] grp_fu_2053_p2;
wire  signed [13:0] mul_ln1192_22_fu_2061_p1;
wire  signed [13:0] mul_ln1192_36_fu_2066_p1;
wire   [8:0] mul_ln728_fu_2072_p0;
wire   [9:0] mul_ln1192_24_fu_2079_p0;
wire  signed [13:0] mul_ln1192_24_fu_2079_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to3;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 x_V_preg = 224'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

myproject_am_submul_17s_15s_14s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 32 ))
myproject_am_submul_17s_15s_14s_32_1_1_U1(
    .din0(grp_fu_1745_p0),
    .din1(grp_fu_1745_p1),
    .din2(p_Val2_8_fu_245_p4),
    .dout(grp_fu_1745_p3)
);

myproject_mul_mul_6ns_14s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 20 ))
myproject_mul_mul_6ns_14s_20_1_1_U2(
    .din0(r_V_24_fu_1753_p0),
    .din1(p_Val2_8_fu_245_p4),
    .dout(r_V_24_fu_1753_p2)
);

myproject_mul_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_14s_14s_28_1_1_U3(
    .din0(p_Val2_8_fu_245_p4),
    .din1(r_V_48_fu_1759_p1),
    .dout(r_V_48_fu_1759_p2)
);

myproject_am_addmul_17s_15s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
myproject_am_addmul_17s_15s_14s_30_1_1_U4(
    .din0(grp_fu_1765_p0),
    .din1(grp_fu_1765_p1),
    .din2(tmp_5_fu_315_p4),
    .dout(grp_fu_1765_p3)
);

myproject_mul_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_14s_14s_28_1_1_U5(
    .din0(r_V_70_fu_1773_p0),
    .din1(tmp_5_fu_315_p4),
    .dout(r_V_70_fu_1773_p2)
);

myproject_mul_mul_16s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_16s_14s_30_1_1_U6(
    .din0(r_V_fu_339_p3),
    .din1(r_V_1_fu_1779_p1),
    .dout(r_V_1_fu_1779_p2)
);

myproject_mul_mul_15s_14s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_15s_14s_29_1_1_U7(
    .din0(r_V_60_fu_362_p3),
    .din1(tmp_1_reg_2095),
    .dout(r_V_3_fu_1785_p2)
);

myproject_mul_mul_16s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_16s_14s_30_1_1_U8(
    .din0(r_V_7_fu_387_p3),
    .din1(r_V_8_fu_1791_p1),
    .dout(r_V_8_fu_1791_p2)
);

myproject_am_addmul_18s_16s_14s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 33 ))
myproject_am_addmul_18s_16s_14s_33_1_1_U9(
    .din0(grp_fu_1797_p0),
    .din1(grp_fu_1797_p1),
    .din2(grp_fu_1797_p2),
    .dout(grp_fu_1797_p3)
);

myproject_am_addmul_19s_16s_14s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 34 ))
myproject_am_addmul_19s_16s_14s_34_1_1_U10(
    .din0(shl_ln1118_2_fu_376_p3),
    .din1(shl_ln1118_3_fu_428_p3),
    .din2(grp_fu_1805_p2),
    .dout(grp_fu_1805_p3)
);

myproject_mul_mul_20s_14s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 34 ))
myproject_mul_mul_20s_14s_34_1_1_U11(
    .din0(r_V_24_reg_2169),
    .din1(r_V_25_fu_1813_p1),
    .dout(r_V_25_fu_1813_p2)
);

myproject_mul_mul_7ns_14s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_7ns_14s_21_1_1_U12(
    .din0(r_V_26_fu_1819_p0),
    .din1(p_Val2_8_reg_2126),
    .dout(r_V_26_fu_1819_p2)
);

myproject_mul_mul_19s_14s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 33 ))
myproject_mul_mul_19s_14s_33_1_1_U13(
    .din0(r_V_64_fu_1825_p0),
    .din1(r_V_64_fu_1825_p1),
    .dout(r_V_64_fu_1825_p2)
);

myproject_am_addmul_18s_14s_14s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 33 ))
myproject_am_addmul_18s_14s_14s_33_1_1_U14(
    .din0(grp_fu_1832_p0),
    .din1(grp_fu_1832_p1),
    .din2(grp_fu_1832_p2),
    .dout(grp_fu_1832_p3)
);

myproject_mul_mul_19s_14s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 33 ))
myproject_mul_mul_19s_14s_33_1_1_U15(
    .din0(r_V_38_reg_2196),
    .din1(r_V_39_fu_1839_p1),
    .dout(r_V_39_fu_1839_p2)
);

myproject_mul_mul_19s_14s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 33 ))
myproject_mul_mul_19s_14s_33_1_1_U16(
    .din0(r_V_40_fu_1845_p0),
    .din1(r_V_40_fu_1845_p1),
    .dout(r_V_40_fu_1845_p2)
);

myproject_mul_mul_6ns_14s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 20 ))
myproject_mul_mul_6ns_14s_20_1_1_U17(
    .din0(r_V_43_fu_1851_p0),
    .din1(r_V_43_fu_1851_p1),
    .dout(r_V_43_fu_1851_p2)
);

myproject_am_submul_18s_16s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
myproject_am_submul_18s_16s_14s_30_1_1_U18(
    .din0(grp_fu_1856_p0),
    .din1(shl_ln1118_3_fu_428_p3),
    .din2(tmp_1_reg_2095),
    .dout(grp_fu_1856_p3)
);

myproject_mul_mul_28s_14s_38_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 38 ))
myproject_mul_mul_28s_14s_38_1_1_U19(
    .din0(r_V_48_reg_2201),
    .din1(tmp_5_reg_2180),
    .dout(mul_ln1192_32_fu_1865_p2)
);

myproject_mul_mul_7ns_14s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 20 ))
myproject_mul_mul_7ns_14s_20_1_1_U20(
    .din0(mul_ln728_2_fu_1872_p0),
    .din1(mul_ln728_2_fu_1872_p1),
    .dout(mul_ln728_2_fu_1872_p2)
);

myproject_mul_mul_28s_14s_42_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 42 ))
myproject_mul_mul_28s_14s_42_1_1_U21(
    .din0(r_V_70_reg_2211),
    .din1(tmp_5_reg_2180),
    .dout(r_V_52_fu_1877_p2)
);

myproject_am_submul_18s_16s_14s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 33 ))
myproject_am_submul_18s_16s_14s_33_1_1_U22(
    .din0(grp_fu_1883_p0),
    .din1(grp_fu_1883_p1),
    .din2(grp_fu_1883_p2),
    .dout(grp_fu_1883_p3)
);

myproject_am_addmul_18s_15s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
myproject_am_addmul_18s_15s_14s_30_1_1_U23(
    .din0(shl_ln_fu_532_p3),
    .din1(r_V_60_reg_2239),
    .din2(grp_fu_1891_p2),
    .dout(grp_fu_1891_p3)
);

myproject_am_addmul_17s_14s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
myproject_am_addmul_17s_14s_14s_30_1_1_U24(
    .din0(grp_fu_1899_p0),
    .din1(grp_fu_1899_p1),
    .din2(grp_fu_1899_p2),
    .dout(grp_fu_1899_p3)
);

myproject_am_addmul_18s_15s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
myproject_am_addmul_18s_15s_14s_30_1_1_U25(
    .din0(grp_fu_1907_p0),
    .din1(shl_ln1118_5_fu_610_p3),
    .din2(grp_fu_1907_p2),
    .dout(grp_fu_1907_p3)
);

myproject_am_addmul_17s_14s_14s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 32 ))
myproject_am_addmul_17s_14s_14s_32_1_1_U26(
    .din0(shl_ln1118_6_fu_625_p3),
    .din1(tmp_1_reg_2095_pp0_iter1_reg),
    .din2(tmp_2_reg_2114_pp0_iter1_reg),
    .dout(grp_fu_1913_p3)
);

myproject_mul_mul_8ns_14s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_8ns_14s_22_1_1_U27(
    .din0(r_V_14_fu_1921_p0),
    .din1(r_V_14_fu_1921_p1),
    .dout(r_V_14_fu_1921_p2)
);

myproject_mul_mul_7ns_14s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_7ns_14s_21_1_1_U28(
    .din0(r_V_16_fu_1927_p0),
    .din1(tmp_2_reg_2114_pp0_iter1_reg),
    .dout(r_V_16_fu_1927_p2)
);

myproject_mac_muladd_16s_14s_26s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 29 ))
myproject_mac_muladd_16s_14s_26s_29_1_1_U29(
    .din0(r_V_17_fu_663_p2),
    .din1(grp_fu_1933_p1),
    .din2(rhs_V_4_fu_679_p3),
    .dout(grp_fu_1933_p3)
);

myproject_mul_mul_21s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_21s_14s_30_1_1_U30(
    .din0(r_V_26_reg_2301),
    .din1(mul_ln1192_14_fu_1940_p1),
    .dout(mul_ln1192_14_fu_1940_p2)
);

myproject_mul_mul_8ns_14s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_8ns_14s_22_1_1_U31(
    .din0(r_V_29_fu_1946_p0),
    .din1(p_Val2_8_reg_2126_pp0_iter1_reg),
    .dout(r_V_29_fu_1946_p2)
);

myproject_am_submul_20s_18s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
myproject_am_submul_20s_18s_14s_30_1_1_U32(
    .din0(grp_fu_1952_p0),
    .din1(shl_ln1118_10_reg_2311),
    .din2(grp_fu_1952_p2),
    .dout(grp_fu_1952_p3)
);

myproject_mul_mul_6ns_14s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 20 ))
myproject_mul_mul_6ns_14s_20_1_1_U33(
    .din0(r_V_34_fu_1960_p0),
    .din1(tmp_1_reg_2095_pp0_iter1_reg),
    .dout(r_V_34_fu_1960_p2)
);

myproject_mul_mul_8ns_14s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_8ns_14s_22_1_1_U34(
    .din0(r_V_36_fu_1966_p0),
    .din1(tmp_5_reg_2180_pp0_iter1_reg),
    .dout(r_V_36_fu_1966_p2)
);

myproject_mul_mul_17s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_17s_14s_30_1_1_U35(
    .din0(r_V_37_fu_822_p3),
    .din1(mul_ln1192_23_fu_1972_p1),
    .dout(mul_ln1192_23_fu_1972_p2)
);

myproject_mul_mul_18s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_18s_14s_30_1_1_U36(
    .din0(r_V_63_fu_673_p2),
    .din1(mul_ln1192_26_fu_1978_p1),
    .dout(mul_ln1192_26_fu_1978_p2)
);

myproject_am_addmul_20s_16s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
myproject_am_addmul_20s_16s_14s_30_1_1_U37(
    .din0(grp_fu_1985_p0),
    .din1(shl_ln1118_3_reg_2281),
    .din2(grp_fu_1985_p2),
    .dout(grp_fu_1985_p3)
);

myproject_am_addmul_18s_16s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
myproject_am_addmul_18s_16s_14s_30_1_1_U38(
    .din0(grp_fu_1993_p0),
    .din1(grp_fu_1993_p1),
    .din2(grp_fu_1993_p2),
    .dout(grp_fu_1993_p3)
);

myproject_mul_mul_19s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_19s_14s_30_1_1_U39(
    .din0(r_V_27_reg_2174_pp0_iter1_reg),
    .din1(tmp_5_reg_2180_pp0_iter1_reg),
    .dout(mul_ln1192_30_fu_1999_p2)
);

myproject_mul_mul_20s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_20s_14s_30_1_1_U40(
    .din0(r_V_43_reg_2341),
    .din1(mul_ln1192_31_fu_2005_p1),
    .dout(mul_ln1192_31_fu_2005_p2)
);

myproject_mul_mul_7ns_14s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 20 ))
myproject_mul_mul_7ns_14s_20_1_1_U41(
    .din0(mul_ln728_1_fu_2011_p0),
    .din1(mul_ln728_1_fu_2011_p1),
    .dout(mul_ln728_1_fu_2011_p2)
);

myproject_am_addmul_17s_15s_14s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 32 ))
myproject_am_addmul_17s_15s_14s_32_1_1_U42(
    .din0(grp_fu_2016_p0),
    .din1(shl_ln1118_16_fu_906_p3),
    .din2(tmp_5_reg_2180_pp0_iter1_reg),
    .dout(grp_fu_2016_p3)
);

myproject_mul_mul_7ns_14s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_7ns_14s_21_1_1_U43(
    .din0(r_V_58_fu_2024_p0),
    .din1(tmp_5_reg_2180_pp0_iter1_reg),
    .dout(r_V_58_fu_2024_p2)
);

myproject_mul_mul_22s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_22s_14s_30_1_1_U44(
    .din0(r_V_14_reg_2418),
    .din1(mul_ln1192_8_fu_2030_p1),
    .dout(mul_ln1192_8_fu_2030_p2)
);

myproject_mul_mul_21s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_21s_14s_30_1_1_U45(
    .din0(r_V_16_reg_2428),
    .din1(mul_ln1192_9_fu_2036_p1),
    .dout(mul_ln1192_9_fu_2036_p2)
);

myproject_mul_mul_22s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_22s_14s_30_1_1_U46(
    .din0(r_V_29_reg_2473),
    .din1(mul_ln1192_17_fu_2041_p1),
    .dout(mul_ln1192_17_fu_2041_p2)
);

myproject_mul_mul_20s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_20s_14s_30_1_1_U47(
    .din0(r_V_34_reg_2501),
    .din1(mul_ln1192_20_fu_2047_p1),
    .dout(mul_ln1192_20_fu_2047_p2)
);

myproject_am_submul_19s_17s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 17 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
myproject_am_submul_19s_17s_14s_30_1_1_U48(
    .din0(shl_ln1118_12_fu_1251_p3),
    .din1(shl_ln1118_13_fu_1262_p3),
    .din2(grp_fu_2053_p2),
    .dout(grp_fu_2053_p3)
);

myproject_mul_mul_22s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_22s_14s_30_1_1_U49(
    .din0(r_V_36_reg_2511),
    .din1(mul_ln1192_22_fu_2061_p1),
    .dout(mul_ln1192_22_fu_2061_p2)
);

myproject_mul_mul_21s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_21s_14s_30_1_1_U50(
    .din0(r_V_58_reg_2581),
    .din1(mul_ln1192_36_fu_2066_p1),
    .dout(mul_ln1192_36_fu_2066_p2)
);

myproject_mul_mul_9ns_14s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_9ns_14s_22_1_1_U51(
    .din0(mul_ln728_fu_2072_p0),
    .din1(tmp_2_reg_2114_pp0_iter3_reg),
    .dout(mul_ln728_fu_2072_p2)
);

myproject_mul_mul_10ns_14s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_10ns_14s_22_1_1_U52(
    .din0(mul_ln1192_24_fu_2079_p0),
    .din1(mul_ln1192_24_fu_2079_p1),
    .dout(mul_ln1192_24_fu_2079_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 224'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1192_14_reg_2606 <= add_ln1192_14_fu_1284_p2;
        add_ln1192_17_reg_2521 <= add_ln1192_17_fu_857_p2;
        add_ln1192_26_reg_2566 <= add_ln1192_26_fu_998_p2;
        mul_ln1192_10_reg_2438 <= mul_ln1192_10_fu_691_p2;
        mul_ln1192_11_reg_2443 <= mul_ln1192_11_fu_698_p2;
        mul_ln1192_12_reg_2448 <= mul_ln1192_12_fu_709_p2;
        mul_ln1192_13_reg_2453 <= mul_ln1192_13_fu_721_p2;
        mul_ln1192_14_reg_2458 <= mul_ln1192_14_fu_1940_p2;
        mul_ln1192_15_reg_2463 <= mul_ln1192_15_fu_736_p2;
        mul_ln1192_16_reg_2468 <= mul_ln1192_16_fu_742_p2;
        mul_ln1192_22_reg_2611 <= mul_ln1192_22_fu_2061_p2;
        mul_ln1192_23_reg_2516 <= mul_ln1192_23_fu_1972_p2;
        mul_ln1192_23_reg_2516_pp0_iter3_reg <= mul_ln1192_23_reg_2516;
        mul_ln1192_27_reg_2526 <= mul_ln1192_27_fu_866_p2;
        mul_ln1192_30_reg_2541 <= mul_ln1192_30_fu_1999_p2;
        mul_ln1192_31_reg_2546 <= mul_ln1192_31_fu_2005_p2;
        mul_ln1192_4_reg_2398 <= mul_ln1192_4_fu_595_p2;
        mul_ln1192_5_reg_2403 <= mul_ln1192_5_fu_604_p2;
        mul_ln1192_9_reg_2596 <= mul_ln1192_9_fu_2036_p2;
        mul_ln728_1_reg_2551 <= mul_ln728_1_fu_2011_p2;
        r_V_14_reg_2418 <= r_V_14_fu_1921_p2;
        r_V_16_reg_2428 <= r_V_16_fu_1927_p2;
        r_V_29_reg_2473 <= r_V_29_fu_1946_p2;
        r_V_34_reg_2501 <= r_V_34_fu_1960_p2;
        r_V_36_reg_2511 <= r_V_36_fu_1966_p2;
        r_V_58_reg_2581 <= r_V_58_fu_2024_p2;
        r_V_61_reg_2393 <= r_V_61_fu_579_p2;
        r_V_62_reg_2423 <= r_V_62_fu_651_p2;
        r_V_62_reg_2423_pp0_iter3_reg <= r_V_62_reg_2423;
        r_V_65_reg_2483[21 : 5] <= r_V_65_fu_776_p2[21 : 5];
        r_V_65_reg_2483_pp0_iter3_reg[21 : 5] <= r_V_65_reg_2483[21 : 5];
        r_V_66_reg_2556[20 : 1] <= r_V_66_fu_889_p2[20 : 1];
        r_V_68_reg_2561[20 : 1] <= r_V_68_fu_921_p2[20 : 1];
        r_V_70_reg_2211_pp0_iter2_reg <= r_V_70_reg_2211_pp0_iter1_reg;
        r_V_71_reg_2571[20 : 3] <= r_V_71_fu_1004_p2[20 : 3];
        r_V_72_reg_2586 <= r_V_72_fu_1010_p2;
        r_V_72_reg_2586_pp0_iter3_reg <= r_V_72_reg_2586;
        sext_ln1192_22_reg_2488 <= sext_ln1192_22_fu_782_p1;
        sext_ln1192_25_reg_2506 <= sext_ln1192_25_fu_816_p1;
        sext_ln1192_25_reg_2506_pp0_iter3_reg <= sext_ln1192_25_reg_2506;
        sext_ln1192_37_reg_2346_pp0_iter2_reg <= sext_ln1192_37_reg_2346;
        sext_ln1192_4_reg_2372 <= sext_ln1192_4_fu_511_p1;
        sext_ln1192_5_reg_2382 <= sext_ln1192_5_fu_567_p1;
        sext_ln1192_reg_2217_pp0_iter2_reg <= sext_ln1192_reg_2217;
        sub_ln1192_10_reg_2601 <= sub_ln1192_10_fu_1230_p2;
        sub_ln1192_12_reg_2496 <= sub_ln1192_12_fu_807_p2;
        sub_ln1192_19_reg_2616 <= sub_ln1192_19_fu_1431_p2;
        sub_ln1192_1_reg_2377 <= sub_ln1192_1_fu_550_p2;
        sub_ln1192_25_reg_2621 <= sub_ln1192_25_fu_1502_p2;
        sub_ln1192_5_reg_2591 <= sub_ln1192_5_fu_1109_p2;
        tmp_2_reg_2114_pp0_iter2_reg <= tmp_2_reg_2114_pp0_iter1_reg;
        tmp_2_reg_2114_pp0_iter3_reg <= tmp_2_reg_2114_pp0_iter2_reg;
        tmp_4_reg_2160_pp0_iter2_reg <= tmp_4_reg_2160_pp0_iter1_reg;
        tmp_4_reg_2160_pp0_iter3_reg <= tmp_4_reg_2160_pp0_iter2_reg;
        trunc_ln1117_reg_2085_pp0_iter2_reg <= trunc_ln1117_reg_2085_pp0_iter1_reg;
        trunc_ln1192_reg_2336_pp0_iter2_reg <= trunc_ln1192_reg_2336;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        mul_ln1192_18_reg_2478 <= grp_fu_1952_p3;
        mul_ln1192_28_reg_2531 <= grp_fu_1985_p3;
        mul_ln1192_29_reg_2536 <= grp_fu_1993_p3;
        mul_ln1192_3_reg_2388 <= grp_fu_1899_p3;
        mul_ln1192_6_reg_2408 <= grp_fu_1907_p3;
        r_V_13_reg_2413 <= grp_fu_1913_p3;
        r_V_57_reg_2576 <= grp_fu_2016_p3;
        ret_V_1_reg_2433 <= grp_fu_1933_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln1192_38_reg_2206 <= grp_fu_1765_p3;
        r_V_20_reg_2155 <= grp_fu_1745_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln1192_38_reg_2206_pp0_iter1_reg <= mul_ln1192_38_reg_2206;
        mul_ln728_2_reg_2357 <= mul_ln728_2_fu_1872_p2;
        p_Val2_8_reg_2126 <= {{x_V_in_sig[209:196]}};
        p_Val2_8_reg_2126_pp0_iter1_reg <= p_Val2_8_reg_2126;
        r_V_1_reg_2229 <= r_V_1_fu_1779_p2;
        r_V_21_reg_2275 <= r_V_21_fu_422_p2;
        r_V_24_reg_2169 <= r_V_24_fu_1753_p2;
        r_V_25_reg_2296 <= r_V_25_fu_1813_p2;
        r_V_26_reg_2301 <= r_V_26_fu_1819_p2;
        r_V_27_reg_2174 <= r_V_27_fu_309_p2;
        r_V_27_reg_2174_pp0_iter1_reg <= r_V_27_reg_2174;
        r_V_38_reg_2196 <= r_V_38_fu_329_p2;
        r_V_39_reg_2326 <= r_V_39_fu_1839_p2;
        r_V_3_reg_2245 <= r_V_3_fu_1785_p2;
        r_V_40_reg_2331 <= r_V_40_fu_1845_p2;
        r_V_43_reg_2341 <= r_V_43_fu_1851_p2;
        r_V_48_reg_2201 <= r_V_48_fu_1759_p2;
        r_V_52_reg_2362 <= r_V_52_fu_1877_p2;
        r_V_60_reg_2239[14 : 1] <= r_V_60_fu_362_p3[14 : 1];
        r_V_64_reg_2306 <= r_V_64_fu_1825_p2;
        r_V_70_reg_2211 <= r_V_70_fu_1773_p2;
        r_V_70_reg_2211_pp0_iter1_reg <= r_V_70_reg_2211;
        r_V_8_reg_2260 <= r_V_8_fu_1791_p2;
        sext_ln1118_13_reg_2142 <= sext_ln1118_13_fu_255_p1;
        sext_ln1118_13_reg_2142_pp0_iter1_reg <= sext_ln1118_13_reg_2142;
        sext_ln1118_14_reg_2150 <= sext_ln1118_14_fu_259_p1;
        sext_ln1118_16_reg_2255[19 : 5] <= sext_ln1118_16_fu_383_p1[19 : 5];
        sext_ln1118_21_reg_2265[18 : 4] <= sext_ln1118_21_fu_409_p1[18 : 4];
        sext_ln1118_3_reg_2224 <= sext_ln1118_3_fu_356_p1;
        sext_ln1118_40_reg_2286[18 : 2] <= sext_ln1118_40_fu_439_p1[18 : 2];
        sext_ln1118_44_reg_2316[18 : 4] <= sext_ln1118_44_fu_456_p1[18 : 4];
        sext_ln1118_4_reg_2234 <= sext_ln1118_4_fu_359_p1;
        sext_ln1192_37_reg_2346 <= sext_ln1192_37_fu_469_p1;
        sext_ln1192_reg_2217 <= sext_ln1192_fu_350_p1;
        shl_ln1118_10_reg_2311[17 : 4] <= shl_ln1118_10_fu_449_p3[17 : 4];
        shl_ln1118_2_reg_2250[18 : 5] <= shl_ln1118_2_fu_376_p3[18 : 5];
        shl_ln1118_3_reg_2281[15 : 2] <= shl_ln1118_3_fu_428_p3[15 : 2];
        sub_ln1192_21_reg_2352 <= sub_ln1192_21_fu_488_p2;
        tmp_1_reg_2095 <= {{x_V_in_sig[223:210]}};
        tmp_1_reg_2095_pp0_iter1_reg <= tmp_1_reg_2095;
        tmp_2_reg_2114 <= {{x_V_in_sig[41:28]}};
        tmp_2_reg_2114_pp0_iter1_reg <= tmp_2_reg_2114;
        tmp_4_reg_2160 <= {{x_V_in_sig[69:56]}};
        tmp_4_reg_2160_pp0_iter1_reg <= tmp_4_reg_2160;
        tmp_5_reg_2180 <= {{x_V_in_sig[55:42]}};
        tmp_5_reg_2180_pp0_iter1_reg <= tmp_5_reg_2180;
        trunc_ln1117_reg_2085 <= trunc_ln1117_fu_217_p1;
        trunc_ln1117_reg_2085_pp0_iter1_reg <= trunc_ln1117_reg_2085;
        trunc_ln1192_reg_2336 <= trunc_ln1192_fu_466_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        r_V_10_reg_2270 <= grp_fu_1797_p3;
        r_V_23_reg_2291 <= grp_fu_1805_p3;
        r_V_33_reg_2321 <= grp_fu_1832_p3;
        r_V_54_reg_2367 <= grp_fu_1883_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_10_fu_1175_p2 = (shl_ln1192_7_fu_1168_p3 + add_ln1192_9_fu_1162_p2);

assign add_ln1192_11_fu_1201_p2 = (shl_ln1192_9_fu_1194_p3 + sub_ln1192_9_fu_1188_p2);

assign add_ln1192_12_fu_1217_p2 = (shl_ln1192_s_fu_1210_p3 + add_ln1192_11_fu_1201_p2);

assign add_ln1192_14_fu_1284_p2 = (shl_ln1192_12_fu_1277_p3 + sub_ln1192_13_fu_1246_p2);

assign add_ln1192_15_fu_1627_p2 = (shl_ln1192_15_fu_1620_p3 + sub_ln1192_15_fu_1614_p2);

assign add_ln1192_17_fu_857_p2 = (shl_ln1192_16_fu_850_p3 + mul_ln1192_25_fu_840_p2);

assign add_ln1192_18_fu_1293_p2 = (add_ln1192_17_reg_2521 + mul_ln1192_27_reg_2526);

assign add_ln1192_19_fu_1317_p2 = (shl_ln1192_18_fu_1310_p3 + sub_ln1192_16_fu_1304_p2);

assign add_ln1192_1_fu_1056_p2 = ($signed(sext_ln1192_7_fu_1052_p1) + $signed(sub_ln1192_2_fu_1039_p2));

assign add_ln1192_20_fu_1343_p2 = (shl_ln1192_20_fu_1336_p3 + sub_ln1192_17_fu_1330_p2);

assign add_ln1192_21_fu_1356_p2 = (shl_ln1192_21_fu_1349_p3 + add_ln1192_20_fu_1343_p2);

assign add_ln1192_22_fu_1373_p2 = ($signed(sext_ln1192_32_fu_1369_p1) + $signed(add_ln1192_21_fu_1356_p2));

assign add_ln1192_23_fu_1414_p2 = ($signed(sext_ln1192_34_fu_1410_p1) + $signed(sub_ln1192_18_fu_1390_p2));

assign add_ln1192_25_fu_962_p2 = ($signed(sub_ln1192_22_fu_934_p2) + $signed(sext_ln1192_39_fu_946_p1));

assign add_ln1192_26_fu_998_p2 = (shl_ln1192_25_fu_990_p3 + sub_ln1192_23_fu_976_p2);

assign add_ln1192_27_fu_1448_p2 = ($signed(sext_ln1192_43_fu_1444_p1) + $signed(add_ln1192_26_reg_2566));

assign add_ln1192_28_fu_1486_p2 = (shl_ln1192_26_fu_1478_p3 + sub_ln1192_24_fu_1464_p2);

assign add_ln1192_2_fu_1067_p2 = (sub_ln1192_3_fu_1062_p2 + mul_ln1192_5_reg_2403);

assign add_ln1192_3_fu_1079_p2 = (shl_ln1192_2_fu_1072_p3 + add_ln1192_2_fu_1067_p2);

assign add_ln1192_4_fu_1515_p2 = (rhs_V_2_fu_1508_p3 + sub_ln1192_5_reg_2591);

assign add_ln1192_5_fu_1530_p2 = (shl_ln1192_4_fu_1523_p3 + add_ln1192_4_fu_1515_p2);

assign add_ln1192_8_fu_1132_p2 = ($signed(sext_ln1192_13_fu_1128_p1) + $signed(mul_ln1192_10_reg_2438));

assign add_ln1192_9_fu_1162_p2 = (shl_ln1192_6_fu_1155_p3 + sub_ln1192_8_fu_1149_p2);

assign add_ln1192_fu_1023_p2 = (shl_ln1192_1_fu_1016_p3 + sub_ln1192_1_reg_2377);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1745_p0 = sext_ln1118_32_fu_275_p1;

assign grp_fu_1745_p1 = sext_ln1118_33_fu_287_p1;

assign grp_fu_1765_p0 = sext_ln1118_32_fu_275_p1;

assign grp_fu_1765_p1 = sext_ln1118_33_fu_287_p1;

assign grp_fu_1797_p0 = sext_ln1118_21_fu_409_p1;

assign grp_fu_1797_p1 = sext_ln1118_20_fu_394_p1;

assign grp_fu_1797_p2 = sext_ln1118_2_fu_353_p1;

assign grp_fu_1805_p2 = sext_ln1118_36_fu_416_p1;

assign grp_fu_1832_p0 = sext_ln1118_44_fu_456_p1;

assign grp_fu_1832_p1 = sext_ln1118_14_reg_2150;

assign grp_fu_1832_p2 = sext_ln1118_49_fu_460_p1;

assign grp_fu_1856_p0 = sext_ln1118_44_fu_456_p1;

assign grp_fu_1883_p0 = sext_ln1118_21_fu_409_p1;

assign grp_fu_1883_p1 = sext_ln1118_20_fu_394_p1;

assign grp_fu_1883_p2 = sext_ln1118_49_fu_460_p1;

assign grp_fu_1891_p2 = sext_ln1192_reg_2217;

assign grp_fu_1899_p0 = sext_ln1118_8_fu_563_p1;

assign grp_fu_1899_p1 = sext_ln1118_fu_496_p1;

assign grp_fu_1899_p2 = sext_ln1192_5_fu_567_p1;

assign grp_fu_1907_p0 = sext_ln1118_21_reg_2265;

assign grp_fu_1907_p2 = sext_ln1192_reg_2217;

assign grp_fu_1933_p1 = sext_ln1118_3_reg_2224;

assign grp_fu_1952_p0 = sext_ln1118_43_fu_755_p1;

assign grp_fu_1952_p2 = sext_ln1192_21_fu_762_p1;

assign grp_fu_1985_p0 = sext_ln1118_43_fu_755_p1;

assign grp_fu_1985_p2 = sext_ln1118_41_fu_727_p1;

assign grp_fu_1993_p0 = sext_ln1118_44_reg_2316;

assign grp_fu_1993_p1 = sext_ln1118_40_reg_2286;

assign grp_fu_1993_p2 = sext_ln1192_5_fu_567_p1;

assign grp_fu_2016_p0 = sext_ln1118_57_fu_829_p1;

assign grp_fu_2053_p2 = sext_ln1192_22_reg_2488;

assign lhs_V_fu_1121_p3 = {{ret_V_1_reg_2433}, {16'd0}};

assign mul_ln1192_10_fu_691_p1 = sext_ln1118_4_reg_2234;

assign mul_ln1192_10_fu_691_p2 = ($signed(r_V_21_reg_2275) * $signed(mul_ln1192_10_fu_691_p1));

assign mul_ln1192_11_fu_698_p1 = tmp_4_reg_2160_pp0_iter1_reg;

assign mul_ln1192_11_fu_698_p2 = ($signed(r_V_21_reg_2275) * $signed(mul_ln1192_11_fu_698_p1));

assign mul_ln1192_12_fu_709_p0 = r_V_23_reg_2291;

assign mul_ln1192_12_fu_709_p1 = sext_ln1192_1_fu_499_p1;

assign mul_ln1192_12_fu_709_p2 = ($signed(mul_ln1192_12_fu_709_p0) * $signed(mul_ln1192_12_fu_709_p1));

assign mul_ln1192_13_fu_721_p0 = r_V_25_reg_2296;

assign mul_ln1192_13_fu_721_p1 = sext_ln1192_17_fu_718_p1;

assign mul_ln1192_13_fu_721_p2 = ($signed(mul_ln1192_13_fu_721_p0) * $signed(mul_ln1192_13_fu_721_p1));

assign mul_ln1192_14_fu_1940_p1 = sext_ln1118_41_fu_727_p1;

assign mul_ln1192_15_fu_736_p0 = sext_ln1192_18_fu_733_p1;

assign mul_ln1192_15_fu_736_p1 = sext_ln1192_1_fu_499_p1;

assign mul_ln1192_15_fu_736_p2 = ($signed(mul_ln1192_15_fu_736_p0) * $signed(mul_ln1192_15_fu_736_p1));

assign mul_ln1192_16_fu_742_p0 = sext_ln1192_18_fu_733_p1;

assign mul_ln1192_16_fu_742_p1 = sext_ln1192_17_fu_718_p1;

assign mul_ln1192_16_fu_742_p2 = ($signed(mul_ln1192_16_fu_742_p0) * $signed(mul_ln1192_16_fu_742_p1));

assign mul_ln1192_17_fu_2041_p1 = sext_ln1192_reg_2217_pp0_iter2_reg;

assign mul_ln1192_19_fu_791_p0 = r_V_33_reg_2321;

assign mul_ln1192_19_fu_791_p1 = sext_ln1192_17_fu_718_p1;

assign mul_ln1192_19_fu_791_p2 = ($signed(mul_ln1192_19_fu_791_p0) * $signed(mul_ln1192_19_fu_791_p1));

assign mul_ln1192_1_fu_520_p0 = r_V_1_reg_2229;

assign mul_ln1192_1_fu_520_p1 = sext_ln1192_1_fu_499_p1;

assign mul_ln1192_1_fu_520_p2 = ($signed(mul_ln1192_1_fu_520_p0) * $signed(mul_ln1192_1_fu_520_p1));

assign mul_ln1192_20_fu_2047_p1 = sext_ln1192_22_reg_2488;

assign mul_ln1192_22_fu_2061_p1 = sext_ln1192_22_reg_2488;

assign mul_ln1192_23_fu_1972_p1 = sext_ln1192_21_fu_762_p1;

assign mul_ln1192_24_fu_2079_p0 = 22'd470;

assign mul_ln1192_24_fu_2079_p1 = sext_ln1192_25_reg_2506_pp0_iter3_reg;

assign mul_ln1192_25_fu_840_p0 = r_V_39_reg_2326;

assign mul_ln1192_25_fu_840_p1 = p_Val2_8_reg_2126_pp0_iter1_reg;

assign mul_ln1192_25_fu_840_p2 = ($signed(mul_ln1192_25_fu_840_p0) * $signed(mul_ln1192_25_fu_840_p1));

assign mul_ln1192_26_fu_1978_p1 = sext_ln1118_41_fu_727_p1;

assign mul_ln1192_27_fu_866_p0 = r_V_40_reg_2331;

assign mul_ln1192_27_fu_866_p1 = sext_ln1192_4_fu_511_p1;

assign mul_ln1192_27_fu_866_p2 = ($signed(mul_ln1192_27_fu_866_p0) * $signed(mul_ln1192_27_fu_866_p1));

assign mul_ln1192_31_fu_2005_p1 = sext_ln1192_21_fu_762_p1;

assign mul_ln1192_33_fu_956_p0 = r_V_52_reg_2362;

assign mul_ln1192_33_fu_956_p1 = tmp_5_reg_2180_pp0_iter1_reg;

assign mul_ln1192_33_fu_956_p2 = ($signed(mul_ln1192_33_fu_956_p0) * $signed(mul_ln1192_33_fu_956_p1));

assign mul_ln1192_34_fu_985_p0 = r_V_54_reg_2367;

assign mul_ln1192_34_fu_985_p1 = sext_ln1192_37_reg_2346;

assign mul_ln1192_34_fu_985_p2 = ($signed(mul_ln1192_34_fu_985_p0) * $signed(mul_ln1192_34_fu_985_p1));

assign mul_ln1192_35_fu_1473_p0 = r_V_57_reg_2576;

assign mul_ln1192_35_fu_1473_p1 = sext_ln1192_37_reg_2346_pp0_iter2_reg;

assign mul_ln1192_35_fu_1473_p2 = ($signed(mul_ln1192_35_fu_1473_p0) * $signed(mul_ln1192_35_fu_1473_p1));

assign mul_ln1192_36_fu_2066_p1 = sext_ln1192_22_reg_2488;

assign mul_ln1192_4_fu_595_p0 = r_V_8_reg_2260;

assign mul_ln1192_4_fu_595_p1 = sext_ln1192_1_fu_499_p1;

assign mul_ln1192_4_fu_595_p2 = ($signed(mul_ln1192_4_fu_595_p0) * $signed(mul_ln1192_4_fu_595_p1));

assign mul_ln1192_5_fu_604_p0 = r_V_10_reg_2270;

assign mul_ln1192_5_fu_604_p1 = sext_ln1192_4_fu_511_p1;

assign mul_ln1192_5_fu_604_p2 = ($signed(mul_ln1192_5_fu_604_p0) * $signed(mul_ln1192_5_fu_604_p1));

assign mul_ln1192_7_fu_1088_p0 = r_V_13_reg_2413;

assign mul_ln1192_7_fu_1088_p1 = sext_ln1192_4_reg_2372;

assign mul_ln1192_7_fu_1088_p2 = ($signed(mul_ln1192_7_fu_1088_p0) * $signed(mul_ln1192_7_fu_1088_p1));

assign mul_ln1192_8_fu_2030_p1 = sext_ln1192_5_reg_2382;

assign mul_ln1192_9_fu_2036_p1 = sext_ln1192_5_reg_2382;

assign mul_ln1192_fu_514_p0 = r_V_3_reg_2245;

assign mul_ln1192_fu_514_p1 = sext_ln1192_4_fu_511_p1;

assign mul_ln1192_fu_514_p2 = ($signed(mul_ln1192_fu_514_p0) * $signed(mul_ln1192_fu_514_p1));

assign mul_ln728_1_fu_2011_p0 = 20'd44;

assign mul_ln728_1_fu_2011_p1 = sext_ln1118_13_reg_2142_pp0_iter1_reg;

assign mul_ln728_2_fu_1872_p0 = 20'd59;

assign mul_ln728_2_fu_1872_p1 = sext_ln1118_13_reg_2142;

assign mul_ln728_fu_2072_p0 = 22'd137;

assign p_Val2_8_fu_245_p4 = {{x_V_in_sig[209:196]}};

assign r_V_14_fu_1921_p0 = 22'd84;

assign r_V_14_fu_1921_p1 = sext_ln1118_17_fu_583_p1;

assign r_V_16_fu_1927_p0 = 21'd38;

assign r_V_17_fu_663_p2 = ($signed(16'd0) - $signed(sext_ln1118_31_fu_660_p1));

assign r_V_1_fu_1779_p1 = sext_ln1192_fu_350_p1;

assign r_V_21_fu_422_p0 = r_V_20_reg_2155;

assign r_V_21_fu_422_p1 = tmp_1_reg_2095;

assign r_V_21_fu_422_p2 = ($signed(r_V_21_fu_422_p0) * $signed(r_V_21_fu_422_p1));

assign r_V_24_fu_1753_p0 = 20'd23;

assign r_V_25_fu_1813_p1 = sext_ln1118_36_fu_416_p1;

assign r_V_26_fu_1819_p0 = 21'd46;

assign r_V_27_fu_309_p1 = p_Val2_8_fu_245_p4;

assign r_V_27_fu_309_p2 = ($signed({{1'b0}, {19'd13}}) * $signed(r_V_27_fu_309_p1));

assign r_V_29_fu_1946_p0 = 22'd75;

assign r_V_34_fu_1960_p0 = 20'd26;

assign r_V_36_fu_1966_p0 = 22'd93;

assign r_V_37_fu_822_p3 = {{tmp_5_reg_2180_pp0_iter1_reg}, {3'd0}};

assign r_V_38_fu_329_p1 = trunc_ln1117_fu_217_p1;

assign r_V_38_fu_329_p2 = ($signed(19'd524275) * $signed(r_V_38_fu_329_p1));

assign r_V_39_fu_1839_p1 = sext_ln1118_35_fu_413_p1;

assign r_V_40_fu_1845_p0 = sext_ln1116_9_fu_446_p1;

assign r_V_40_fu_1845_p1 = sext_ln1118_35_fu_413_p1;

assign r_V_43_fu_1851_p0 = 20'd26;

assign r_V_43_fu_1851_p1 = sext_ln1118_13_reg_2142;

assign r_V_48_fu_1759_p1 = sext_ln1118_1_fu_231_p1;

assign r_V_58_fu_2024_p0 = 21'd59;

assign r_V_60_fu_362_p3 = {{trunc_ln1117_reg_2085}, {1'd0}};

assign r_V_61_fu_579_p2 = ($signed(sext_ln1118_16_reg_2255) - $signed(sext_ln1118_13_reg_2142_pp0_iter1_reg));

assign r_V_62_fu_651_p2 = ($signed(sext_ln1118_27_fu_647_p1) + $signed(sext_ln1118_17_fu_583_p1));

assign r_V_63_fu_673_p2 = ($signed(sext_ln1118_8_fu_563_p1) - $signed(sext_ln1118_fu_496_p1));

assign r_V_64_fu_1825_p0 = sext_ln1116_9_fu_446_p1;

assign r_V_64_fu_1825_p1 = sext_ln1118_2_fu_353_p1;

assign r_V_65_fu_776_p2 = ($signed(sext_ln1118_46_fu_772_p1) - $signed(sext_ln1118_15_fu_576_p1));

assign r_V_66_fu_889_p2 = ($signed(sext_ln1118_61_fu_885_p1) + $signed(sext_ln1118_22_fu_617_p1));

assign r_V_67_fu_1396_p2 = ($signed(sext_ln1118_52_fu_1269_p1) - $signed(sext_ln1118_29_fu_1115_p1));

assign r_V_68_fu_921_p2 = ($signed(sext_ln1118_62_fu_902_p1) + $signed(sext_ln1118_64_fu_917_p1));

assign r_V_69_fu_1672_p2 = ($signed(sext_ln1118_65_fu_1657_p1) - $signed(sext_ln1118_66_fu_1668_p1));

assign r_V_70_fu_1773_p0 = sext_ln1118_1_fu_231_p1;

assign r_V_71_fu_1004_p2 = ($signed(sext_ln1118_61_fu_885_p1) - $signed(sext_ln1118_26_fu_636_p1));

assign r_V_72_fu_1010_p2 = ($signed(sext_ln1118_57_fu_829_p1) - $signed(sext_ln1118_56_fu_819_p1));

assign r_V_7_fu_387_p3 = {{tmp_1_reg_2095}, {2'd0}};

assign r_V_8_fu_1791_p1 = sext_ln1192_fu_350_p1;

assign r_V_fu_339_p3 = {{trunc_ln1117_reg_2085}, {2'd0}};

assign ret_V_2_fu_1578_p2 = ($signed(46'd69501160783872) + $signed(sub_ln1192_11_fu_1573_p2));

assign ret_V_3_fu_1633_p2 = ($signed(38'd273619615744) + $signed(add_ln1192_15_fu_1627_p2));

assign ret_V_4_fu_1695_p2 = ($signed(38'd272948527104) + $signed(sub_ln1192_20_fu_1690_p2));

assign ret_V_5_fu_1728_p2 = ($signed(46'd69926362546176) + $signed(sub_ln1192_26_fu_1723_p2));

assign ret_V_fu_1549_p2 = ($signed(38'd272009003008) + $signed(sub_ln1192_6_fu_1543_p2));

assign rhs_V_10_fu_1420_p3 = {{r_V_68_reg_2561}, {16'd0}};

assign rhs_V_11_fu_1678_p3 = {{r_V_69_fu_1672_p2}, {16'd0}};

assign rhs_V_12_fu_939_p3 = {{mul_ln728_2_reg_2357}, {16'd0}};

assign rhs_V_13_fu_1437_p3 = {{r_V_70_reg_2211_pp0_iter2_reg}, {16'd0}};

assign rhs_V_14_fu_1453_p3 = {{r_V_71_reg_2571}, {24'd0}};

assign rhs_V_15_fu_1712_p3 = {{r_V_72_reg_2586_pp0_iter3_reg}, {24'd0}};

assign rhs_V_1_fu_1045_p3 = {{r_V_61_reg_2393}, {16'd0}};

assign rhs_V_2_fu_1508_p3 = {{r_V_62_reg_2423_pp0_iter3_reg}, {16'd0}};

assign rhs_V_3_fu_1536_p3 = {{mul_ln728_fu_2072_p2}, {16'd0}};

assign rhs_V_4_fu_679_p3 = {{r_V_63_fu_673_p2}, {8'd0}};

assign rhs_V_5_fu_1566_p3 = {{r_V_65_reg_2483_pp0_iter3_reg}, {24'd0}};

assign rhs_V_6_fu_800_p3 = {{p_Val2_8_reg_2126_pp0_iter1_reg}, {24'd0}};

assign rhs_V_7_fu_1362_p3 = {{mul_ln728_1_reg_2551}, {16'd0}};

assign rhs_V_8_fu_1379_p3 = {{r_V_66_reg_2556}, {16'd0}};

assign rhs_V_9_fu_1402_p3 = {{r_V_67_fu_1396_p2}, {16'd0}};

assign rhs_V_fu_1028_p3 = {{trunc_ln1117_reg_2085_pp0_iter2_reg}, {17'd0}};

assign sext_ln1116_9_fu_446_p1 = r_V_27_reg_2174;

assign sext_ln1118_13_fu_255_p1 = p_Val2_8_fu_245_p4;

assign sext_ln1118_14_fu_259_p1 = p_Val2_8_fu_245_p4;

assign sext_ln1118_15_fu_576_p1 = shl_ln1118_2_reg_2250;

assign sext_ln1118_16_fu_383_p1 = shl_ln1118_2_fu_376_p3;

assign sext_ln1118_17_fu_583_p1 = tmp_1_reg_2095_pp0_iter1_reg;

assign sext_ln1118_1_fu_231_p1 = tmp_1_fu_221_p4;

assign sext_ln1118_20_fu_394_p1 = r_V_7_fu_387_p3;

assign sext_ln1118_21_fu_409_p1 = $signed(shl_ln1118_4_fu_402_p3);

assign sext_ln1118_22_fu_617_p1 = shl_ln1118_5_fu_610_p3;

assign sext_ln1118_26_fu_636_p1 = shl_ln1118_6_fu_625_p3;

assign sext_ln1118_27_fu_647_p1 = $signed(shl_ln1118_7_fu_640_p3);

assign sext_ln1118_29_fu_1115_p1 = tmp_2_reg_2114_pp0_iter2_reg;

assign sext_ln1118_2_fu_353_p1 = tmp_1_reg_2095;

assign sext_ln1118_31_fu_660_p1 = r_V_60_reg_2239;

assign sext_ln1118_32_fu_275_p1 = $signed(shl_ln1118_9_fu_267_p3);

assign sext_ln1118_33_fu_287_p1 = $signed(shl_ln1118_s_fu_279_p3);

assign sext_ln1118_35_fu_413_p1 = p_Val2_8_reg_2126;

assign sext_ln1118_36_fu_416_p1 = p_Val2_8_reg_2126;

assign sext_ln1118_3_fu_356_p1 = tmp_1_reg_2095;

assign sext_ln1118_40_fu_439_p1 = shl_ln1118_3_fu_428_p3;

assign sext_ln1118_41_fu_727_p1 = p_Val2_8_reg_2126_pp0_iter1_reg;

assign sext_ln1118_43_fu_755_p1 = $signed(shl_ln1118_8_fu_748_p3);

assign sext_ln1118_44_fu_456_p1 = shl_ln1118_10_fu_449_p3;

assign sext_ln1118_46_fu_772_p1 = $signed(shl_ln1118_11_fu_765_p3);

assign sext_ln1118_49_fu_460_p1 = tmp_5_reg_2180;

assign sext_ln1118_4_fu_359_p1 = tmp_1_reg_2095;

assign sext_ln1118_52_fu_1269_p1 = shl_ln1118_13_fu_1262_p3;

assign sext_ln1118_56_fu_819_p1 = tmp_5_reg_2180_pp0_iter1_reg;

assign sext_ln1118_57_fu_829_p1 = r_V_37_fu_822_p3;

assign sext_ln1118_61_fu_885_p1 = $signed(shl_ln1118_14_fu_878_p3);

assign sext_ln1118_62_fu_902_p1 = $signed(shl_ln1118_15_fu_895_p3);

assign sext_ln1118_64_fu_917_p1 = shl_ln1118_16_fu_906_p3;

assign sext_ln1118_65_fu_1657_p1 = $signed(shl_ln1118_17_fu_1650_p3);

assign sext_ln1118_66_fu_1668_p1 = $signed(shl_ln1118_18_fu_1661_p3);

assign sext_ln1118_8_fu_563_p1 = $signed(shl_ln1118_1_fu_556_p3);

assign sext_ln1118_fu_496_p1 = trunc_ln1117_reg_2085_pp0_iter1_reg;

assign sext_ln1192_13_fu_1128_p1 = $signed(lhs_V_fu_1121_p3);

assign sext_ln1192_17_fu_718_p1 = tmp_4_reg_2160_pp0_iter1_reg;

assign sext_ln1192_18_fu_733_p1 = r_V_64_reg_2306;

assign sext_ln1192_1_fu_499_p1 = tmp_1_reg_2095_pp0_iter1_reg;

assign sext_ln1192_21_fu_762_p1 = tmp_4_reg_2160_pp0_iter1_reg;

assign sext_ln1192_22_fu_782_p1 = tmp_5_reg_2180_pp0_iter1_reg;

assign sext_ln1192_25_fu_816_p1 = tmp_5_reg_2180_pp0_iter1_reg;

assign sext_ln1192_32_fu_1369_p1 = $signed(rhs_V_7_fu_1362_p3);

assign sext_ln1192_33_fu_1386_p1 = $signed(rhs_V_8_fu_1379_p3);

assign sext_ln1192_34_fu_1410_p1 = $signed(rhs_V_9_fu_1402_p3);

assign sext_ln1192_35_fu_1427_p1 = $signed(rhs_V_10_fu_1420_p3);

assign sext_ln1192_36_fu_1686_p1 = $signed(rhs_V_11_fu_1678_p3);

assign sext_ln1192_37_fu_469_p1 = tmp_5_reg_2180;

assign sext_ln1192_39_fu_946_p1 = $signed(rhs_V_12_fu_939_p3);

assign sext_ln1192_43_fu_1444_p1 = $signed(rhs_V_13_fu_1437_p3);

assign sext_ln1192_44_fu_1460_p1 = $signed(rhs_V_14_fu_1453_p3);

assign sext_ln1192_47_fu_1719_p1 = $signed(rhs_V_15_fu_1712_p3);

assign sext_ln1192_4_fu_511_p1 = tmp_2_reg_2114_pp0_iter1_reg;

assign sext_ln1192_5_fu_567_p1 = tmp_2_reg_2114_pp0_iter1_reg;

assign sext_ln1192_6_fu_1035_p1 = $signed(rhs_V_fu_1028_p3);

assign sext_ln1192_7_fu_1052_p1 = $signed(rhs_V_1_fu_1045_p3);

assign sext_ln1192_fu_350_p1 = tmp_1_reg_2095;

assign shl_ln1118_10_fu_449_p3 = {{p_Val2_8_reg_2126}, {4'd0}};

assign shl_ln1118_11_fu_765_p3 = {{p_Val2_8_reg_2126_pp0_iter1_reg}, {7'd0}};

assign shl_ln1118_12_fu_1251_p3 = {{tmp_2_reg_2114_pp0_iter2_reg}, {5'd0}};

assign shl_ln1118_13_fu_1262_p3 = {{tmp_2_reg_2114_pp0_iter2_reg}, {3'd0}};

assign shl_ln1118_14_fu_878_p3 = {{tmp_1_reg_2095_pp0_iter1_reg}, {6'd0}};

assign shl_ln1118_15_fu_895_p3 = {{tmp_5_reg_2180_pp0_iter1_reg}, {6'd0}};

assign shl_ln1118_16_fu_906_p3 = {{tmp_5_reg_2180_pp0_iter1_reg}, {1'd0}};

assign shl_ln1118_17_fu_1650_p3 = {{tmp_4_reg_2160_pp0_iter3_reg}, {4'd0}};

assign shl_ln1118_18_fu_1661_p3 = {{tmp_4_reg_2160_pp0_iter3_reg}, {1'd0}};

assign shl_ln1118_1_fu_556_p3 = {{trunc_ln1117_reg_2085_pp0_iter1_reg}, {3'd0}};

assign shl_ln1118_2_fu_376_p3 = {{p_Val2_8_reg_2126}, {5'd0}};

assign shl_ln1118_3_fu_428_p3 = {{p_Val2_8_reg_2126}, {2'd0}};

assign shl_ln1118_4_fu_402_p3 = {{tmp_1_reg_2095}, {4'd0}};

assign shl_ln1118_5_fu_610_p3 = {{tmp_1_reg_2095_pp0_iter1_reg}, {1'd0}};

assign shl_ln1118_6_fu_625_p3 = {{tmp_1_reg_2095_pp0_iter1_reg}, {3'd0}};

assign shl_ln1118_7_fu_640_p3 = {{tmp_1_reg_2095_pp0_iter1_reg}, {7'd0}};

assign shl_ln1118_8_fu_748_p3 = {{p_Val2_8_reg_2126_pp0_iter1_reg}, {6'd0}};

assign shl_ln1118_9_fu_267_p3 = {{p_Val2_8_fu_245_p4}, {3'd0}};

assign shl_ln1118_s_fu_279_p3 = {{p_Val2_8_fu_245_p4}, {1'd0}};

assign shl_ln1192_10_fu_1223_p3 = {{mul_ln1192_18_reg_2478}, {16'd0}};

assign shl_ln1192_11_fu_1239_p3 = {{mul_ln1192_20_fu_2047_p2}, {8'd0}};

assign shl_ln1192_12_fu_1277_p3 = {{grp_fu_2053_p3}, {8'd0}};

assign shl_ln1192_13_fu_1595_p3 = {{mul_ln1192_22_reg_2611}, {8'd0}};

assign shl_ln1192_14_fu_1607_p3 = {{mul_ln1192_23_reg_2516_pp0_iter3_reg}, {8'd0}};

assign shl_ln1192_15_fu_1620_p3 = {{mul_ln1192_24_fu_2079_p2}, {16'd0}};

assign shl_ln1192_16_fu_850_p3 = {{mul_ln1192_26_fu_1978_p2}, {8'd0}};

assign shl_ln1192_17_fu_1297_p3 = {{mul_ln1192_28_reg_2531}, {8'd0}};

assign shl_ln1192_18_fu_1310_p3 = {{trunc_ln1192_reg_2336_pp0_iter2_reg}, {8'd0}};

assign shl_ln1192_19_fu_1323_p3 = {{mul_ln1192_29_reg_2536}, {8'd0}};

assign shl_ln1192_1_fu_1016_p3 = {{mul_ln1192_3_reg_2388}, {8'd0}};

assign shl_ln1192_20_fu_1336_p3 = {{mul_ln1192_30_reg_2541}, {8'd0}};

assign shl_ln1192_21_fu_1349_p3 = {{mul_ln1192_31_reg_2546}, {8'd0}};

assign shl_ln1192_22_fu_481_p3 = {{grp_fu_1856_p3}, {8'd0}};

assign shl_ln1192_23_fu_927_p3 = {{mul_ln1192_38_reg_2206_pp0_iter1_reg}, {8'd0}};

assign shl_ln1192_24_fu_968_p3 = {{add_ln1192_25_fu_962_p2}, {8'd0}};

assign shl_ln1192_25_fu_990_p3 = {{mul_ln1192_34_fu_985_p2}, {8'd0}};

assign shl_ln1192_26_fu_1478_p3 = {{mul_ln1192_35_fu_1473_p2}, {8'd0}};

assign shl_ln1192_27_fu_1495_p3 = {{mul_ln1192_36_fu_2066_p2}, {16'd0}};

assign shl_ln1192_2_fu_1072_p3 = {{mul_ln1192_6_reg_2408}, {8'd0}};

assign shl_ln1192_3_fu_1102_p3 = {{mul_ln1192_8_fu_2030_p2}, {8'd0}};

assign shl_ln1192_4_fu_1523_p3 = {{mul_ln1192_9_reg_2596}, {8'd0}};

assign shl_ln1192_5_fu_1142_p3 = {{mul_ln1192_12_reg_2448}, {8'd0}};

assign shl_ln1192_6_fu_1155_p3 = {{mul_ln1192_13_reg_2453}, {8'd0}};

assign shl_ln1192_7_fu_1168_p3 = {{mul_ln1192_14_reg_2458}, {16'd0}};

assign shl_ln1192_8_fu_1181_p3 = {{mul_ln1192_15_reg_2463}, {8'd0}};

assign shl_ln1192_9_fu_1194_p3 = {{mul_ln1192_16_reg_2468}, {8'd0}};

assign shl_ln1192_s_fu_1210_p3 = {{mul_ln1192_17_fu_2041_p2}, {16'd0}};

assign shl_ln1_fu_543_p3 = {{grp_fu_1891_p3}, {8'd0}};

assign shl_ln_fu_532_p3 = {{trunc_ln1117_reg_2085_pp0_iter1_reg}, {4'd0}};

assign sub_ln1192_10_fu_1230_p2 = (add_ln1192_12_fu_1217_p2 - shl_ln1192_10_fu_1223_p3);

assign sub_ln1192_11_fu_1573_p2 = (sub_ln1192_10_reg_2601 - rhs_V_5_fu_1566_p3);

assign sub_ln1192_12_fu_807_p2 = (mul_ln1192_19_fu_791_p2 - rhs_V_6_fu_800_p3);

assign sub_ln1192_13_fu_1246_p2 = (sub_ln1192_12_reg_2496 - shl_ln1192_11_fu_1239_p3);

assign sub_ln1192_14_fu_1602_p2 = (add_ln1192_14_reg_2606 - shl_ln1192_13_fu_1595_p3);

assign sub_ln1192_15_fu_1614_p2 = (sub_ln1192_14_fu_1602_p2 - shl_ln1192_14_fu_1607_p3);

assign sub_ln1192_16_fu_1304_p2 = (add_ln1192_18_fu_1293_p2 - shl_ln1192_17_fu_1297_p3);

assign sub_ln1192_17_fu_1330_p2 = (add_ln1192_19_fu_1317_p2 - shl_ln1192_19_fu_1323_p3);

assign sub_ln1192_18_fu_1390_p2 = ($signed(add_ln1192_22_fu_1373_p2) - $signed(sext_ln1192_33_fu_1386_p1));

assign sub_ln1192_19_fu_1431_p2 = ($signed(add_ln1192_23_fu_1414_p2) - $signed(sext_ln1192_35_fu_1427_p1));

assign sub_ln1192_1_fu_550_p2 = (sub_ln1192_fu_526_p2 - shl_ln1_fu_543_p3);

assign sub_ln1192_20_fu_1690_p2 = ($signed(sub_ln1192_19_reg_2616) - $signed(sext_ln1192_36_fu_1686_p1));

assign sub_ln1192_21_fu_488_p2 = ($signed(mul_ln1192_32_fu_1865_p2) - $signed(shl_ln1192_22_fu_481_p3));

assign sub_ln1192_22_fu_934_p2 = (sub_ln1192_21_reg_2352 - shl_ln1192_23_fu_927_p3);

assign sub_ln1192_23_fu_976_p2 = (shl_ln1192_24_fu_968_p3 - mul_ln1192_33_fu_956_p2);

assign sub_ln1192_24_fu_1464_p2 = ($signed(add_ln1192_27_fu_1448_p2) - $signed(sext_ln1192_44_fu_1460_p1));

assign sub_ln1192_25_fu_1502_p2 = (add_ln1192_28_fu_1486_p2 - shl_ln1192_27_fu_1495_p3);

assign sub_ln1192_26_fu_1723_p2 = ($signed(sub_ln1192_25_reg_2621) - $signed(sext_ln1192_47_fu_1719_p1));

assign sub_ln1192_2_fu_1039_p2 = ($signed(add_ln1192_fu_1023_p2) - $signed(sext_ln1192_6_fu_1035_p1));

assign sub_ln1192_3_fu_1062_p2 = (add_ln1192_1_fu_1056_p2 - mul_ln1192_4_reg_2398);

assign sub_ln1192_4_fu_1093_p2 = (add_ln1192_3_fu_1079_p2 - mul_ln1192_7_fu_1088_p2);

assign sub_ln1192_5_fu_1109_p2 = (sub_ln1192_4_fu_1093_p2 - shl_ln1192_3_fu_1102_p3);

assign sub_ln1192_6_fu_1543_p2 = (add_ln1192_5_fu_1530_p2 - rhs_V_3_fu_1536_p3);

assign sub_ln1192_7_fu_1137_p2 = (add_ln1192_8_fu_1132_p2 - mul_ln1192_11_reg_2443);

assign sub_ln1192_8_fu_1149_p2 = (sub_ln1192_7_fu_1137_p2 - shl_ln1192_5_fu_1142_p3);

assign sub_ln1192_9_fu_1188_p2 = (add_ln1192_10_fu_1175_p2 - shl_ln1192_8_fu_1181_p3);

assign sub_ln1192_fu_526_p2 = (mul_ln1192_1_fu_520_p2 - mul_ln1192_fu_514_p2);

assign tmp_1_fu_221_p4 = {{x_V_in_sig[223:210]}};

assign tmp_5_fu_315_p4 = {{x_V_in_sig[55:42]}};

assign trunc_ln1117_fu_217_p1 = x_V_in_sig[13:0];

assign trunc_ln1192_fu_466_p1 = r_V_64_fu_1825_p2[29:0];

assign y_0_V = {{ret_V_fu_1549_p2[37:24]}};

assign y_1_V = {{ret_V_2_fu_1578_p2[45:32]}};

assign y_2_V = {{ret_V_3_fu_1633_p2[37:24]}};

assign y_3_V = {{ret_V_4_fu_1695_p2[37:24]}};

assign y_4_V = {{ret_V_5_fu_1728_p2[45:32]}};

always @ (posedge ap_clk) begin
    r_V_60_reg_2239[0] <= 1'b0;
    shl_ln1118_2_reg_2250[4:0] <= 5'b00000;
    sext_ln1118_16_reg_2255[4:0] <= 5'b00000;
    sext_ln1118_21_reg_2265[3:0] <= 4'b0000;
    shl_ln1118_3_reg_2281[1:0] <= 2'b00;
    sext_ln1118_40_reg_2286[1:0] <= 2'b00;
    shl_ln1118_10_reg_2311[3:0] <= 4'b0000;
    sext_ln1118_44_reg_2316[3:0] <= 4'b0000;
    r_V_65_reg_2483[4:0] <= 5'b00000;
    r_V_65_reg_2483_pp0_iter3_reg[4:0] <= 5'b00000;
    r_V_66_reg_2556[0] <= 1'b0;
    r_V_68_reg_2561[0] <= 1'b0;
    r_V_71_reg_2571[2:0] <= 3'b000;
end

endmodule //myproject
