<stg><name>conv3x3b</name>


<trans_list>

<trans id="174" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader.0_ifconv:0  %cc_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %cc_V)

]]></Node>
<StgValue><ssdm name="cc_V_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader.0_ifconv:1  %bank_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %bank_V)

]]></Node>
<StgValue><ssdm name="bank_V_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:21  %line_buffer_m_V_offs = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %line_buffer_m_V_offset)

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_offs"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader.preheader.0_ifconv:22  %tmp = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %line_buffer_m_V_offs, i3 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="4">
<![CDATA[
.preheader.preheader.0_ifconv:23  %zext_ln74_cast = zext i4 %tmp to i5

]]></Node>
<StgValue><ssdm name="zext_ln74_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="4">
<![CDATA[
.preheader.preheader.0_ifconv:25  %zext_ln74 = zext i4 %bank_V_read to i5

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader.0_ifconv:26  %add_ln74 = add i5 %zext_ln74, %zext_ln74_cast

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader.0_ifconv:27  %p_shl_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln74, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:28  %tmp_54 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %add_ln74, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="6">
<![CDATA[
.preheader.preheader.0_ifconv:29  %zext_ln74_1 = zext i6 %tmp_54 to i10

]]></Node>
<StgValue><ssdm name="zext_ln74_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader.0_ifconv:30  %sub_ln74 = sub i10 %p_shl_cast, %zext_ln74_1

]]></Node>
<StgValue><ssdm name="sub_ln74"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="4">
<![CDATA[
.preheader.preheader.0_ifconv:33  %zext_ln74_2 = zext i4 %cc_V_read to i10

]]></Node>
<StgValue><ssdm name="zext_ln74_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader.0_ifconv:34  %add_ln74_3 = add i10 %zext_ln74_2, %sub_ln74

]]></Node>
<StgValue><ssdm name="add_ln74_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="10">
<![CDATA[
.preheader.preheader.0_ifconv:35  %zext_ln74_3 = zext i10 %add_ln74_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln74_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0_ifconv:36  %line_buffer_m_V_addr = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln74_3

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="9">
<![CDATA[
.preheader.preheader.0_ifconv:43  %line_buffer_m_V_load = load i2* %line_buffer_m_V_addr, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader.0_ifconv:51  %add_ln1353 = add i4 1, %cc_V_read

]]></Node>
<StgValue><ssdm name="add_ln1353"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="4">
<![CDATA[
.preheader.preheader.0_ifconv:52  %zext_ln74_6 = zext i4 %add_ln1353 to i10

]]></Node>
<StgValue><ssdm name="zext_ln74_6"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader.0_ifconv:53  %add_ln74_6 = add i10 %zext_ln74_6, %sub_ln74

]]></Node>
<StgValue><ssdm name="add_ln74_6"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="10">
<![CDATA[
.preheader.preheader.0_ifconv:54  %zext_ln74_7 = zext i10 %add_ln74_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln74_7"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0_ifconv:55  %line_buffer_m_V_addr_242 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln74_7

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_242"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="9">
<![CDATA[
.preheader.preheader.0_ifconv:62  %line_buffer_m_V_load_1 = load i2* %line_buffer_m_V_addr_242, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:2  %conv_params_m_V_offs = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_V_offset)

]]></Node>
<StgValue><ssdm name="conv_params_m_V_offs"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:3  %conv_params_m_2_2_11 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_2_2_10)

]]></Node>
<StgValue><ssdm name="conv_params_m_2_2_11"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:4  %conv_params_m_2_2_12 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_2_2_s)

]]></Node>
<StgValue><ssdm name="conv_params_m_2_2_12"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:5  %conv_params_m_2_1_11 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_2_1_10)

]]></Node>
<StgValue><ssdm name="conv_params_m_2_1_11"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:6  %conv_params_m_2_1_12 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_2_1_s)

]]></Node>
<StgValue><ssdm name="conv_params_m_2_1_12"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader.0_ifconv:31  %add_ln74_1 = add i10 10, %sub_ln74

]]></Node>
<StgValue><ssdm name="add_ln74_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader.0_ifconv:37  %add_ln74_4 = add i10 %zext_ln74_2, %add_ln74_1

]]></Node>
<StgValue><ssdm name="add_ln74_4"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="10">
<![CDATA[
.preheader.preheader.0_ifconv:38  %zext_ln74_4 = zext i10 %add_ln74_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln74_4"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0_ifconv:39  %line_buffer_m_V_addr_240 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln74_4

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_240"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="9">
<![CDATA[
.preheader.preheader.0_ifconv:43  %line_buffer_m_V_load = load i2* %line_buffer_m_V_addr, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="2">
<![CDATA[
.preheader.preheader.0_ifconv:44  %trunc_ln215 = trunc i2 %line_buffer_m_V_load to i1

]]></Node>
<StgValue><ssdm name="trunc_ln215"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:45  %select_ln215 = select i1 %conv_params_m_V_offs, i1 %conv_params_m_2_2_11, i1 %conv_params_m_2_2_12

]]></Node>
<StgValue><ssdm name="select_ln215"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:46  %and_ln1355 = and i1 %trunc_ln215, %select_ln215

]]></Node>
<StgValue><ssdm name="and_ln1355"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader.preheader.0_ifconv:47  %tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %line_buffer_m_V_load, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:48  %xor_ln841 = xor i1 %and_ln1355, %tmp_55

]]></Node>
<StgValue><ssdm name="xor_ln841"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:49  %tmp_56 = call i2 @_ssdm_op_BitSet.i2.i2.i32.i1(i2 %line_buffer_m_V_load, i32 1, i1 %xor_ln841)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader.0_ifconv:50  %sext_ln1353 = sext i2 %tmp_56 to i3

]]></Node>
<StgValue><ssdm name="sext_ln1353"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="9">
<![CDATA[
.preheader.preheader.0_ifconv:62  %line_buffer_m_V_load_1 = load i2* %line_buffer_m_V_addr_242, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_load_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="2">
<![CDATA[
.preheader.preheader.0_ifconv:63  %trunc_ln215_1 = trunc i2 %line_buffer_m_V_load_1 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln215_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:64  %select_ln215_1 = select i1 %conv_params_m_V_offs, i1 %conv_params_m_2_1_11, i1 %conv_params_m_2_1_12

]]></Node>
<StgValue><ssdm name="select_ln215_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:65  %and_ln1355_1 = and i1 %trunc_ln215_1, %select_ln215_1

]]></Node>
<StgValue><ssdm name="and_ln1355_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader.preheader.0_ifconv:66  %tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %line_buffer_m_V_load_1, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:67  %xor_ln841_1 = xor i1 %and_ln1355_1, %tmp_57

]]></Node>
<StgValue><ssdm name="xor_ln841_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:68  %tmp_58 = call i2 @_ssdm_op_BitSet.i2.i2.i32.i1(i2 %line_buffer_m_V_load_1, i32 1, i1 %xor_ln841_1)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader.0_ifconv:69  %sext_ln1353_1 = sext i2 %tmp_58 to i3

]]></Node>
<StgValue><ssdm name="sext_ln1353_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader.0_ifconv:70  %add_ln1353_14 = add i4 2, %cc_V_read

]]></Node>
<StgValue><ssdm name="add_ln1353_14"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="4">
<![CDATA[
.preheader.preheader.0_ifconv:71  %zext_ln74_10 = zext i4 %add_ln1353_14 to i10

]]></Node>
<StgValue><ssdm name="zext_ln74_10"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader.0_ifconv:72  %add_ln74_9 = add i10 %zext_ln74_10, %sub_ln74

]]></Node>
<StgValue><ssdm name="add_ln74_9"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="10">
<![CDATA[
.preheader.preheader.0_ifconv:73  %zext_ln74_11 = zext i10 %add_ln74_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln74_11"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0_ifconv:74  %line_buffer_m_V_addr_245 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln74_11

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_245"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="9">
<![CDATA[
.preheader.preheader.0_ifconv:81  %line_buffer_m_V_load_2 = load i2* %line_buffer_m_V_addr_245, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_load_2"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="2" op_0_bw="9">
<![CDATA[
.preheader.preheader.0_ifconv:89  %line_buffer_m_V_load_3 = load i2* %line_buffer_m_V_addr_240, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_load_3"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader.0_ifconv:137  %add_ln700 = add i3 %sext_ln1353, %sext_ln1353_1

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:7  %conv_params_m_2_0_11 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_2_0_10)

]]></Node>
<StgValue><ssdm name="conv_params_m_2_0_11"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:8  %conv_params_m_2_0_12 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_2_0_s)

]]></Node>
<StgValue><ssdm name="conv_params_m_2_0_12"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:9  %conv_params_m_1_2_11 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_1_2_10)

]]></Node>
<StgValue><ssdm name="conv_params_m_1_2_11"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:10  %conv_params_m_1_2_12 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_1_2_s)

]]></Node>
<StgValue><ssdm name="conv_params_m_1_2_12"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader.0_ifconv:32  %add_ln74_2 = add i10 20, %sub_ln74

]]></Node>
<StgValue><ssdm name="add_ln74_2"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader.0_ifconv:40  %add_ln74_5 = add i10 %zext_ln74_2, %add_ln74_2

]]></Node>
<StgValue><ssdm name="add_ln74_5"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader.0_ifconv:56  %add_ln74_7 = add i10 %zext_ln74_6, %add_ln74_1

]]></Node>
<StgValue><ssdm name="add_ln74_7"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="10">
<![CDATA[
.preheader.preheader.0_ifconv:57  %zext_ln74_8 = zext i10 %add_ln74_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln74_8"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0_ifconv:58  %line_buffer_m_V_addr_243 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln74_8

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_243"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader.0_ifconv:59  %add_ln74_8 = add i10 %zext_ln74_6, %add_ln74_2

]]></Node>
<StgValue><ssdm name="add_ln74_8"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader.0_ifconv:75  %add_ln74_10 = add i10 %zext_ln74_10, %add_ln74_1

]]></Node>
<StgValue><ssdm name="add_ln74_10"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="10">
<![CDATA[
.preheader.preheader.0_ifconv:76  %zext_ln74_12 = zext i10 %add_ln74_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln74_12"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0_ifconv:77  %line_buffer_m_V_addr_246 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln74_12

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_246"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader.0_ifconv:78  %add_ln74_11 = add i10 %zext_ln74_10, %add_ln74_2

]]></Node>
<StgValue><ssdm name="add_ln74_11"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="9">
<![CDATA[
.preheader.preheader.0_ifconv:81  %line_buffer_m_V_load_2 = load i2* %line_buffer_m_V_addr_245, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_load_2"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="2">
<![CDATA[
.preheader.preheader.0_ifconv:82  %trunc_ln215_2 = trunc i2 %line_buffer_m_V_load_2 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln215_2"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:83  %select_ln215_2 = select i1 %conv_params_m_V_offs, i1 %conv_params_m_2_0_11, i1 %conv_params_m_2_0_12

]]></Node>
<StgValue><ssdm name="select_ln215_2"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:84  %and_ln1355_2 = and i1 %trunc_ln215_2, %select_ln215_2

]]></Node>
<StgValue><ssdm name="and_ln1355_2"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader.preheader.0_ifconv:85  %tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %line_buffer_m_V_load_2, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:86  %xor_ln841_2 = xor i1 %and_ln1355_2, %tmp_59

]]></Node>
<StgValue><ssdm name="xor_ln841_2"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:87  %tmp_60 = call i2 @_ssdm_op_BitSet.i2.i2.i32.i1(i2 %line_buffer_m_V_load_2, i32 1, i1 %xor_ln841_2)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader.0_ifconv:88  %sext_ln74 = sext i2 %tmp_60 to i3

]]></Node>
<StgValue><ssdm name="sext_ln74"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="2" op_0_bw="9">
<![CDATA[
.preheader.preheader.0_ifconv:89  %line_buffer_m_V_load_3 = load i2* %line_buffer_m_V_addr_240, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_load_3"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="2">
<![CDATA[
.preheader.preheader.0_ifconv:90  %trunc_ln215_3 = trunc i2 %line_buffer_m_V_load_3 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln215_3"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:91  %select_ln215_3 = select i1 %conv_params_m_V_offs, i1 %conv_params_m_1_2_11, i1 %conv_params_m_1_2_12

]]></Node>
<StgValue><ssdm name="select_ln215_3"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:92  %and_ln1355_3 = and i1 %trunc_ln215_3, %select_ln215_3

]]></Node>
<StgValue><ssdm name="and_ln1355_3"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader.preheader.0_ifconv:93  %tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %line_buffer_m_V_load_3, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:94  %xor_ln841_3 = xor i1 %and_ln1355_3, %tmp_61

]]></Node>
<StgValue><ssdm name="xor_ln841_3"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:95  %tmp_62 = call i2 @_ssdm_op_BitSet.i2.i2.i32.i1(i2 %line_buffer_m_V_load_3, i32 1, i1 %xor_ln841_3)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader.0_ifconv:96  %sext_ln74_1 = sext i2 %tmp_62 to i3

]]></Node>
<StgValue><ssdm name="sext_ln74_1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="9">
<![CDATA[
.preheader.preheader.0_ifconv:97  %line_buffer_m_V_load_4 = load i2* %line_buffer_m_V_addr_243, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_load_4"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="9">
<![CDATA[
.preheader.preheader.0_ifconv:105  %line_buffer_m_V_load_5 = load i2* %line_buffer_m_V_addr_246, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_load_5"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader.0_ifconv:138  %sext_ln700_1 = sext i3 %add_ln700 to i4

]]></Node>
<StgValue><ssdm name="sext_ln700_1"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader.0_ifconv:139  %add_ln700_3 = add i3 %sext_ln74, %sext_ln74_1

]]></Node>
<StgValue><ssdm name="add_ln700_3"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader.0_ifconv:140  %sext_ln700_2 = sext i3 %add_ln700_3 to i4

]]></Node>
<StgValue><ssdm name="sext_ln700_2"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader.0_ifconv:141  %add_ln700_4 = add i4 %sext_ln700_2, %sext_ln700_1

]]></Node>
<StgValue><ssdm name="add_ln700_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:11  %conv_params_m_1_1_11 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_1_1_10)

]]></Node>
<StgValue><ssdm name="conv_params_m_1_1_11"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:12  %conv_params_m_1_1_12 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_1_1_s)

]]></Node>
<StgValue><ssdm name="conv_params_m_1_1_12"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:13  %conv_params_m_1_0_11 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_1_0_10)

]]></Node>
<StgValue><ssdm name="conv_params_m_1_0_11"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:14  %conv_params_m_1_0_12 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_1_0_s)

]]></Node>
<StgValue><ssdm name="conv_params_m_1_0_12"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="10">
<![CDATA[
.preheader.preheader.0_ifconv:41  %zext_ln74_5 = zext i10 %add_ln74_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln74_5"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0_ifconv:42  %line_buffer_m_V_addr_241 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln74_5

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_241"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="10">
<![CDATA[
.preheader.preheader.0_ifconv:60  %zext_ln74_9 = zext i10 %add_ln74_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln74_9"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0_ifconv:61  %line_buffer_m_V_addr_244 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln74_9

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_244"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="9">
<![CDATA[
.preheader.preheader.0_ifconv:97  %line_buffer_m_V_load_4 = load i2* %line_buffer_m_V_addr_243, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_load_4"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="2">
<![CDATA[
.preheader.preheader.0_ifconv:98  %trunc_ln215_4 = trunc i2 %line_buffer_m_V_load_4 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln215_4"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:99  %select_ln215_4 = select i1 %conv_params_m_V_offs, i1 %conv_params_m_1_1_11, i1 %conv_params_m_1_1_12

]]></Node>
<StgValue><ssdm name="select_ln215_4"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:100  %and_ln1355_4 = and i1 %trunc_ln215_4, %select_ln215_4

]]></Node>
<StgValue><ssdm name="and_ln1355_4"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader.preheader.0_ifconv:101  %tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %line_buffer_m_V_load_4, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:102  %xor_ln841_4 = xor i1 %and_ln1355_4, %tmp_63

]]></Node>
<StgValue><ssdm name="xor_ln841_4"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:103  %tmp_64 = call i2 @_ssdm_op_BitSet.i2.i2.i32.i1(i2 %line_buffer_m_V_load_4, i32 1, i1 %xor_ln841_4)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader.0_ifconv:104  %sext_ln74_2 = sext i2 %tmp_64 to i3

]]></Node>
<StgValue><ssdm name="sext_ln74_2"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="9">
<![CDATA[
.preheader.preheader.0_ifconv:105  %line_buffer_m_V_load_5 = load i2* %line_buffer_m_V_addr_246, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_load_5"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="2">
<![CDATA[
.preheader.preheader.0_ifconv:106  %trunc_ln215_5 = trunc i2 %line_buffer_m_V_load_5 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln215_5"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:107  %select_ln215_5 = select i1 %conv_params_m_V_offs, i1 %conv_params_m_1_0_11, i1 %conv_params_m_1_0_12

]]></Node>
<StgValue><ssdm name="select_ln215_5"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:108  %and_ln1355_5 = and i1 %trunc_ln215_5, %select_ln215_5

]]></Node>
<StgValue><ssdm name="and_ln1355_5"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader.preheader.0_ifconv:109  %tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %line_buffer_m_V_load_5, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:110  %xor_ln841_5 = xor i1 %and_ln1355_5, %tmp_65

]]></Node>
<StgValue><ssdm name="xor_ln841_5"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:111  %tmp_66 = call i2 @_ssdm_op_BitSet.i2.i2.i32.i1(i2 %line_buffer_m_V_load_5, i32 1, i1 %xor_ln841_5)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader.0_ifconv:112  %sext_ln74_3 = sext i2 %tmp_66 to i3

]]></Node>
<StgValue><ssdm name="sext_ln74_3"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="2" op_0_bw="9">
<![CDATA[
.preheader.preheader.0_ifconv:113  %line_buffer_m_V_load_6 = load i2* %line_buffer_m_V_addr_241, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_load_6"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="9">
<![CDATA[
.preheader.preheader.0_ifconv:121  %line_buffer_m_V_load_7 = load i2* %line_buffer_m_V_addr_244, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_load_7"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader.0_ifconv:143  %add_ln700_5 = add i3 %sext_ln74_2, %sext_ln74_3

]]></Node>
<StgValue><ssdm name="add_ln700_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:15  %conv_params_m_0_2_11 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_0_2_10)

]]></Node>
<StgValue><ssdm name="conv_params_m_0_2_11"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:16  %conv_params_m_0_2_12 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_0_2_s)

]]></Node>
<StgValue><ssdm name="conv_params_m_0_2_12"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:17  %conv_params_m_0_1_11 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_0_1_10)

]]></Node>
<StgValue><ssdm name="conv_params_m_0_1_11"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:18  %conv_params_m_0_1_12 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_0_1_s)

]]></Node>
<StgValue><ssdm name="conv_params_m_0_1_12"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:19  %conv_params_m_0_0_11 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_0_0_10)

]]></Node>
<StgValue><ssdm name="conv_params_m_0_0_11"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:20  %conv_params_m_0_0_12 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_0_0_s)

]]></Node>
<StgValue><ssdm name="conv_params_m_0_0_12"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="10">
<![CDATA[
.preheader.preheader.0_ifconv:79  %zext_ln74_13 = zext i10 %add_ln74_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln74_13"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0_ifconv:80  %line_buffer_m_V_addr_247 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln74_13

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_247"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="2" op_0_bw="9">
<![CDATA[
.preheader.preheader.0_ifconv:113  %line_buffer_m_V_load_6 = load i2* %line_buffer_m_V_addr_241, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_load_6"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="2">
<![CDATA[
.preheader.preheader.0_ifconv:114  %trunc_ln215_6 = trunc i2 %line_buffer_m_V_load_6 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln215_6"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:115  %select_ln215_6 = select i1 %conv_params_m_V_offs, i1 %conv_params_m_0_2_11, i1 %conv_params_m_0_2_12

]]></Node>
<StgValue><ssdm name="select_ln215_6"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:116  %and_ln1355_6 = and i1 %trunc_ln215_6, %select_ln215_6

]]></Node>
<StgValue><ssdm name="and_ln1355_6"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader.preheader.0_ifconv:117  %tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %line_buffer_m_V_load_6, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:118  %xor_ln841_6 = xor i1 %and_ln1355_6, %tmp_67

]]></Node>
<StgValue><ssdm name="xor_ln841_6"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:119  %tmp_68 = call i2 @_ssdm_op_BitSet.i2.i2.i32.i1(i2 %line_buffer_m_V_load_6, i32 1, i1 %xor_ln841_6)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="9">
<![CDATA[
.preheader.preheader.0_ifconv:121  %line_buffer_m_V_load_7 = load i2* %line_buffer_m_V_addr_244, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_load_7"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="2">
<![CDATA[
.preheader.preheader.0_ifconv:122  %trunc_ln215_7 = trunc i2 %line_buffer_m_V_load_7 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln215_7"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:123  %select_ln215_7 = select i1 %conv_params_m_V_offs, i1 %conv_params_m_0_1_11, i1 %conv_params_m_0_1_12

]]></Node>
<StgValue><ssdm name="select_ln215_7"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:124  %and_ln1355_7 = and i1 %trunc_ln215_7, %select_ln215_7

]]></Node>
<StgValue><ssdm name="and_ln1355_7"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader.preheader.0_ifconv:125  %tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %line_buffer_m_V_load_7, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:126  %xor_ln841_7 = xor i1 %and_ln1355_7, %tmp_69

]]></Node>
<StgValue><ssdm name="xor_ln841_7"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:127  %tmp_70 = call i2 @_ssdm_op_BitSet.i2.i2.i32.i1(i2 %line_buffer_m_V_load_7, i32 1, i1 %xor_ln841_7)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="9">
<![CDATA[
.preheader.preheader.0_ifconv:129  %line_buffer_m_V_load_8 = load i2* %line_buffer_m_V_addr_247, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_load_8"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader.0_ifconv:24  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln69"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="2">
<![CDATA[
.preheader.preheader.0_ifconv:120  %sext_ln74_4 = sext i2 %tmp_68 to i4

]]></Node>
<StgValue><ssdm name="sext_ln74_4"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader.0_ifconv:128  %sext_ln74_5 = sext i2 %tmp_70 to i3

]]></Node>
<StgValue><ssdm name="sext_ln74_5"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="9">
<![CDATA[
.preheader.preheader.0_ifconv:129  %line_buffer_m_V_load_8 = load i2* %line_buffer_m_V_addr_247, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_load_8"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="2">
<![CDATA[
.preheader.preheader.0_ifconv:130  %trunc_ln215_8 = trunc i2 %line_buffer_m_V_load_8 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln215_8"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:131  %select_ln215_8 = select i1 %conv_params_m_V_offs, i1 %conv_params_m_0_0_11, i1 %conv_params_m_0_0_12

]]></Node>
<StgValue><ssdm name="select_ln215_8"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:132  %and_ln1355_8 = and i1 %trunc_ln215_8, %select_ln215_8

]]></Node>
<StgValue><ssdm name="and_ln1355_8"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader.preheader.0_ifconv:133  %tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %line_buffer_m_V_load_8, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:134  %xor_ln841_8 = xor i1 %and_ln1355_8, %tmp_71

]]></Node>
<StgValue><ssdm name="xor_ln841_8"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader.0_ifconv:135  %tmp_72 = call i2 @_ssdm_op_BitSet.i2.i2.i32.i1(i2 %line_buffer_m_V_load_8, i32 1, i1 %xor_ln841_8)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader.0_ifconv:136  %sext_ln700 = sext i2 %tmp_72 to i3

]]></Node>
<StgValue><ssdm name="sext_ln700"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="4">
<![CDATA[
.preheader.preheader.0_ifconv:142  %sext_ln700_3 = sext i4 %add_ln700_4 to i5

]]></Node>
<StgValue><ssdm name="sext_ln700_3"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="5" op_0_bw="3">
<![CDATA[
.preheader.preheader.0_ifconv:144  %sext_ln700_4 = sext i3 %add_ln700_5 to i5

]]></Node>
<StgValue><ssdm name="sext_ln700_4"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader.0_ifconv:145  %add_ln700_6 = add i3 %sext_ln74_5, %sext_ln700

]]></Node>
<StgValue><ssdm name="add_ln700_6"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader.0_ifconv:146  %sext_ln700_5 = sext i3 %add_ln700_6 to i4

]]></Node>
<StgValue><ssdm name="sext_ln700_5"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader.0_ifconv:147  %add_ln700_7 = add i4 %sext_ln700_5, %sext_ln74_4

]]></Node>
<StgValue><ssdm name="add_ln700_7"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="4">
<![CDATA[
.preheader.preheader.0_ifconv:148  %sext_ln700_6 = sext i4 %add_ln700_7 to i5

]]></Node>
<StgValue><ssdm name="sext_ln700_6"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader.0_ifconv:149  %add_ln700_8 = add i5 %sext_ln700_6, %sext_ln700_4

]]></Node>
<StgValue><ssdm name="add_ln700_8"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader.0_ifconv:150  %add_ln700_9 = add i5 %add_ln700_8, %sext_ln700_3

]]></Node>
<StgValue><ssdm name="add_ln700_9"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="5">
<![CDATA[
.preheader.preheader.0_ifconv:151  ret i5 %add_ln700_9

]]></Node>
<StgValue><ssdm name="ret_ln80"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
