mod apu2a03_registers;
mod channels;
mod envelope;
mod length_counter;
mod sequencer;
mod tone_source;

use crate::common::{
    interconnection::{APUCPUConnection, CPUIrqProvider},
    save_state::{Savable, SaveError},
    CPU_FREQ,
};
use apu2a03_registers::Register;
use channels::{Dmc, NoiseWave, SquarePulse, TriangleWave};
use envelope::EnvelopedChannel;
use length_counter::LengthCountedChannel;
use serde::{Deserialize, Serialize};
use std::cell::Cell;
use std::sync::{Arc, Mutex};
use tone_source::{APUChannel, BufferedChannel, TimedAPUChannel};

// for performance
/// The sample rate expected to get from [`NES::audio_buffer`](crate::NES::audio_buffer)
/// Do note that the audio is mono, i.e. 1 channel
pub const SAMPLE_RATE: u32 = 44100;

// after how many apu clocks a sample should be recorded
// APU, is clocked on every CPU clock
const SAMPLES_EVERY_N_APU_CLOCK: f64 = CPU_FREQ / (SAMPLE_RATE as f64);

mod buffered_channel_serde {
    use super::BufferedChannel;
    use serde::{ser::Error, Deserialize, Deserializer, Serialize, Serializer};
    use std::sync::{Arc, Mutex};

    pub fn serialize<S>(
        value: &Arc<Mutex<BufferedChannel>>,
        serializer: S,
    ) -> Result<S::Ok, S::Error>
    where
        S: Serializer,
    {
        if let Ok(value) = value.lock() {
            value.serialize(serializer)
        } else {
            Err(S::Error::custom(""))
        }
    }

    pub fn deserialize<'de, D>(deserializer: D) -> Result<Arc<Mutex<BufferedChannel>>, D::Error>
    where
        D: Deserializer<'de>,
    {
        BufferedChannel::deserialize(deserializer).map(|channel| Arc::new(Mutex::new(channel)))
    }
}

#[derive(Serialize, Deserialize)]
pub struct APU2A03 {
    square_pulse_1: LengthCountedChannel<SquarePulse>,
    square_pulse_2: LengthCountedChannel<SquarePulse>,
    triangle: LengthCountedChannel<TriangleWave>,
    noise: LengthCountedChannel<NoiseWave>,
    dmc: Dmc,

    #[serde(with = "buffered_channel_serde")]
    buffered_channel: Arc<Mutex<BufferedChannel>>,

    is_4_step_squence_mode_hold_value: bool,
    is_4_step_squence_mode: bool,
    interrupt_inhibit_flag: bool,

    cycle: u16,

    wait_reset: i8,

    sample_counter: f64,

    offset: f64,

    interrupt_flag: Cell<bool>,
    request_interrupt_flag_change: Cell<bool>,
}

impl APU2A03 {
    pub fn new() -> Self {
        let buffered_channel = Arc::new(Mutex::new(BufferedChannel::new()));

        Self {
            square_pulse_1: LengthCountedChannel::new(SquarePulse::new(true)),
            square_pulse_2: LengthCountedChannel::new(SquarePulse::new(false)),

            triangle: LengthCountedChannel::new(TriangleWave::new()),

            noise: LengthCountedChannel::new(NoiseWave::new()),

            dmc: Dmc::new(),

            buffered_channel: buffered_channel.clone(),

            is_4_step_squence_mode_hold_value: false,
            is_4_step_squence_mode: false,
            interrupt_inhibit_flag: false,

            cycle: 0,

            sample_counter: 0.,

            offset: 0.,

            wait_reset: 0,

            interrupt_flag: Cell::new(false),
            request_interrupt_flag_change: Cell::new(false),
        }
    }

    pub(crate) fn read_register(&self, register: Register) -> u8 {
        match register {
            Register::Status => {
                let sqr1_length_counter =
                    (self.square_pulse_1.length_counter().counter() != 0) as u8;

                let sqr2_length_counter =
                    (self.square_pulse_2.length_counter().counter() != 0) as u8;

                let triangle_length_counter = (self.triangle.length_counter().counter() != 0) as u8;

                let noise_length_counter = (self.noise.length_counter().counter() != 0) as u8;

                let dmc_active = self.dmc.sample_remaining_bytes_more_than_0() as u8;
                let dmc_interrupt = self.dmc.get_irq_pin_state() as u8;

                let frame_interrupt = self.interrupt_flag.get() as u8;
                self.interrupt_flag.set(false);
                self.request_interrupt_flag_change.set(true);

                dmc_interrupt << 7
                    | frame_interrupt << 6
                    | dmc_active << 4
                    | noise_length_counter << 3
                    | triangle_length_counter << 2
                    | sqr2_length_counter << 1
                    | sqr1_length_counter
            }
            _ => {
                // unreadable
                0
            }
        }
    }

    #[allow(clippy::identity_op)]
    pub(crate) fn write_register(&mut self, register: Register, data: u8) {
        match register {
            Register::Pulse1_1 => {
                let duty_cycle_index = data >> 6;
                let volume = data & 0xF;
                let use_volume = data & 0x10 != 0;
                let halt = data & 0x20 != 0;

                self.square_pulse_1
                    .channel_mut()
                    .set_duty_cycle_index(duty_cycle_index);
                self.square_pulse_1
                    .channel_mut()
                    .envelope_generator_mut()
                    .set_volume(volume, use_volume);

                self.square_pulse_1.length_counter_mut().set_halt(halt);
                self.square_pulse_1
                    .channel_mut()
                    .envelope_generator_mut()
                    .set_loop_flag(halt);

                self.square_pulse_1
                    .channel_mut()
                    .envelope_generator_mut()
                    .set_start_flag(true);
            }
            Register::Pulse1_2 => {
                // sweep
                self.square_pulse_1.channel_mut().set_sweeper_data(data);
            }
            Register::Pulse1_3 => {
                let period = self.square_pulse_1.channel().get_period();

                // lower timer bits
                self.square_pulse_1
                    .channel_mut()
                    .set_period((period & 0xFF00) | data as u16);
            }
            Register::Pulse1_4 => {
                self.square_pulse_1
                    .length_counter_mut()
                    .reload_counter(data >> 3);

                let period = self.square_pulse_1.channel().get_period();

                // high timer bits
                self.square_pulse_1
                    .channel_mut()
                    .set_period((period & 0xFF) | ((data as u16 & 0b111) << 8));

                self.square_pulse_1
                    .channel_mut()
                    .envelope_generator_mut()
                    .set_start_flag(true);

                // reset pulse
                self.square_pulse_1.channel_mut().reset();
            }
            Register::Pulse2_1 => {
                let duty_cycle_index = data >> 6;
                let volume = data & 0xF;
                let use_volume = data & 0x10 != 0;
                let halt = data & 0x20 != 0;

                self.square_pulse_2
                    .channel_mut()
                    .set_duty_cycle_index(duty_cycle_index);
                self.square_pulse_2
                    .channel_mut()
                    .envelope_generator_mut()
                    .set_volume(volume, use_volume);

                self.square_pulse_2.length_counter_mut().set_halt(halt);
                self.square_pulse_2
                    .channel_mut()
                    .envelope_generator_mut()
                    .set_loop_flag(halt);
                self.square_pulse_2
                    .channel_mut()
                    .envelope_generator_mut()
                    .set_start_flag(true);
            }
            Register::Pulse2_2 => {
                // sweep
                self.square_pulse_2.channel_mut().set_sweeper_data(data);
            }
            Register::Pulse2_3 => {
                let period = self.square_pulse_2.channel().get_period();

                // lower timer bits
                self.square_pulse_2
                    .channel_mut()
                    .set_period((period & 0xFF00) | data as u16);
            }
            Register::Pulse2_4 => {
                self.square_pulse_2
                    .length_counter_mut()
                    .reload_counter(data >> 3);

                let period = self.square_pulse_2.channel().get_period();

                // high timer bits
                self.square_pulse_2
                    .channel_mut()
                    .set_period((period & 0xFF) | ((data as u16 & 0b111) << 8));

                self.square_pulse_2
                    .channel_mut()
                    .envelope_generator_mut()
                    .set_start_flag(true);

                // reset pulse
                self.square_pulse_2.channel_mut().reset();
            }
            Register::Triangle1 => {
                self.triangle
                    .channel_mut()
                    .set_linear_counter_reload_value(data & 0x7F);
                self.triangle
                    .channel_mut()
                    .set_linear_counter_control_flag(data & 0x80 != 0);

                self.triangle
                    .length_counter_mut()
                    .set_halt(data & 0x80 != 0);
            }
            Register::Triangle2 => {
                // unused
            }
            Register::Triangle3 => {
                let period = self.triangle.channel().get_period();

                // lower timer bits
                self.triangle
                    .channel_mut()
                    .set_period((period & 0xFF00) | data as u16);
            }
            Register::Triangle4 => {
                self.triangle.length_counter_mut().reload_counter(data >> 3);

                let period = self.triangle.channel().get_period();

                // high timer bits
                self.triangle
                    .channel_mut()
                    .set_period((period & 0xFF) | ((data as u16 & 0b111) << 8));

                self.triangle
                    .channel_mut()
                    .set_linear_counter_reload_flag(true);
            }
            Register::Noise1 => {
                let volume = data & 0xF;
                let use_volume = data & 0x10 != 0;
                let halt = data & 0x20 != 0;

                self.noise
                    .channel_mut()
                    .envelope_generator_mut()
                    .set_volume(volume, use_volume);
                self.noise.length_counter_mut().set_halt(halt);
                self.noise
                    .channel_mut()
                    .envelope_generator_mut()
                    .set_loop_flag(halt);
                self.noise
                    .channel_mut()
                    .envelope_generator_mut()
                    .set_start_flag(true);
            }
            Register::Noise2 => {
                // unused
            }
            Register::Noise3 => {
                self.noise.channel_mut().set_mode_flag(data & 0x80 != 0);
                self.noise.channel_mut().set_period(data & 0xF);
            }
            Register::Noise4 => {
                self.noise.length_counter_mut().reload_counter(data >> 3);
            }
            Register::DMC1 => {
                let rate_index = data & 0xF;
                let loop_flag = data & 0x40 != 0;
                let irq_enabled = data & 0x80 != 0;

                self.dmc.set_rate_index(rate_index);
                self.dmc.set_loop_flag(loop_flag);
                self.dmc.set_irq_enabled_flag(irq_enabled);
            }
            Register::DMC2 => {
                self.dmc.set_direct_output_level_load(data & 0x7F);
            }
            Register::DMC3 => {
                self.dmc.set_samples_address(data);
            }
            Register::DMC4 => {
                self.dmc.set_samples_length(data);
            }
            Register::Status => {
                // enable and disable length counters
                self.square_pulse_1
                    .length_counter_mut()
                    .set_enabled((data >> 0 & 1) != 0);

                self.square_pulse_2
                    .length_counter_mut()
                    .set_enabled((data >> 1 & 1) != 0);

                self.triangle
                    .length_counter_mut()
                    .set_enabled((data >> 2 & 1) != 0);

                self.noise
                    .length_counter_mut()
                    .set_enabled((data >> 3 & 1) != 0);

                if data >> 4 & 1 == 0 {
                    self.dmc.clear_sample_remaining_bytes_and_silence();
                } else if !self.dmc.sample_remaining_bytes_more_than_0() {
                    self.dmc.restart_sample();
                }

                self.dmc.clear_interrupt_flag();
            }
            Register::FrameCounter => {
                self.is_4_step_squence_mode_hold_value = data & 0x80 == 0;
                self.interrupt_inhibit_flag = data & 0x40 != 0;

                if self.interrupt_inhibit_flag {
                    self.interrupt_flag.set(false);
                    self.request_interrupt_flag_change.set(true);
                }

                self.wait_reset = if self.cycle % 2 == 0 { 4 } else { 3 };
            }
        }
    }

    fn generate_quarter_frame_clock(&mut self) {
        self.square_pulse_1.clock_envlope();
        self.square_pulse_2.clock_envlope();
        self.noise.clock_envlope();
        self.triangle.channel_mut().clock_linear_counter();
    }

    fn generate_half_frame_clock(&mut self) {
        self.square_pulse_1.length_counter_mut().decrement();
        self.square_pulse_1.channel_mut().clock_sweeper();
        self.square_pulse_2.length_counter_mut().decrement();
        self.square_pulse_2.channel_mut().clock_sweeper();
        self.triangle.length_counter_mut().decrement();
        self.noise.length_counter_mut().decrement();
    }

    fn update_irq_pin(&mut self) {
        if !self.interrupt_inhibit_flag {
            self.interrupt_flag.set(true);
            self.request_interrupt_flag_change.set(true);
        }
    }

    fn get_mixer_output(&mut self) -> f32 {
        let square_pulse_1 = self.square_pulse_1.get_output();
        let square_pulse_2 = self.square_pulse_2.get_output();
        let triangle = self.triangle.get_output();
        let noise = self.noise.get_output();
        let dmc = self.dmc.get_output();

        let pulse_out = if square_pulse_1 == 0. && square_pulse_2 == 0. {
            0.
        } else {
            95.88 / ((8128. / (square_pulse_1 + square_pulse_2)) + 100.)
        };

        let tnd_out = if triangle == 0. && noise == 0. && dmc == 0. {
            0.
        } else {
            159.79 / ((1. / ((triangle / 8227.) + (noise / 12241.) + (dmc / 22638.))) + 100.)
        };

        pulse_out + tnd_out
    }

    /// clock the APU **at** CPU clock rate, the clocks are handled correctly
    /// as it should be
    pub fn clock(&mut self) {
        match self.wait_reset.cmp(&0) {
            std::cmp::Ordering::Less => {}
            std::cmp::Ordering::Equal => {
                self.cycle = 0;
                self.wait_reset = -1;

                self.is_4_step_squence_mode = self.is_4_step_squence_mode_hold_value;

                if !self.is_4_step_squence_mode {
                    self.generate_quarter_frame_clock();
                    self.generate_half_frame_clock();
                }
            }
            std::cmp::Ordering::Greater => self.wait_reset -= 1,
        }

        // after how many apu clocks a sample should be recorded
        let samples_every_n_apu_clock = SAMPLES_EVERY_N_APU_CLOCK + self.offset;

        self.sample_counter += 1.;
        if self.sample_counter >= samples_every_n_apu_clock {
            let output = self.get_mixer_output();

            if let Ok(mut buffered_channel) = self.buffered_channel.lock() {
                buffered_channel.recored_sample(output);

                // check for needed change in offset
                let change = if buffered_channel.get_is_overusing() {
                    -0.001
                } else if buffered_channel.get_is_underusing() {
                    0.001
                } else {
                    0.
                };

                self.offset += change;
                buffered_channel.clear_using_flags();
            }

            self.sample_counter -= samples_every_n_apu_clock;
        }

        // clocked on every CPU cycle
        self.triangle.timer_clock();

        if self.cycle % 2 == 0 {
            self.square_pulse_1.timer_clock();
            self.square_pulse_2.timer_clock();
            self.noise.timer_clock();
            self.dmc.timer_clock();
        }

        self.cycle += 1;

        // this is clocked in every CPU cycle, so the numbers are multiplied by 2
        match self.cycle {
            7455 => {
                self.generate_quarter_frame_clock();
            }
            14913 => {
                self.generate_quarter_frame_clock();
                self.generate_half_frame_clock();
            }
            22371 => {
                self.generate_quarter_frame_clock();
            }
            29828 if self.is_4_step_squence_mode => {
                self.update_irq_pin();
            }
            29829 if self.is_4_step_squence_mode => {
                self.generate_quarter_frame_clock();
                self.generate_half_frame_clock();

                self.update_irq_pin();
            }
            29830 if self.is_4_step_squence_mode => {
                self.update_irq_pin();

                self.cycle = 0;
            }
            37281 if !self.is_4_step_squence_mode => {
                self.generate_quarter_frame_clock();
                self.generate_half_frame_clock();
            }
            37282 if !self.is_4_step_squence_mode => {
                self.cycle = 0;
            }
            _ => {
                // ignore
            }
        }
    }

    pub fn take_audio_buffer(&self) -> Vec<f32> {
        self.buffered_channel.lock().unwrap().take_buffer()
    }
}

impl CPUIrqProvider for APU2A03 {
    fn is_irq_change_requested(&self) -> bool {
        let dmc_irq_request = self.dmc.is_irq_change_requested();

        self.request_interrupt_flag_change.get() || dmc_irq_request
    }

    fn irq_pin_state(&self) -> bool {
        let dmc_irq = self.dmc.get_irq_pin_state();

        self.interrupt_flag.get() || dmc_irq
    }

    fn clear_irq_request_pin(&mut self) {
        self.request_interrupt_flag_change.set(false);

        self.dmc.clear_irq_request_pin();
    }
}

impl Default for APU2A03 {
    fn default() -> Self {
        Self::new()
    }
}

impl APUCPUConnection for APU2A03 {
    fn request_dmc_reader_read(&self) -> Option<u16> {
        self.dmc.request_dmc_reader_read()
    }

    fn submit_dmc_buffer_byte(&mut self, byte: u8) {
        self.dmc.submit_buffer_byte(byte);
    }
}

impl Savable for APU2A03 {
    fn save<W: std::io::Write>(&self, writer: &mut W) -> Result<(), SaveError> {
        bincode::serialize_into(writer, self).map_err(|err| match *err {
            bincode::ErrorKind::Io(err) => SaveError::IoError(err),
            _ => SaveError::SerializationError,
        })?;

        Ok(())
    }

    fn load<R: std::io::Read>(&mut self, reader: &mut R) -> Result<(), SaveError> {
        let state: APU2A03 = bincode::deserialize_from(reader).map_err(|err| match *err {
            bincode::ErrorKind::Io(err) => SaveError::IoError(err),
            _ => SaveError::SerializationError,
        })?;

        let _ = std::mem::replace(self, state);

        Ok(())
    }
}
