16:14:27 INFO  : Registering command handlers for SDK TCF services
16:14:28 INFO  : Launching XSCT server: xsct -n -interactive /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/temp_xsdb_launch_script.tcl
16:14:30 INFO  : XSCT server has started successfully.
16:14:30 INFO  : Successfully done setting XSCT server connection channel  
16:14:30 INFO  : Successfully done setting SDK workspace  
16:14:30 INFO  : Processing command line option -hwspec /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf.
16:44:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
16:44:56 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:45:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
16:45:58 INFO  : 'fpga -state' command is executed.
16:45:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
16:45:58 INFO  : 'jtag frequency' command is executed.
16:45:58 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:45:58 INFO  : Context for 'APU' is selected.
16:45:58 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:45:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:58 INFO  : Context for 'APU' is selected.
16:45:58 INFO  : 'stop' command is executed.
16:45:58 INFO  : 'ps7_init' command is executed.
16:45:58 INFO  : 'ps7_post_config' command is executed.
16:45:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:45:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:58 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:58 INFO  : Memory regions updated for context APU
16:45:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:58 INFO  : 'con' command is executed.
16:45:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

16:45:58 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:01:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:01:27 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:01:48 INFO  : Disconnected from the channel tcfchan#1.
17:01:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:01:49 INFO  : 'fpga -state' command is executed.
17:01:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:01:49 INFO  : 'jtag frequency' command is executed.
17:01:49 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:01:49 INFO  : Context for 'APU' is selected.
17:01:50 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:01:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:50 INFO  : Context for 'APU' is selected.
17:01:50 INFO  : 'stop' command is executed.
17:01:50 INFO  : 'ps7_init' command is executed.
17:01:50 INFO  : 'ps7_post_config' command is executed.
17:01:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:01:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:50 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:50 INFO  : Memory regions updated for context APU
17:01:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:50 INFO  : 'con' command is executed.
17:01:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:01:50 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:02:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:02:43 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:02:49 INFO  : Disconnected from the channel tcfchan#2.
17:02:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:02:50 INFO  : 'fpga -state' command is executed.
17:02:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:02:50 INFO  : 'jtag frequency' command is executed.
17:02:50 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:02:50 INFO  : Context for 'APU' is selected.
17:02:51 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:02:51 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:51 INFO  : Context for 'APU' is selected.
17:02:52 INFO  : 'stop' command is executed.
17:02:53 INFO  : 'ps7_init' command is executed.
17:02:53 INFO  : 'ps7_post_config' command is executed.
17:02:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:02:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:56 ERROR : Memory write error at 0x100000. AP transaction timeout
17:02:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
----------------End of Script----------------

17:03:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:03:31 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:03:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:03:52 INFO  : 'fpga -state' command is executed.
17:03:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:03:52 INFO  : 'jtag frequency' command is executed.
17:03:52 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:03:52 INFO  : Context for 'APU' is selected.
17:03:52 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:03:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:52 INFO  : Context for 'APU' is selected.
17:03:52 INFO  : 'stop' command is executed.
17:03:53 INFO  : 'ps7_init' command is executed.
17:03:53 INFO  : 'ps7_post_config' command is executed.
17:03:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:03:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:53 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:53 INFO  : Memory regions updated for context APU
17:03:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:53 INFO  : 'con' command is executed.
17:03:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:03:53 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:04:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:04:49 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:05:06 INFO  : Disconnected from the channel tcfchan#3.
17:05:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:05:07 INFO  : 'fpga -state' command is executed.
17:05:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:05:07 INFO  : 'jtag frequency' command is executed.
17:05:07 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:05:07 INFO  : Context for 'APU' is selected.
17:05:08 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:05:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:08 INFO  : Context for 'APU' is selected.
17:05:08 INFO  : 'stop' command is executed.
17:05:09 INFO  : 'ps7_init' command is executed.
17:05:09 INFO  : 'ps7_post_config' command is executed.
17:05:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:05:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:09 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:09 INFO  : Memory regions updated for context APU
17:05:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:09 INFO  : 'con' command is executed.
17:05:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:05:09 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:06:36 INFO  : Disconnected from the channel tcfchan#4.
17:06:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:06:37 INFO  : 'fpga -state' command is executed.
17:06:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:06:37 INFO  : 'jtag frequency' command is executed.
17:06:37 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:06:37 INFO  : Context for 'APU' is selected.
17:06:38 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:06:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:38 INFO  : Context for 'APU' is selected.
17:06:38 INFO  : 'stop' command is executed.
17:06:39 INFO  : 'ps7_init' command is executed.
17:06:39 INFO  : 'ps7_post_config' command is executed.
17:06:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:06:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:39 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:39 INFO  : Memory regions updated for context APU
17:06:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:39 INFO  : 'con' command is executed.
17:06:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:06:39 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:07:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:07:46 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:07:57 INFO  : Disconnected from the channel tcfchan#5.
17:07:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:07:58 INFO  : 'fpga -state' command is executed.
17:07:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:07:59 INFO  : 'jtag frequency' command is executed.
17:07:59 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:07:59 INFO  : Context for 'APU' is selected.
17:08:00 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:08:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:00 INFO  : Context for 'APU' is selected.
17:08:00 INFO  : 'stop' command is executed.
17:08:00 INFO  : 'ps7_init' command is executed.
17:08:00 INFO  : 'ps7_post_config' command is executed.
17:08:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:08:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:00 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:08:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:08:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:08:00 INFO  : Memory regions updated for context APU
17:08:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:00 INFO  : 'con' command is executed.
17:08:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:08:00 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:10:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:10:17 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:10:21 INFO  : Disconnected from the channel tcfchan#6.
17:10:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:10:22 INFO  : 'fpga -state' command is executed.
17:10:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:10:22 INFO  : 'jtag frequency' command is executed.
17:10:22 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:10:22 INFO  : Context for 'APU' is selected.
17:10:24 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:10:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:24 INFO  : Context for 'APU' is selected.
17:10:24 INFO  : 'stop' command is executed.
17:10:24 INFO  : 'ps7_init' command is executed.
17:10:24 INFO  : 'ps7_post_config' command is executed.
17:10:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:10:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:24 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:24 INFO  : Memory regions updated for context APU
17:10:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:24 INFO  : 'con' command is executed.
17:10:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:10:24 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:13:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:13:46 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:13:58 INFO  : Disconnected from the channel tcfchan#7.
17:13:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:13:59 INFO  : 'fpga -state' command is executed.
17:13:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:13:59 INFO  : 'jtag frequency' command is executed.
17:13:59 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:13:59 INFO  : Context for 'APU' is selected.
17:14:00 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:14:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:00 INFO  : Context for 'APU' is selected.
17:14:00 INFO  : 'stop' command is executed.
17:14:00 INFO  : 'ps7_init' command is executed.
17:14:00 INFO  : 'ps7_post_config' command is executed.
17:14:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:14:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:01 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:01 INFO  : Memory regions updated for context APU
17:14:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:01 INFO  : 'con' command is executed.
17:14:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:14:01 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:16:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:16:41 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:16:48 INFO  : Disconnected from the channel tcfchan#8.
17:16:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:16:49 INFO  : 'fpga -state' command is executed.
17:16:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:16:49 INFO  : 'jtag frequency' command is executed.
17:16:49 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:16:49 INFO  : Context for 'APU' is selected.
17:16:50 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:16:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:50 INFO  : Context for 'APU' is selected.
17:16:50 INFO  : 'stop' command is executed.
17:16:52 INFO  : 'ps7_init' command is executed.
17:16:52 INFO  : 'ps7_post_config' command is executed.
17:16:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:16:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:54 ERROR : Memory write error at 0x100000. AP transaction timeout
17:16:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
----------------End of Script----------------

17:17:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:17:17 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:17:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:17:23 INFO  : 'fpga -state' command is executed.
17:17:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:17:24 INFO  : 'jtag frequency' command is executed.
17:17:24 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:17:24 INFO  : Context for 'APU' is selected.
17:17:24 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:17:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:24 INFO  : Context for 'APU' is selected.
17:17:24 INFO  : 'stop' command is executed.
17:17:24 INFO  : 'ps7_init' command is executed.
17:17:24 INFO  : 'ps7_post_config' command is executed.
17:17:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:17:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:24 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:24 INFO  : Memory regions updated for context APU
17:17:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:24 INFO  : 'con' command is executed.
17:17:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:17:24 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:18:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:18:34 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:18:51 INFO  : Disconnected from the channel tcfchan#9.
17:18:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:18:52 INFO  : 'fpga -state' command is executed.
17:18:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:18:52 INFO  : 'jtag frequency' command is executed.
17:18:52 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:18:52 INFO  : Context for 'APU' is selected.
17:18:53 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:18:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:53 INFO  : Context for 'APU' is selected.
17:18:54 INFO  : 'stop' command is executed.
17:18:55 INFO  : 'ps7_init' command is executed.
17:18:55 INFO  : 'ps7_post_config' command is executed.
17:18:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:18:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:57 ERROR : Memory write error at 0x100000. AP transaction timeout
17:18:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
----------------End of Script----------------

17:19:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:19:18 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:19:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:19:23 INFO  : 'fpga -state' command is executed.
17:19:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:19:23 INFO  : 'jtag frequency' command is executed.
17:19:23 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:19:23 INFO  : Context for 'APU' is selected.
17:19:23 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:19:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:23 INFO  : Context for 'APU' is selected.
17:19:23 INFO  : 'stop' command is executed.
17:19:23 INFO  : 'ps7_init' command is executed.
17:19:23 INFO  : 'ps7_post_config' command is executed.
17:19:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:19:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:24 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:24 INFO  : Memory regions updated for context APU
17:19:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:24 INFO  : 'con' command is executed.
17:19:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:19:24 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:20:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:20:28 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:20:51 INFO  : Disconnected from the channel tcfchan#10.
17:20:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:20:52 INFO  : 'fpga -state' command is executed.
17:20:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:20:53 INFO  : 'jtag frequency' command is executed.
17:20:53 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:20:53 INFO  : Context for 'APU' is selected.
17:20:54 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:20:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:54 INFO  : Context for 'APU' is selected.
17:20:54 INFO  : 'stop' command is executed.
17:20:54 INFO  : 'ps7_init' command is executed.
17:20:54 INFO  : 'ps7_post_config' command is executed.
17:20:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:20:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:54 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:54 INFO  : Memory regions updated for context APU
17:20:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:54 INFO  : 'con' command is executed.
17:20:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:20:54 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:22:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:22:20 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:22:32 INFO  : Disconnected from the channel tcfchan#11.
17:22:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:22:33 INFO  : 'fpga -state' command is executed.
17:22:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:22:33 INFO  : 'jtag frequency' command is executed.
17:22:33 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:22:33 INFO  : Context for 'APU' is selected.
17:22:34 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:22:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:34 INFO  : Context for 'APU' is selected.
17:22:34 INFO  : 'stop' command is executed.
17:22:34 INFO  : 'ps7_init' command is executed.
17:22:34 INFO  : 'ps7_post_config' command is executed.
17:22:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:22:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:35 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:35 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:35 INFO  : Memory regions updated for context APU
17:22:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:35 INFO  : 'con' command is executed.
17:22:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:22:35 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:23:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:23:40 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:23:50 INFO  : Disconnected from the channel tcfchan#12.
17:23:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:23:51 INFO  : 'fpga -state' command is executed.
17:23:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:23:51 INFO  : 'jtag frequency' command is executed.
17:23:51 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:23:51 INFO  : Context for 'APU' is selected.
17:23:52 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:23:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:52 INFO  : Context for 'APU' is selected.
17:23:52 INFO  : 'stop' command is executed.
17:23:53 INFO  : 'ps7_init' command is executed.
17:23:53 INFO  : 'ps7_post_config' command is executed.
17:23:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:23:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:53 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:23:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:53 INFO  : Memory regions updated for context APU
17:23:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:53 INFO  : 'con' command is executed.
17:23:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:23:53 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:25:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:25:46 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:25:58 INFO  : Disconnected from the channel tcfchan#13.
17:25:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:25:59 INFO  : 'fpga -state' command is executed.
17:25:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:25:59 INFO  : 'jtag frequency' command is executed.
17:25:59 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:25:59 INFO  : Context for 'APU' is selected.
17:26:00 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:26:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:00 INFO  : Context for 'APU' is selected.
17:26:00 INFO  : 'stop' command is executed.
17:26:01 INFO  : 'ps7_init' command is executed.
17:26:01 INFO  : 'ps7_post_config' command is executed.
17:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:01 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:01 INFO  : Memory regions updated for context APU
17:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:01 INFO  : 'con' command is executed.
17:26:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:26:01 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:28:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:28:08 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:28:19 INFO  : Disconnected from the channel tcfchan#14.
17:28:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:28:20 INFO  : 'fpga -state' command is executed.
17:28:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:28:20 INFO  : 'jtag frequency' command is executed.
17:28:20 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:28:20 INFO  : Context for 'APU' is selected.
17:28:22 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:28:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:22 INFO  : Context for 'APU' is selected.
17:28:22 INFO  : 'stop' command is executed.
17:28:22 INFO  : 'ps7_init' command is executed.
17:28:22 INFO  : 'ps7_post_config' command is executed.
17:28:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:28:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:22 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:22 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:22 INFO  : Memory regions updated for context APU
17:28:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:22 INFO  : 'con' command is executed.
17:28:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:28:22 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:30:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:30:35 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:30:43 INFO  : Disconnected from the channel tcfchan#15.
17:30:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:30:44 INFO  : 'fpga -state' command is executed.
17:30:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:30:44 INFO  : 'jtag frequency' command is executed.
17:30:44 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:30:44 INFO  : Context for 'APU' is selected.
17:30:46 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:30:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:46 INFO  : Context for 'APU' is selected.
17:30:46 INFO  : 'stop' command is executed.
17:30:46 INFO  : 'ps7_init' command is executed.
17:30:46 INFO  : 'ps7_post_config' command is executed.
17:30:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:30:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:46 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:46 INFO  : Memory regions updated for context APU
17:30:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:46 INFO  : 'con' command is executed.
17:30:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:30:46 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:31:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:31:51 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:32:02 INFO  : Disconnected from the channel tcfchan#16.
17:32:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:32:03 INFO  : 'fpga -state' command is executed.
17:32:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:32:03 INFO  : 'jtag frequency' command is executed.
17:32:03 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:32:03 INFO  : Context for 'APU' is selected.
17:32:04 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:32:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:04 INFO  : Context for 'APU' is selected.
17:32:05 INFO  : 'stop' command is executed.
17:32:06 INFO  : 'ps7_init' command is executed.
17:32:06 INFO  : 'ps7_post_config' command is executed.
17:32:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:32:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:08 ERROR : Memory write error at 0x100000. AP transaction timeout
17:32:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
----------------End of Script----------------

17:32:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:32:33 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:32:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:32:42 INFO  : 'fpga -state' command is executed.
17:32:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:32:42 INFO  : 'jtag frequency' command is executed.
17:32:42 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:32:42 INFO  : Context for 'APU' is selected.
17:32:42 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:32:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:42 INFO  : Context for 'APU' is selected.
17:32:42 INFO  : 'stop' command is executed.
17:32:43 INFO  : 'ps7_init' command is executed.
17:32:43 INFO  : 'ps7_post_config' command is executed.
17:32:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:32:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:43 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:43 INFO  : Memory regions updated for context APU
17:32:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:43 INFO  : 'con' command is executed.
17:32:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:32:43 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
19:47:58 INFO  : Disconnected from the channel tcfchan#17.
12:53:09 INFO  : Registering command handlers for SDK TCF services
12:53:09 INFO  : Launching XSCT server: xsct -n -interactive /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/temp_xsdb_launch_script.tcl
12:53:11 INFO  : XSCT server has started successfully.
12:53:11 INFO  : Successfully done setting XSCT server connection channel  
12:53:12 INFO  : Successfully done setting SDK workspace  
12:53:12 INFO  : Processing command line option -hwspec /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf.
12:53:12 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
