

================================================================
== Vivado HLS Report for 'relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s'
================================================================
* Date:           Wed Feb 21 17:49:28 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.734 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20| 0.100 us | 0.100 us |   20|   20|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |       18|       18|         4|          1|          1|    16|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str238, i32 0, i32 0, [1 x i8]* @p_str239, [1 x i8]* @p_str240, [1 x i8]* @p_str241, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str242, [1 x i8]* @p_str243)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str231, i32 0, i32 0, [1 x i8]* @p_str232, [1 x i8]* @p_str233, [1 x i8]* @p_str234, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str235, [1 x i8]* @p_str236)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str224, i32 0, i32 0, [1 x i8]* @p_str225, [1 x i8]* @p_str226, [1 x i8]* @p_str227, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str228, [1 x i8]* @p_str229)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str217, i32 0, i32 0, [1 x i8]* @p_str218, [1 x i8]* @p_str219, [1 x i8]* @p_str220, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str221, [1 x i8]* @p_str222)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str210, i32 0, i32 0, [1 x i8]* @p_str211, [1 x i8]* @p_str212, [1 x i8]* @p_str213, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str214, [1 x i8]* @p_str215)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str203, i32 0, i32 0, [1 x i8]* @p_str204, [1 x i8]* @p_str205, [1 x i8]* @p_str206, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str207, [1 x i8]* @p_str208)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str196, i32 0, i32 0, [1 x i8]* @p_str197, [1 x i8]* @p_str198, [1 x i8]* @p_str199, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str200, [1 x i8]* @p_str201)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str189, i32 0, i32 0, [1 x i8]* @p_str190, [1 x i8]* @p_str191, [1 x i8]* @p_str192, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str193, [1 x i8]* @p_str194)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str182, i32 0, i32 0, [1 x i8]* @p_str183, [1 x i8]* @p_str184, [1 x i8]* @p_str185, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str186, [1 x i8]* @p_str187)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str175, i32 0, i32 0, [1 x i8]* @p_str176, [1 x i8]* @p_str177, [1 x i8]* @p_str178, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str179, [1 x i8]* @p_str180)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str168, i32 0, i32 0, [1 x i8]* @p_str169, [1 x i8]* @p_str170, [1 x i8]* @p_str171, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str172, [1 x i8]* @p_str173)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str161, i32 0, i32 0, [1 x i8]* @p_str162, [1 x i8]* @p_str163, [1 x i8]* @p_str164, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str165, [1 x i8]* @p_str166)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str154, i32 0, i32 0, [1 x i8]* @p_str155, [1 x i8]* @p_str156, [1 x i8]* @p_str157, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str158, [1 x i8]* @p_str159)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str147, i32 0, i32 0, [1 x i8]* @p_str148, [1 x i8]* @p_str149, [1 x i8]* @p_str150, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str151, [1 x i8]* @p_str152)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str140, i32 0, i32 0, [1 x i8]* @p_str141, [1 x i8]* @p_str142, [1 x i8]* @p_str143, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str144, [1 x i8]* @p_str145)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str133, i32 0, i32 0, [1 x i8]* @p_str134, [1 x i8]* @p_str135, [1 x i8]* @p_str136, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str137, [1 x i8]* @p_str138)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %ReLUActLoop ]"   --->   Operation 24 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.36ns)   --->   "%icmp_ln41 = icmp eq i5 %i_0, -16" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 25 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 27 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %2, label %ReLUActLoop" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.73>
ST_3 : Operation 29 [1/1] (2.18ns)   --->   "%empty_28 = call { i16, i16, i16, i16, i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V)" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 29 'read' 'empty_28' <Predicate = (!icmp_ln41)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 1> <FIFO>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_data_V_0 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_28, 0" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 30 'extractvalue' 'tmp_data_V_0' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_28, 1" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 31 'extractvalue' 'tmp_data_V_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_28, 2" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 32 'extractvalue' 'tmp_data_V_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_28, 3" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 33 'extractvalue' 'tmp_data_V_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_data_V_418 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_28, 4" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 34 'extractvalue' 'tmp_data_V_418' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_28, 5" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 35 'extractvalue' 'tmp_data_V_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_data_V_6 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_28, 6" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 36 'extractvalue' 'tmp_data_V_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_data_V_7 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_28, 7" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 37 'extractvalue' 'tmp_data_V_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%trunc_ln = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %tmp_data_V_0, i32 1, i32 12)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 38 'partselect' 'trunc_ln' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_V_0, i32 1)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 39 'bitselect' 'tmp_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%trunc_ln412 = trunc i16 %tmp_data_V_0 to i1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 40 'trunc' 'trunc_ln412' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%and_ln415 = and i1 %trunc_ln412, %tmp_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 41 'and' 'and_ln415' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%zext_ln415 = zext i1 %and_ln415 to i12" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 42 'zext' 'zext_ln415' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln415 = add i12 %zext_ln415, %trunc_ln" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 43 'add' 'add_ln415' <Predicate = (!icmp_ln41)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_2 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %tmp_data_V_0, i32 13, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 44 'partselect' 'p_Result_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.13ns)   --->   "%icmp_ln879 = icmp eq i3 %p_Result_2, -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 45 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln41)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.13ns)   --->   "%icmp_ln768 = icmp eq i3 %p_Result_2, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 46 'icmp' 'icmp_ln768' <Predicate = (!icmp_ln41)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%trunc_ln708_1 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %tmp_data_V_1, i32 1, i32 12)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 47 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_V_1, i32 1)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 48 'bitselect' 'tmp_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%trunc_ln412_1 = trunc i16 %tmp_data_V_1 to i1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 49 'trunc' 'trunc_ln412_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%and_ln415_1 = and i1 %trunc_ln412_1, %tmp_4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 50 'and' 'and_ln415_1' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%zext_ln415_1 = zext i1 %and_ln415_1 to i12" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 51 'zext' 'zext_ln415_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln415_1 = add i12 %zext_ln415_1, %trunc_ln708_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 52 'add' 'add_ln415_1' <Predicate = (!icmp_ln41)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_2_1 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %tmp_data_V_1, i32 13, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 53 'partselect' 'p_Result_2_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.13ns)   --->   "%icmp_ln879_1 = icmp eq i3 %p_Result_2_1, -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 54 'icmp' 'icmp_ln879_1' <Predicate = (!icmp_ln41)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.13ns)   --->   "%icmp_ln768_1 = icmp eq i3 %p_Result_2_1, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 55 'icmp' 'icmp_ln768_1' <Predicate = (!icmp_ln41)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%trunc_ln708_2 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %tmp_data_V_2, i32 1, i32 12)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 56 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_V_2, i32 1)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 57 'bitselect' 'tmp_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%trunc_ln412_2 = trunc i16 %tmp_data_V_2 to i1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 58 'trunc' 'trunc_ln412_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%and_ln415_2 = and i1 %trunc_ln412_2, %tmp_7" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 59 'and' 'and_ln415_2' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%zext_ln415_2 = zext i1 %and_ln415_2 to i12" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 60 'zext' 'zext_ln415_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln415_2 = add i12 %zext_ln415_2, %trunc_ln708_2" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 61 'add' 'add_ln415_2' <Predicate = (!icmp_ln41)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_2_2 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %tmp_data_V_2, i32 13, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 62 'partselect' 'p_Result_2_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.13ns)   --->   "%icmp_ln879_2 = icmp eq i3 %p_Result_2_2, -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 63 'icmp' 'icmp_ln879_2' <Predicate = (!icmp_ln41)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (1.13ns)   --->   "%icmp_ln768_2 = icmp eq i3 %p_Result_2_2, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 64 'icmp' 'icmp_ln768_2' <Predicate = (!icmp_ln41)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%trunc_ln708_3 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %tmp_data_V_3, i32 1, i32 12)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 65 'partselect' 'trunc_ln708_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_V_3, i32 1)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 66 'bitselect' 'tmp_10' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%trunc_ln412_3 = trunc i16 %tmp_data_V_3 to i1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 67 'trunc' 'trunc_ln412_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%and_ln415_3 = and i1 %trunc_ln412_3, %tmp_10" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 68 'and' 'and_ln415_3' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%zext_ln415_3 = zext i1 %and_ln415_3 to i12" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 69 'zext' 'zext_ln415_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln415_3 = add i12 %zext_ln415_3, %trunc_ln708_3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 70 'add' 'add_ln415_3' <Predicate = (!icmp_ln41)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_2_3 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %tmp_data_V_3, i32 13, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 71 'partselect' 'p_Result_2_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.13ns)   --->   "%icmp_ln879_3 = icmp eq i3 %p_Result_2_3, -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 72 'icmp' 'icmp_ln879_3' <Predicate = (!icmp_ln41)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.13ns)   --->   "%icmp_ln768_3 = icmp eq i3 %p_Result_2_3, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 73 'icmp' 'icmp_ln768_3' <Predicate = (!icmp_ln41)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%trunc_ln708_4 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %tmp_data_V_418, i32 1, i32 12)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 74 'partselect' 'trunc_ln708_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_V_418, i32 1)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 75 'bitselect' 'tmp_13' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%trunc_ln412_4 = trunc i16 %tmp_data_V_418 to i1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 76 'trunc' 'trunc_ln412_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%and_ln415_4 = and i1 %trunc_ln412_4, %tmp_13" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 77 'and' 'and_ln415_4' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%zext_ln415_4 = zext i1 %and_ln415_4 to i12" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 78 'zext' 'zext_ln415_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln415_4 = add i12 %zext_ln415_4, %trunc_ln708_4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 79 'add' 'add_ln415_4' <Predicate = (!icmp_ln41)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_2_4 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %tmp_data_V_418, i32 13, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 80 'partselect' 'p_Result_2_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.13ns)   --->   "%icmp_ln879_4 = icmp eq i3 %p_Result_2_4, -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 81 'icmp' 'icmp_ln879_4' <Predicate = (!icmp_ln41)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (1.13ns)   --->   "%icmp_ln768_4 = icmp eq i3 %p_Result_2_4, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 82 'icmp' 'icmp_ln768_4' <Predicate = (!icmp_ln41)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%trunc_ln708_5 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %tmp_data_V_5, i32 1, i32 12)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 83 'partselect' 'trunc_ln708_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_V_5, i32 1)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 84 'bitselect' 'tmp_16' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%trunc_ln412_5 = trunc i16 %tmp_data_V_5 to i1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 85 'trunc' 'trunc_ln412_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%and_ln415_5 = and i1 %trunc_ln412_5, %tmp_16" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 86 'and' 'and_ln415_5' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%zext_ln415_5 = zext i1 %and_ln415_5 to i12" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 87 'zext' 'zext_ln415_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln415_5 = add i12 %zext_ln415_5, %trunc_ln708_5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 88 'add' 'add_ln415_5' <Predicate = (!icmp_ln41)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_2_5 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %tmp_data_V_5, i32 13, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 89 'partselect' 'p_Result_2_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.13ns)   --->   "%icmp_ln879_5 = icmp eq i3 %p_Result_2_5, -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 90 'icmp' 'icmp_ln879_5' <Predicate = (!icmp_ln41)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (1.13ns)   --->   "%icmp_ln768_5 = icmp eq i3 %p_Result_2_5, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 91 'icmp' 'icmp_ln768_5' <Predicate = (!icmp_ln41)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_6)   --->   "%trunc_ln708_6 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %tmp_data_V_6, i32 1, i32 12)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 92 'partselect' 'trunc_ln708_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_6)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_V_6, i32 1)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 93 'bitselect' 'tmp_19' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_6)   --->   "%trunc_ln412_6 = trunc i16 %tmp_data_V_6 to i1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 94 'trunc' 'trunc_ln412_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_6)   --->   "%and_ln415_6 = and i1 %trunc_ln412_6, %tmp_19" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 95 'and' 'and_ln415_6' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_6)   --->   "%zext_ln415_6 = zext i1 %and_ln415_6 to i12" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 96 'zext' 'zext_ln415_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln415_6 = add i12 %zext_ln415_6, %trunc_ln708_6" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 97 'add' 'add_ln415_6' <Predicate = (!icmp_ln41)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_2_6 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %tmp_data_V_6, i32 13, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 98 'partselect' 'p_Result_2_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (1.13ns)   --->   "%icmp_ln879_6 = icmp eq i3 %p_Result_2_6, -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 99 'icmp' 'icmp_ln879_6' <Predicate = (!icmp_ln41)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (1.13ns)   --->   "%icmp_ln768_6 = icmp eq i3 %p_Result_2_6, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 100 'icmp' 'icmp_ln768_6' <Predicate = (!icmp_ln41)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_7)   --->   "%trunc_ln708_7 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %tmp_data_V_7, i32 1, i32 12)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 101 'partselect' 'trunc_ln708_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_7)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_V_7, i32 1)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 102 'bitselect' 'tmp_22' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_7)   --->   "%trunc_ln412_7 = trunc i16 %tmp_data_V_7 to i1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 103 'trunc' 'trunc_ln412_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_7)   --->   "%and_ln415_7 = and i1 %trunc_ln412_7, %tmp_22" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 104 'and' 'and_ln415_7' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_7)   --->   "%zext_ln415_7 = zext i1 %and_ln415_7 to i12" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 105 'zext' 'zext_ln415_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln415_7 = add i12 %zext_ln415_7, %trunc_ln708_7" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 106 'add' 'add_ln415_7' <Predicate = (!icmp_ln41)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_2_7 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %tmp_data_V_7, i32 13, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 107 'partselect' 'p_Result_2_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (1.13ns)   --->   "%icmp_ln879_7 = icmp eq i3 %p_Result_2_7, -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 108 'icmp' 'icmp_ln879_7' <Predicate = (!icmp_ln41)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (1.13ns)   --->   "%icmp_ln768_7 = icmp eq i3 %p_Result_2_7, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 109 'icmp' 'icmp_ln768_7' <Predicate = (!icmp_ln41)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.42>
ST_4 : Operation 110 [1/1] (2.42ns)   --->   "%icmp_ln1494 = icmp sgt i16 %tmp_data_V_0, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 110 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln41)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_V_0, i32 12)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 111 'bitselect' 'tmp_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415, i32 11)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 112 'bitselect' 'tmp_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V)   --->   "%xor_ln416 = xor i1 %tmp_3, true" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 113 'xor' 'xor_ln416' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V)   --->   "%and_ln416 = and i1 %tmp_2, %xor_ln416" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 114 'and' 'and_ln416' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V)   --->   "%select_ln777 = select i1 %and_ln416, i1 %icmp_ln879, i1 %icmp_ln768" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 115 'select' 'select_ln777' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V)   --->   "%select_ln340 = select i1 %select_ln777, i12 %add_ln415, i12 -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 116 'select' 'select_ln340' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_data_0_V = select i1 %icmp_ln1494, i12 %select_ln340, i12 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 117 'select' 'tmp_data_0_V' <Predicate = (!icmp_ln41)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (2.42ns)   --->   "%icmp_ln1494_1 = icmp sgt i16 %tmp_data_V_1, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 118 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln41)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_V_1, i32 12)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 119 'bitselect' 'tmp_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_1, i32 11)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 120 'bitselect' 'tmp_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V)   --->   "%xor_ln416_1 = xor i1 %tmp_6, true" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 121 'xor' 'xor_ln416_1' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V)   --->   "%and_ln416_1 = and i1 %tmp_5, %xor_ln416_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 122 'and' 'and_ln416_1' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V)   --->   "%select_ln777_1 = select i1 %and_ln416_1, i1 %icmp_ln879_1, i1 %icmp_ln768_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 123 'select' 'select_ln777_1' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V)   --->   "%select_ln340_1 = select i1 %select_ln777_1, i12 %add_ln415_1, i12 -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 124 'select' 'select_ln340_1' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_data_1_V = select i1 %icmp_ln1494_1, i12 %select_ln340_1, i12 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 125 'select' 'tmp_data_1_V' <Predicate = (!icmp_ln41)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (2.42ns)   --->   "%icmp_ln1494_2 = icmp sgt i16 %tmp_data_V_2, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 126 'icmp' 'icmp_ln1494_2' <Predicate = (!icmp_ln41)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_V_2, i32 12)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 127 'bitselect' 'tmp_8' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_2, i32 11)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 128 'bitselect' 'tmp_9' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V)   --->   "%xor_ln416_2 = xor i1 %tmp_9, true" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 129 'xor' 'xor_ln416_2' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V)   --->   "%and_ln416_2 = and i1 %tmp_8, %xor_ln416_2" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 130 'and' 'and_ln416_2' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V)   --->   "%select_ln777_2 = select i1 %and_ln416_2, i1 %icmp_ln879_2, i1 %icmp_ln768_2" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 131 'select' 'select_ln777_2' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V)   --->   "%select_ln340_2 = select i1 %select_ln777_2, i12 %add_ln415_2, i12 -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 132 'select' 'select_ln340_2' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_data_2_V = select i1 %icmp_ln1494_2, i12 %select_ln340_2, i12 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 133 'select' 'tmp_data_2_V' <Predicate = (!icmp_ln41)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (2.42ns)   --->   "%icmp_ln1494_3 = icmp sgt i16 %tmp_data_V_3, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 134 'icmp' 'icmp_ln1494_3' <Predicate = (!icmp_ln41)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_V_3, i32 12)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 135 'bitselect' 'tmp_11' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_3, i32 11)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 136 'bitselect' 'tmp_12' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V)   --->   "%xor_ln416_3 = xor i1 %tmp_12, true" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 137 'xor' 'xor_ln416_3' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V)   --->   "%and_ln416_3 = and i1 %tmp_11, %xor_ln416_3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 138 'and' 'and_ln416_3' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V)   --->   "%select_ln777_3 = select i1 %and_ln416_3, i1 %icmp_ln879_3, i1 %icmp_ln768_3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 139 'select' 'select_ln777_3' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V)   --->   "%select_ln340_3 = select i1 %select_ln777_3, i12 %add_ln415_3, i12 -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 140 'select' 'select_ln340_3' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_data_3_V = select i1 %icmp_ln1494_3, i12 %select_ln340_3, i12 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 141 'select' 'tmp_data_3_V' <Predicate = (!icmp_ln41)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (2.42ns)   --->   "%icmp_ln1494_4 = icmp sgt i16 %tmp_data_V_418, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 142 'icmp' 'icmp_ln1494_4' <Predicate = (!icmp_ln41)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_4_V)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_V_418, i32 12)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 143 'bitselect' 'tmp_14' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_4_V)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_4, i32 11)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 144 'bitselect' 'tmp_15' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_4_V)   --->   "%xor_ln416_4 = xor i1 %tmp_15, true" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 145 'xor' 'xor_ln416_4' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_4_V)   --->   "%and_ln416_4 = and i1 %tmp_14, %xor_ln416_4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 146 'and' 'and_ln416_4' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_4_V)   --->   "%select_ln777_4 = select i1 %and_ln416_4, i1 %icmp_ln879_4, i1 %icmp_ln768_4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 147 'select' 'select_ln777_4' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_4_V)   --->   "%select_ln340_4 = select i1 %select_ln777_4, i12 %add_ln415_4, i12 -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 148 'select' 'select_ln340_4' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_data_4_V = select i1 %icmp_ln1494_4, i12 %select_ln340_4, i12 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 149 'select' 'tmp_data_4_V' <Predicate = (!icmp_ln41)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (2.42ns)   --->   "%icmp_ln1494_5 = icmp sgt i16 %tmp_data_V_5, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 150 'icmp' 'icmp_ln1494_5' <Predicate = (!icmp_ln41)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_5_V)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_V_5, i32 12)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 151 'bitselect' 'tmp_17' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_5_V)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_5, i32 11)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 152 'bitselect' 'tmp_18' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_5_V)   --->   "%xor_ln416_5 = xor i1 %tmp_18, true" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 153 'xor' 'xor_ln416_5' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_5_V)   --->   "%and_ln416_5 = and i1 %tmp_17, %xor_ln416_5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 154 'and' 'and_ln416_5' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_5_V)   --->   "%select_ln777_5 = select i1 %and_ln416_5, i1 %icmp_ln879_5, i1 %icmp_ln768_5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 155 'select' 'select_ln777_5' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_5_V)   --->   "%select_ln340_5 = select i1 %select_ln777_5, i12 %add_ln415_5, i12 -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 156 'select' 'select_ln340_5' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_data_5_V = select i1 %icmp_ln1494_5, i12 %select_ln340_5, i12 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 157 'select' 'tmp_data_5_V' <Predicate = (!icmp_ln41)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (2.42ns)   --->   "%icmp_ln1494_6 = icmp sgt i16 %tmp_data_V_6, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 158 'icmp' 'icmp_ln1494_6' <Predicate = (!icmp_ln41)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_6_V)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_V_6, i32 12)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 159 'bitselect' 'tmp_20' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_6_V)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_6, i32 11)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 160 'bitselect' 'tmp_21' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_6_V)   --->   "%xor_ln416_6 = xor i1 %tmp_21, true" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 161 'xor' 'xor_ln416_6' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_6_V)   --->   "%and_ln416_6 = and i1 %tmp_20, %xor_ln416_6" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 162 'and' 'and_ln416_6' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_6_V)   --->   "%select_ln777_6 = select i1 %and_ln416_6, i1 %icmp_ln879_6, i1 %icmp_ln768_6" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 163 'select' 'select_ln777_6' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_6_V)   --->   "%select_ln340_6 = select i1 %select_ln777_6, i12 %add_ln415_6, i12 -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 164 'select' 'select_ln340_6' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_data_6_V = select i1 %icmp_ln1494_6, i12 %select_ln340_6, i12 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 165 'select' 'tmp_data_6_V' <Predicate = (!icmp_ln41)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (2.42ns)   --->   "%icmp_ln1494_7 = icmp sgt i16 %tmp_data_V_7, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 166 'icmp' 'icmp_ln1494_7' <Predicate = (!icmp_ln41)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_7_V)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_V_7, i32 12)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 167 'bitselect' 'tmp_23' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_7_V)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_7, i32 11)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 168 'bitselect' 'tmp_24' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_7_V)   --->   "%xor_ln416_7 = xor i1 %tmp_24, true" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 169 'xor' 'xor_ln416_7' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_7_V)   --->   "%and_ln416_7 = and i1 %tmp_23, %xor_ln416_7" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 170 'and' 'and_ln416_7' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_7_V)   --->   "%select_ln777_7 = select i1 %and_ln416_7, i1 %icmp_ln879_7, i1 %icmp_ln768_7" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 171 'select' 'select_ln777_7' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_7_V)   --->   "%select_ln340_7 = select i1 %select_ln777_7, i12 %add_ln415_7, i12 -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 172 'select' 'select_ln340_7' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_data_7_V = select i1 %icmp_ln1494_7, i12 %select_ln340_7, i12 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 173 'select' 'tmp_data_7_V' <Predicate = (!icmp_ln41)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str12) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 174 'specloopname' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 175 'specregionbegin' 'tmp' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:42]   --->   Operation 176 'specpipeline' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P(i12* %res_V_data_0_V, i12* %res_V_data_1_V, i12* %res_V_data_2_V, i12* %res_V_data_3_V, i12* %res_V_data_4_V, i12* %res_V_data_5_V, i12* %res_V_data_6_V, i12* %res_V_data_7_V, i12 %tmp_data_0_V, i12 %tmp_data_1_V, i12 %tmp_data_2_V, i12 %tmp_data_3_V, i12 %tmp_data_4_V, i12 %tmp_data_5_V, i12 %tmp_data_6_V, i12 %tmp_data_7_V)" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 177 'write' <Predicate = (!icmp_ln41)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 1> <FIFO>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp)" [firmware/nnet_utils/nnet_activation_stream.h:58]   --->   Operation 178 'specregionend' 'empty_29' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 179 'br' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 180 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_activation_stream.h:41) [35]  (1.77 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_activation_stream.h:41) [35]  (0 ns)
	'add' operation ('i', firmware/nnet_utils/nnet_activation_stream.h:41) [38]  (1.78 ns)

 <State 3>: 3.73ns
The critical path consists of the following:
	fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_activation_stream.h:44) [44]  (2.19 ns)
	'add' operation ('add_ln415', firmware/nnet_utils/nnet_activation_stream.h:52) [60]  (1.55 ns)

 <State 4>: 3.42ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1494', firmware/nnet_utils/nnet_activation_stream.h:51) [53]  (2.43 ns)
	'select' operation ('tmp.data[0].V', firmware/nnet_utils/nnet_activation_stream.h:51) [69]  (0.993 ns)

 <State 5>: 2.19ns
The critical path consists of the following:
	fifo write on port 'res_V_data_0_V' (firmware/nnet_utils/nnet_activation_stream.h:57) [189]  (2.19 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
