{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 30 14:51:58 2009 " "Info: Processing started: Mon Mar 30 14:51:58 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lcd_v -c lcd_v --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lcd_v -c lcd_v --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "mclk " "Info: Assuming node \"mclk\" is an undefined clock" {  } { { "lcd_v.bdf" "" { Schematic "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd_v.bdf" { { 48 -96 72 64 "mclk" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "mclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "23 " "Warning: Found 23 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clk_int " "Info: Detected ripple clock \"lcd:inst1\|clk_int\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 91 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clk_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "div16:inst\|count\[3\] " "Info: Detected ripple clock \"div16:inst\|count\[3\]\" as buffer" {  } { { "DIV16.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/DIV16.v" 12 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "div16:inst\|count\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clkcnt\[1\] " "Info: Detected ripple clock \"lcd:inst1\|clkcnt\[1\]\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clkcnt\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clkcnt\[2\] " "Info: Detected ripple clock \"lcd:inst1\|clkcnt\[2\]\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clkcnt\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clkcnt\[3\] " "Info: Detected ripple clock \"lcd:inst1\|clkcnt\[3\]\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clkcnt\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clkcnt\[0\] " "Info: Detected ripple clock \"lcd:inst1\|clkcnt\[0\]\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clkcnt\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clkcnt\[11\] " "Info: Detected ripple clock \"lcd:inst1\|clkcnt\[11\]\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clkcnt\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clkcnt\[9\] " "Info: Detected ripple clock \"lcd:inst1\|clkcnt\[9\]\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clkcnt\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clkcnt\[8\] " "Info: Detected ripple clock \"lcd:inst1\|clkcnt\[8\]\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clkcnt\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clkcnt\[10\] " "Info: Detected ripple clock \"lcd:inst1\|clkcnt\[10\]\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clkcnt\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clkcnt\[12\] " "Info: Detected ripple clock \"lcd:inst1\|clkcnt\[12\]\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clkcnt\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clkcnt\[14\] " "Info: Detected ripple clock \"lcd:inst1\|clkcnt\[14\]\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clkcnt\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clkcnt\[13\] " "Info: Detected ripple clock \"lcd:inst1\|clkcnt\[13\]\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clkcnt\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clkcnt\[15\] " "Info: Detected ripple clock \"lcd:inst1\|clkcnt\[15\]\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clkcnt\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clkcnt\[6\] " "Info: Detected ripple clock \"lcd:inst1\|clkcnt\[6\]\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clkcnt\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clkcnt\[5\] " "Info: Detected ripple clock \"lcd:inst1\|clkcnt\[5\]\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clkcnt\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clkcnt\[4\] " "Info: Detected ripple clock \"lcd:inst1\|clkcnt\[4\]\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clkcnt\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clkcnt\[7\] " "Info: Detected ripple clock \"lcd:inst1\|clkcnt\[7\]\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clkcnt\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "lcd:inst1\|Equal0~154 " "Info: Detected gated clock \"lcd:inst1\|Equal0~154\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 75 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|Equal0~154" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "lcd:inst1\|Equal0~156 " "Info: Detected gated clock \"lcd:inst1\|Equal0~156\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 75 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|Equal0~156" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "lcd:inst1\|Equal0~157 " "Info: Detected gated clock \"lcd:inst1\|Equal0~157\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 75 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|Equal0~157" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "lcd:inst1\|Equal0~155 " "Info: Detected gated clock \"lcd:inst1\|Equal0~155\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 75 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|Equal0~155" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clkdiv " "Info: Detected ripple clock \"lcd:inst1\|clkdiv\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 84 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clkdiv" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "mclk register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[10\] register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[5\] 134.84 MHz 7.416 ns Internal " "Info: Clock \"mclk\" has Internal fmax of 134.84 MHz between source register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[10\]\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[5\]\" (period= 7.416 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.149 ns + Longest register register " "Info: + Longest register to register delay is 7.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[10\] 1 REG LCFF_X36_Y17_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y17_N17; Fanout = 4; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[10\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10] } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.646 ns) 1.436 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|Equal1~131 2 COMB LCCOMB_X35_Y17_N10 1 " "Info: 2: + IC(0.790 ns) + CELL(0.646 ns) = 1.436 ns; Loc. = LCCOMB_X35_Y17_N10; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|Equal1~131'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.436 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~131 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.614 ns) 2.445 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|Equal1~133 3 COMB LCCOMB_X35_Y17_N4 2 " "Info: 3: + IC(0.395 ns) + CELL(0.614 ns) = 2.445 ns; Loc. = LCCOMB_X35_Y17_N4; Fanout = 2; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|Equal1~133'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~131 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~133 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.206 ns) 3.689 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|Equal1~136 4 COMB LCCOMB_X33_Y17_N28 17 " "Info: 4: + IC(1.038 ns) + CELL(0.206 ns) = 3.689 ns; Loc. = LCCOMB_X33_Y17_N28; Fanout = 17; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|Equal1~136'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~133 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~136 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 4.262 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|segment_shift_var~52 5 COMB LCCOMB_X33_Y17_N30 12 " "Info: 5: + IC(0.367 ns) + CELL(0.206 ns) = 4.262 ns; Loc. = LCCOMB_X33_Y17_N30; Fanout = 12; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|segment_shift_var~52'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~136 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~52 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.202 ns) 5.613 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count~145 6 COMB LCCOMB_X32_Y17_N28 3 " "Info: 6: + IC(1.149 ns) + CELL(0.202 ns) = 5.613 ns; Loc. = LCCOMB_X32_Y17_N28; Fanout = 3; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count~145'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~52 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~145 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.460 ns) 7.149 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[5\] 7 REG LCFF_X33_Y17_N15 12 " "Info: 7: + IC(1.076 ns) + CELL(0.460 ns) = 7.149 ns; Loc. = LCFF_X33_Y17_N15; Fanout = 12; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~145 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[5] } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.334 ns ( 32.65 % ) " "Info: Total cell delay = 2.334 ns ( 32.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.815 ns ( 67.35 % ) " "Info: Total interconnect delay = 4.815 ns ( 67.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.149 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~131 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~133 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~136 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~52 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~145 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.149 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~131 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~133 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~136 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~52 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~145 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[5] {} } { 0.000ns 0.790ns 0.395ns 1.038ns 0.367ns 1.149ns 1.076ns } { 0.000ns 0.646ns 0.614ns 0.206ns 0.206ns 0.202ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mclk destination 12.265 ns + Shortest register " "Info: + Shortest clock path from clock \"mclk\" to destination register is 12.265 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns mclk 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'mclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { mclk } "NODE_NAME" } } { "lcd_v.bdf" "" { Schematic "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd_v.bdf" { { 48 -96 72 64 "mclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.970 ns) 3.481 ns div16:inst\|count\[3\] 2 REG LCFF_X34_Y11_N31 18 " "Info: 2: + IC(1.431 ns) + CELL(0.970 ns) = 3.481 ns; Loc. = LCFF_X34_Y11_N31; Fanout = 18; REG Node = 'div16:inst\|count\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.401 ns" { mclk div16:inst|count[3] } "NODE_NAME" } } { "DIV16.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/DIV16.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.928 ns) + CELL(0.000 ns) 10.409 ns div16:inst\|count\[3\]~clkctrl 3 COMB CLKCTRL_G13 343 " "Info: 3: + IC(6.928 ns) + CELL(0.000 ns) = 10.409 ns; Loc. = CLKCTRL_G13; Fanout = 343; COMB Node = 'div16:inst\|count\[3\]~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.928 ns" { div16:inst|count[3] div16:inst|count[3]~clkctrl } "NODE_NAME" } } { "DIV16.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/DIV16.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.190 ns) + CELL(0.666 ns) 12.265 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[5\] 4 REG LCFF_X33_Y17_N15 12 " "Info: 4: + IC(1.190 ns) + CELL(0.666 ns) = 12.265 ns; Loc. = LCFF_X33_Y17_N15; Fanout = 12; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { div16:inst|count[3]~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[5] } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.716 ns ( 22.14 % ) " "Info: Total cell delay = 2.716 ns ( 22.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.549 ns ( 77.86 % ) " "Info: Total interconnect delay = 9.549 ns ( 77.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.265 ns" { mclk div16:inst|count[3] div16:inst|count[3]~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.265 ns" { mclk {} mclk~combout {} div16:inst|count[3] {} div16:inst|count[3]~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[5] {} } { 0.000ns 0.000ns 1.431ns 6.928ns 1.190ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mclk source 12.268 ns - Longest register " "Info: - Longest clock path from clock \"mclk\" to source register is 12.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns mclk 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'mclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { mclk } "NODE_NAME" } } { "lcd_v.bdf" "" { Schematic "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd_v.bdf" { { 48 -96 72 64 "mclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.970 ns) 3.481 ns div16:inst\|count\[3\] 2 REG LCFF_X34_Y11_N31 18 " "Info: 2: + IC(1.431 ns) + CELL(0.970 ns) = 3.481 ns; Loc. = LCFF_X34_Y11_N31; Fanout = 18; REG Node = 'div16:inst\|count\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.401 ns" { mclk div16:inst|count[3] } "NODE_NAME" } } { "DIV16.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/DIV16.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.928 ns) + CELL(0.000 ns) 10.409 ns div16:inst\|count\[3\]~clkctrl 3 COMB CLKCTRL_G13 343 " "Info: 3: + IC(6.928 ns) + CELL(0.000 ns) = 10.409 ns; Loc. = CLKCTRL_G13; Fanout = 343; COMB Node = 'div16:inst\|count\[3\]~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.928 ns" { div16:inst|count[3] div16:inst|count[3]~clkctrl } "NODE_NAME" } } { "DIV16.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/DIV16.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.666 ns) 12.268 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[10\] 4 REG LCFF_X36_Y17_N17 4 " "Info: 4: + IC(1.193 ns) + CELL(0.666 ns) = 12.268 ns; Loc. = LCFF_X36_Y17_N17; Fanout = 4; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[10\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.859 ns" { div16:inst|count[3]~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10] } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.716 ns ( 22.14 % ) " "Info: Total cell delay = 2.716 ns ( 22.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.552 ns ( 77.86 % ) " "Info: Total interconnect delay = 9.552 ns ( 77.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.268 ns" { mclk div16:inst|count[3] div16:inst|count[3]~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.268 ns" { mclk {} mclk~combout {} div16:inst|count[3] {} div16:inst|count[3]~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10] {} } { 0.000ns 0.000ns 1.431ns 6.928ns 1.193ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.265 ns" { mclk div16:inst|count[3] div16:inst|count[3]~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.265 ns" { mclk {} mclk~combout {} div16:inst|count[3] {} div16:inst|count[3]~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[5] {} } { 0.000ns 0.000ns 1.431ns 6.928ns 1.190ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.268 ns" { mclk div16:inst|count[3] div16:inst|count[3]~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.268 ns" { mclk {} mclk~combout {} div16:inst|count[3] {} div16:inst|count[3]~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10] {} } { 0.000ns 0.000ns 1.431ns 6.928ns 1.193ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.149 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~131 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~133 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~136 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~52 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~145 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.149 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~131 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~133 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~136 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~52 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~145 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[5] {} } { 0.000ns 0.790ns 0.395ns 1.038ns 0.367ns 1.149ns 1.076ns } { 0.000ns 0.646ns 0.614ns 0.206ns 0.206ns 0.202ns 0.460ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.265 ns" { mclk div16:inst|count[3] div16:inst|count[3]~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.265 ns" { mclk {} mclk~combout {} div16:inst|count[3] {} div16:inst|count[3]~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[5] {} } { 0.000ns 0.000ns 1.431ns 6.928ns 1.190ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.268 ns" { mclk div16:inst|count[3] div16:inst|count[3]~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.268 ns" { mclk {} mclk~combout {} div16:inst|count[3] {} div16:inst|count[3]~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10] {} } { 0.000ns 0.000ns 1.431ns 6.928ns 1.193ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[3\] register sld_hub:sld_hub_inst\|hub_tdo_reg 104.45 MHz 9.574 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 104.45 MHz between source register \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[3\]\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\" (period= 9.574 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.523 ns + Longest register register " "Info: + Longest register to register delay is 4.523 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[3\] 1 REG LCFF_X41_Y17_N29 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y17_N29; Fanout = 11; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.615 ns) 1.751 ns sld_hub:sld_hub_inst\|hub_tdo_reg~586 2 COMB LCCOMB_X41_Y17_N18 2 " "Info: 2: + IC(1.136 ns) + CELL(0.615 ns) = 1.751 ns; Loc. = LCCOMB_X41_Y17_N18; Fanout = 2; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~586'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.751 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] sld_hub:sld_hub_inst|hub_tdo_reg~586 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.206 ns) 2.327 ns sld_hub:sld_hub_inst\|hub_tdo_reg~587 3 COMB LCCOMB_X41_Y17_N30 2 " "Info: 3: + IC(0.370 ns) + CELL(0.206 ns) = 2.327 ns; Loc. = LCCOMB_X41_Y17_N30; Fanout = 2; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~587'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~586 sld_hub:sld_hub_inst|hub_tdo_reg~587 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.206 ns) 2.917 ns sld_hub:sld_hub_inst\|hub_tdo_reg~588 4 COMB LCCOMB_X41_Y17_N4 1 " "Info: 4: + IC(0.384 ns) + CELL(0.206 ns) = 2.917 ns; Loc. = LCCOMB_X41_Y17_N4; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~588'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~587 sld_hub:sld_hub_inst|hub_tdo_reg~588 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.370 ns) 3.666 ns sld_hub:sld_hub_inst\|hub_tdo_reg~589 5 COMB LCCOMB_X41_Y17_N8 1 " "Info: 5: + IC(0.379 ns) + CELL(0.370 ns) = 3.666 ns; Loc. = LCCOMB_X41_Y17_N8; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~589'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~588 sld_hub:sld_hub_inst|hub_tdo_reg~589 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.370 ns) 4.415 ns sld_hub:sld_hub_inst\|hub_tdo_reg~596 6 COMB LCCOMB_X41_Y17_N2 1 " "Info: 6: + IC(0.379 ns) + CELL(0.370 ns) = 4.415 ns; Loc. = LCCOMB_X41_Y17_N2; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~596'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~589 sld_hub:sld_hub_inst|hub_tdo_reg~596 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.523 ns sld_hub:sld_hub_inst\|hub_tdo_reg 7 REG LCFF_X41_Y17_N3 2 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 4.523 ns; Loc. = LCFF_X41_Y17_N3; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~596 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.875 ns ( 41.45 % ) " "Info: Total cell delay = 1.875 ns ( 41.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.648 ns ( 58.55 % ) " "Info: Total interconnect delay = 2.648 ns ( 58.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.523 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] sld_hub:sld_hub_inst|hub_tdo_reg~586 sld_hub:sld_hub_inst|hub_tdo_reg~587 sld_hub:sld_hub_inst|hub_tdo_reg~588 sld_hub:sld_hub_inst|hub_tdo_reg~589 sld_hub:sld_hub_inst|hub_tdo_reg~596 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.523 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] {} sld_hub:sld_hub_inst|hub_tdo_reg~586 {} sld_hub:sld_hub_inst|hub_tdo_reg~587 {} sld_hub:sld_hub_inst|hub_tdo_reg~588 {} sld_hub:sld_hub_inst|hub_tdo_reg~589 {} sld_hub:sld_hub_inst|hub_tdo_reg~596 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 1.136ns 0.370ns 0.384ns 0.379ns 0.379ns 0.000ns } { 0.000ns 0.615ns 0.206ns 0.206ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.674 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.816 ns) + CELL(0.000 ns) 3.816 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 387 " "Info: 2: + IC(3.816 ns) + CELL(0.000 ns) = 3.816 ns; Loc. = CLKCTRL_G3; Fanout = 387; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.816 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.666 ns) 5.674 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X41_Y17_N3 2 " "Info: 3: + IC(1.192 ns) + CELL(0.666 ns) = 5.674 ns; Loc. = LCFF_X41_Y17_N3; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 11.74 % ) " "Info: Total cell delay = 0.666 ns ( 11.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.008 ns ( 88.26 % ) " "Info: Total interconnect delay = 5.008 ns ( 88.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.674 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.674 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.816ns 1.192ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.674 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.816 ns) + CELL(0.000 ns) 3.816 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 387 " "Info: 2: + IC(3.816 ns) + CELL(0.000 ns) = 3.816 ns; Loc. = CLKCTRL_G3; Fanout = 387; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.816 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.666 ns) 5.674 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[3\] 3 REG LCFF_X41_Y17_N29 11 " "Info: 3: + IC(1.192 ns) + CELL(0.666 ns) = 5.674 ns; Loc. = LCFF_X41_Y17_N29; Fanout = 11; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 11.74 % ) " "Info: Total cell delay = 0.666 ns ( 11.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.008 ns ( 88.26 % ) " "Info: Total interconnect delay = 5.008 ns ( 88.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.674 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.674 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] {} } { 0.000ns 3.816ns 1.192ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.674 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.674 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.816ns 1.192ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.674 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.674 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] {} } { 0.000ns 3.816ns 1.192ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.523 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] sld_hub:sld_hub_inst|hub_tdo_reg~586 sld_hub:sld_hub_inst|hub_tdo_reg~587 sld_hub:sld_hub_inst|hub_tdo_reg~588 sld_hub:sld_hub_inst|hub_tdo_reg~589 sld_hub:sld_hub_inst|hub_tdo_reg~596 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.523 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] {} sld_hub:sld_hub_inst|hub_tdo_reg~586 {} sld_hub:sld_hub_inst|hub_tdo_reg~587 {} sld_hub:sld_hub_inst|hub_tdo_reg~588 {} sld_hub:sld_hub_inst|hub_tdo_reg~589 {} sld_hub:sld_hub_inst|hub_tdo_reg~596 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 1.136ns 0.370ns 0.384ns 0.379ns 0.379ns 0.000ns } { 0.000ns 0.615ns 0.206ns 0.206ns 0.370ns 0.370ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.674 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.674 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.816ns 1.192ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.674 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.674 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] {} } { 0.000ns 3.816ns 1.192ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "mclk 16 " "Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock \"mclk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lcd:inst1\|lcd_e sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[14\] mclk 1.196 ns " "Info: Found hold time violation between source  pin or register \"lcd:inst1\|lcd_e\" and destination pin or register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[14\]\" for clock \"mclk\" (Hold time is 1.196 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.103 ns + Largest " "Info: + Largest clock skew is 2.103 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mclk destination 12.267 ns + Longest register " "Info: + Longest clock path from clock \"mclk\" to destination register is 12.267 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns mclk 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'mclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { mclk } "NODE_NAME" } } { "lcd_v.bdf" "" { Schematic "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd_v.bdf" { { 48 -96 72 64 "mclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.970 ns) 3.481 ns div16:inst\|count\[3\] 2 REG LCFF_X34_Y11_N31 18 " "Info: 2: + IC(1.431 ns) + CELL(0.970 ns) = 3.481 ns; Loc. = LCFF_X34_Y11_N31; Fanout = 18; REG Node = 'div16:inst\|count\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.401 ns" { mclk div16:inst|count[3] } "NODE_NAME" } } { "DIV16.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/DIV16.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.928 ns) + CELL(0.000 ns) 10.409 ns div16:inst\|count\[3\]~clkctrl 3 COMB CLKCTRL_G13 343 " "Info: 3: + IC(6.928 ns) + CELL(0.000 ns) = 10.409 ns; Loc. = CLKCTRL_G13; Fanout = 343; COMB Node = 'div16:inst\|count\[3\]~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.928 ns" { div16:inst|count[3] div16:inst|count[3]~clkctrl } "NODE_NAME" } } { "DIV16.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/DIV16.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.666 ns) 12.267 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[14\] 4 REG LCFF_X37_Y16_N29 5 " "Info: 4: + IC(1.192 ns) + CELL(0.666 ns) = 12.267 ns; Loc. = LCFF_X37_Y16_N29; Fanout = 5; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[14\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { div16:inst|count[3]~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[14] } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.716 ns ( 22.14 % ) " "Info: Total cell delay = 2.716 ns ( 22.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.551 ns ( 77.86 % ) " "Info: Total interconnect delay = 9.551 ns ( 77.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.267 ns" { mclk div16:inst|count[3] div16:inst|count[3]~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.267 ns" { mclk {} mclk~combout {} div16:inst|count[3] {} div16:inst|count[3]~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[14] {} } { 0.000ns 0.000ns 1.431ns 6.928ns 1.192ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mclk source 10.164 ns - Shortest register " "Info: - Shortest clock path from clock \"mclk\" to source register is 10.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns mclk 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'mclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { mclk } "NODE_NAME" } } { "lcd_v.bdf" "" { Schematic "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd_v.bdf" { { 48 -96 72 64 "mclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.970 ns) 3.481 ns div16:inst\|count\[3\] 2 REG LCFF_X34_Y11_N31 18 " "Info: 2: + IC(1.431 ns) + CELL(0.970 ns) = 3.481 ns; Loc. = LCFF_X34_Y11_N31; Fanout = 18; REG Node = 'div16:inst\|count\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.401 ns" { mclk div16:inst|count[3] } "NODE_NAME" } } { "DIV16.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/DIV16.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.970 ns) 5.553 ns lcd:inst1\|clkcnt\[1\] 3 REG LCFF_X35_Y12_N3 3 " "Info: 3: + IC(1.102 ns) + CELL(0.970 ns) = 5.553 ns; Loc. = LCFF_X35_Y12_N3; Fanout = 3; REG Node = 'lcd:inst1\|clkcnt\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.072 ns" { div16:inst|count[3] lcd:inst1|clkcnt[1] } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.202 ns) 6.488 ns lcd:inst1\|Equal0~154 4 COMB LCCOMB_X36_Y12_N28 1 " "Info: 4: + IC(0.733 ns) + CELL(0.202 ns) = 6.488 ns; Loc. = LCCOMB_X36_Y12_N28; Fanout = 1; COMB Node = 'lcd:inst1\|Equal0~154'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { lcd:inst1|clkcnt[1] lcd:inst1|Equal0~154 } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 7.055 ns lcd:inst1\|Equal0 5 COMB LCCOMB_X36_Y12_N6 2 " "Info: 5: + IC(0.361 ns) + CELL(0.206 ns) = 7.055 ns; Loc. = LCCOMB_X36_Y12_N6; Fanout = 2; COMB Node = 'lcd:inst1\|Equal0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { lcd:inst1|Equal0~154 lcd:inst1|Equal0 } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.970 ns) 8.355 ns lcd:inst1\|clkdiv 6 REG LCFF_X36_Y12_N5 3 " "Info: 6: + IC(0.330 ns) + CELL(0.970 ns) = 8.355 ns; Loc. = LCFF_X36_Y12_N5; Fanout = 3; REG Node = 'lcd:inst1\|clkdiv'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { lcd:inst1|Equal0 lcd:inst1|clkdiv } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.666 ns) 10.164 ns lcd:inst1\|lcd_e 7 REG LCFF_X37_Y16_N9 3 " "Info: 7: + IC(1.143 ns) + CELL(0.666 ns) = 10.164 ns; Loc. = LCFF_X37_Y16_N9; Fanout = 3; REG Node = 'lcd:inst1\|lcd_e'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { lcd:inst1|clkdiv lcd:inst1|lcd_e } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.064 ns ( 49.82 % ) " "Info: Total cell delay = 5.064 ns ( 49.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.100 ns ( 50.18 % ) " "Info: Total interconnect delay = 5.100 ns ( 50.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.164 ns" { mclk div16:inst|count[3] lcd:inst1|clkcnt[1] lcd:inst1|Equal0~154 lcd:inst1|Equal0 lcd:inst1|clkdiv lcd:inst1|lcd_e } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.164 ns" { mclk {} mclk~combout {} div16:inst|count[3] {} lcd:inst1|clkcnt[1] {} lcd:inst1|Equal0~154 {} lcd:inst1|Equal0 {} lcd:inst1|clkdiv {} lcd:inst1|lcd_e {} } { 0.000ns 0.000ns 1.431ns 1.102ns 0.733ns 0.361ns 0.330ns 1.143ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.202ns 0.206ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.267 ns" { mclk div16:inst|count[3] div16:inst|count[3]~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.267 ns" { mclk {} mclk~combout {} div16:inst|count[3] {} div16:inst|count[3]~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[14] {} } { 0.000ns 0.000ns 1.431ns 6.928ns 1.192ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.164 ns" { mclk div16:inst|count[3] lcd:inst1|clkcnt[1] lcd:inst1|Equal0~154 lcd:inst1|Equal0 lcd:inst1|clkdiv lcd:inst1|lcd_e } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.164 ns" { mclk {} mclk~combout {} div16:inst|count[3] {} lcd:inst1|clkcnt[1] {} lcd:inst1|Equal0~154 {} lcd:inst1|Equal0 {} lcd:inst1|clkdiv {} lcd:inst1|lcd_e {} } { 0.000ns 0.000ns 1.431ns 1.102ns 0.733ns 0.361ns 0.330ns 1.143ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.202ns 0.206ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 3 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.909 ns - Shortest register register " "Info: - Shortest register to register delay is 0.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lcd:inst1\|lcd_e 1 REG LCFF_X37_Y16_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y16_N9; Fanout = 3; REG Node = 'lcd:inst1\|lcd_e'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd:inst1|lcd_e } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.460 ns) 0.909 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[14\] 2 REG LCFF_X37_Y16_N29 5 " "Info: 2: + IC(0.449 ns) + CELL(0.460 ns) = 0.909 ns; Loc. = LCFF_X37_Y16_N29; Fanout = 5; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[14\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { lcd:inst1|lcd_e sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[14] } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 50.61 % ) " "Info: Total cell delay = 0.460 ns ( 50.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.449 ns ( 49.39 % ) " "Info: Total interconnect delay = 0.449 ns ( 49.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { lcd:inst1|lcd_e sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.909 ns" { lcd:inst1|lcd_e {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[14] {} } { 0.000ns 0.449ns } { 0.000ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 3 -1 0 } } { "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.267 ns" { mclk div16:inst|count[3] div16:inst|count[3]~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.267 ns" { mclk {} mclk~combout {} div16:inst|count[3] {} div16:inst|count[3]~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[14] {} } { 0.000ns 0.000ns 1.431ns 6.928ns 1.192ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.164 ns" { mclk div16:inst|count[3] lcd:inst1|clkcnt[1] lcd:inst1|Equal0~154 lcd:inst1|Equal0 lcd:inst1|clkdiv lcd:inst1|lcd_e } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.164 ns" { mclk {} mclk~combout {} div16:inst|count[3] {} lcd:inst1|clkcnt[1] {} lcd:inst1|Equal0~154 {} lcd:inst1|Equal0 {} lcd:inst1|clkdiv {} lcd:inst1|lcd_e {} } { 0.000ns 0.000ns 1.431ns 1.102ns 0.733ns 0.361ns 0.330ns 1.143ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.202ns 0.206ns 0.970ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { lcd:inst1|lcd_e sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.909 ns" { lcd:inst1|lcd_e {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[14] {} } { 0.000ns 0.449ns } { 0.000ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "lcd:inst1\|clkcnt\[7\] rst mclk 5.179 ns register " "Info: tsu for register \"lcd:inst1\|clkcnt\[7\]\" (data pin = \"rst\", clock pin = \"mclk\") is 5.179 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.468 ns + Longest pin register " "Info: + Longest pin to register delay is 10.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns rst 1 PIN PIN_AA3 24 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AA3; Fanout = 24; PIN Node = 'rst'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "lcd_v.bdf" "" { Schematic "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd_v.bdf" { { 64 -96 72 80 "rst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.662 ns) + CELL(0.589 ns) 9.195 ns lcd:inst1\|clkcnt\[7\]~185 2 COMB LCCOMB_X36_Y12_N10 16 " "Info: 2: + IC(7.662 ns) + CELL(0.589 ns) = 9.195 ns; Loc. = LCCOMB_X36_Y12_N10; Fanout = 16; COMB Node = 'lcd:inst1\|clkcnt\[7\]~185'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.251 ns" { rst lcd:inst1|clkcnt[7]~185 } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.613 ns) + CELL(0.660 ns) 10.468 ns lcd:inst1\|clkcnt\[7\] 3 REG LCFF_X35_Y12_N15 3 " "Info: 3: + IC(0.613 ns) + CELL(0.660 ns) = 10.468 ns; Loc. = LCFF_X35_Y12_N15; Fanout = 3; REG Node = 'lcd:inst1\|clkcnt\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { lcd:inst1|clkcnt[7]~185 lcd:inst1|clkcnt[7] } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.193 ns ( 20.95 % ) " "Info: Total cell delay = 2.193 ns ( 20.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.275 ns ( 79.05 % ) " "Info: Total interconnect delay = 8.275 ns ( 79.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.468 ns" { rst lcd:inst1|clkcnt[7]~185 lcd:inst1|clkcnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.468 ns" { rst {} rst~combout {} lcd:inst1|clkcnt[7]~185 {} lcd:inst1|clkcnt[7] {} } { 0.000ns 0.000ns 7.662ns 0.613ns } { 0.000ns 0.944ns 0.589ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mclk destination 5.249 ns - Shortest register " "Info: - Shortest clock path from clock \"mclk\" to destination register is 5.249 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns mclk 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'mclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { mclk } "NODE_NAME" } } { "lcd_v.bdf" "" { Schematic "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd_v.bdf" { { 48 -96 72 64 "mclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.970 ns) 3.481 ns div16:inst\|count\[3\] 2 REG LCFF_X34_Y11_N31 18 " "Info: 2: + IC(1.431 ns) + CELL(0.970 ns) = 3.481 ns; Loc. = LCFF_X34_Y11_N31; Fanout = 18; REG Node = 'div16:inst\|count\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.401 ns" { mclk div16:inst|count[3] } "NODE_NAME" } } { "DIV16.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/DIV16.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.666 ns) 5.249 ns lcd:inst1\|clkcnt\[7\] 3 REG LCFF_X35_Y12_N15 3 " "Info: 3: + IC(1.102 ns) + CELL(0.666 ns) = 5.249 ns; Loc. = LCFF_X35_Y12_N15; Fanout = 3; REG Node = 'lcd:inst1\|clkcnt\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.768 ns" { div16:inst|count[3] lcd:inst1|clkcnt[7] } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.716 ns ( 51.74 % ) " "Info: Total cell delay = 2.716 ns ( 51.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.533 ns ( 48.26 % ) " "Info: Total interconnect delay = 2.533 ns ( 48.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.249 ns" { mclk div16:inst|count[3] lcd:inst1|clkcnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.249 ns" { mclk {} mclk~combout {} div16:inst|count[3] {} lcd:inst1|clkcnt[7] {} } { 0.000ns 0.000ns 1.431ns 1.102ns } { 0.000ns 1.080ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.468 ns" { rst lcd:inst1|clkcnt[7]~185 lcd:inst1|clkcnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.468 ns" { rst {} rst~combout {} lcd:inst1|clkcnt[7]~185 {} lcd:inst1|clkcnt[7] {} } { 0.000ns 0.000ns 7.662ns 0.613ns } { 0.000ns 0.944ns 0.589ns 0.660ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.249 ns" { mclk div16:inst|count[3] lcd:inst1|clkcnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.249 ns" { mclk {} mclk~combout {} div16:inst|count[3] {} lcd:inst1|clkcnt[7] {} } { 0.000ns 0.000ns 1.431ns 1.102ns } { 0.000ns 1.080ns 0.970ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "mclk data\[7\] lcd:inst1\|data\[0\]~en 23.228 ns register " "Info: tco from clock \"mclk\" to destination pin \"data\[7\]\" through register \"lcd:inst1\|data\[0\]~en\" is 23.228 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mclk source 14.983 ns + Longest register " "Info: + Longest clock path from clock \"mclk\" to source register is 14.983 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns mclk 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'mclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { mclk } "NODE_NAME" } } { "lcd_v.bdf" "" { Schematic "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd_v.bdf" { { 48 -96 72 64 "mclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.970 ns) 3.481 ns div16:inst\|count\[3\] 2 REG LCFF_X34_Y11_N31 18 " "Info: 2: + IC(1.431 ns) + CELL(0.970 ns) = 3.481 ns; Loc. = LCFF_X34_Y11_N31; Fanout = 18; REG Node = 'div16:inst\|count\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.401 ns" { mclk div16:inst|count[3] } "NODE_NAME" } } { "DIV16.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/DIV16.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.970 ns) 5.553 ns lcd:inst1\|clkcnt\[4\] 3 REG LCFF_X35_Y12_N9 3 " "Info: 3: + IC(1.102 ns) + CELL(0.970 ns) = 5.553 ns; Loc. = LCFF_X35_Y12_N9; Fanout = 3; REG Node = 'lcd:inst1\|clkcnt\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.072 ns" { div16:inst|count[3] lcd:inst1|clkcnt[4] } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.487 ns) 7.136 ns lcd:inst1\|Equal0~155 4 COMB LCCOMB_X36_Y12_N16 1 " "Info: 4: + IC(1.096 ns) + CELL(0.487 ns) = 7.136 ns; Loc. = LCCOMB_X36_Y12_N16; Fanout = 1; COMB Node = 'lcd:inst1\|Equal0~155'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { lcd:inst1|clkcnt[4] lcd:inst1|Equal0~155 } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.614 ns) 8.139 ns lcd:inst1\|Equal0 5 COMB LCCOMB_X36_Y12_N6 2 " "Info: 5: + IC(0.389 ns) + CELL(0.614 ns) = 8.139 ns; Loc. = LCCOMB_X36_Y12_N6; Fanout = 2; COMB Node = 'lcd:inst1\|Equal0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { lcd:inst1|Equal0~155 lcd:inst1|Equal0 } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.970 ns) 9.439 ns lcd:inst1\|clkdiv 6 REG LCFF_X36_Y12_N5 3 " "Info: 6: + IC(0.330 ns) + CELL(0.970 ns) = 9.439 ns; Loc. = LCFF_X36_Y12_N5; Fanout = 3; REG Node = 'lcd:inst1\|clkdiv'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { lcd:inst1|Equal0 lcd:inst1|clkdiv } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.970 ns) 10.807 ns lcd:inst1\|clk_int 7 REG LCFF_X36_Y12_N15 2 " "Info: 7: + IC(0.398 ns) + CELL(0.970 ns) = 10.807 ns; Loc. = LCFF_X36_Y12_N15; Fanout = 2; REG Node = 'lcd:inst1\|clk_int'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { lcd:inst1|clkdiv lcd:inst1|clk_int } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.330 ns) + CELL(0.000 ns) 13.137 ns lcd:inst1\|clk_int~clkctrl 8 COMB CLKCTRL_G15 23 " "Info: 8: + IC(2.330 ns) + CELL(0.000 ns) = 13.137 ns; Loc. = CLKCTRL_G15; Fanout = 23; COMB Node = 'lcd:inst1\|clk_int~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { lcd:inst1|clk_int lcd:inst1|clk_int~clkctrl } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.666 ns) 14.983 ns lcd:inst1\|data\[0\]~en 9 REG LCFF_X38_Y13_N1 16 " "Info: 9: + IC(1.180 ns) + CELL(0.666 ns) = 14.983 ns; Loc. = LCFF_X38_Y13_N1; Fanout = 16; REG Node = 'lcd:inst1\|data\[0\]~en'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.846 ns" { lcd:inst1|clk_int~clkctrl lcd:inst1|data[0]~en } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.727 ns ( 44.90 % ) " "Info: Total cell delay = 6.727 ns ( 44.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.256 ns ( 55.10 % ) " "Info: Total interconnect delay = 8.256 ns ( 55.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "14.983 ns" { mclk div16:inst|count[3] lcd:inst1|clkcnt[4] lcd:inst1|Equal0~155 lcd:inst1|Equal0 lcd:inst1|clkdiv lcd:inst1|clk_int lcd:inst1|clk_int~clkctrl lcd:inst1|data[0]~en } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "14.983 ns" { mclk {} mclk~combout {} div16:inst|count[3] {} lcd:inst1|clkcnt[4] {} lcd:inst1|Equal0~155 {} lcd:inst1|Equal0 {} lcd:inst1|clkdiv {} lcd:inst1|clk_int {} lcd:inst1|clk_int~clkctrl {} lcd:inst1|data[0]~en {} } { 0.000ns 0.000ns 1.431ns 1.102ns 1.096ns 0.389ns 0.330ns 0.398ns 2.330ns 1.180ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.487ns 0.614ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 157 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.941 ns + Longest register pin " "Info: + Longest register to pin delay is 7.941 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lcd:inst1\|data\[0\]~en 1 REG LCFF_X38_Y13_N1 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y13_N1; Fanout = 16; REG Node = 'lcd:inst1\|data\[0\]~en'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd:inst1|data[0]~en } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.725 ns) + CELL(3.216 ns) 7.941 ns data\[7\] 2 PIN PIN_V15 0 " "Info: 2: + IC(4.725 ns) + CELL(3.216 ns) = 7.941 ns; Loc. = PIN_V15; Fanout = 0; PIN Node = 'data\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.941 ns" { lcd:inst1|data[0]~en data[7] } "NODE_NAME" } } { "lcd_v.bdf" "" { Schematic "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd_v.bdf" { { 176 432 608 192 "data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.216 ns ( 40.50 % ) " "Info: Total cell delay = 3.216 ns ( 40.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.725 ns ( 59.50 % ) " "Info: Total interconnect delay = 4.725 ns ( 59.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.941 ns" { lcd:inst1|data[0]~en data[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.941 ns" { lcd:inst1|data[0]~en {} data[7] {} } { 0.000ns 4.725ns } { 0.000ns 3.216ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "14.983 ns" { mclk div16:inst|count[3] lcd:inst1|clkcnt[4] lcd:inst1|Equal0~155 lcd:inst1|Equal0 lcd:inst1|clkdiv lcd:inst1|clk_int lcd:inst1|clk_int~clkctrl lcd:inst1|data[0]~en } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "14.983 ns" { mclk {} mclk~combout {} div16:inst|count[3] {} lcd:inst1|clkcnt[4] {} lcd:inst1|Equal0~155 {} lcd:inst1|Equal0 {} lcd:inst1|clkdiv {} lcd:inst1|clk_int {} lcd:inst1|clk_int~clkctrl {} lcd:inst1|data[0]~en {} } { 0.000ns 0.000ns 1.431ns 1.102ns 1.096ns 0.389ns 0.330ns 0.398ns 2.330ns 1.180ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.487ns 0.614ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.941 ns" { lcd:inst1|data[0]~en data[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.941 ns" { lcd:inst1|data[0]~en {} data[7] {} } { 0.000ns 4.725ns } { 0.000ns 3.216ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 3.026 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 3.026 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.026 ns) 3.026 ns altera_reserved_tdo 2 PIN PIN_L5 0 " "Info: 2: + IC(0.000 ns) + CELL(3.026 ns) = 3.026 ns; Loc. = PIN_L5; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.026 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.026 ns ( 100.00 % ) " "Info: Total cell delay = 3.026 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.026 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.026 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 3.026ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "lcd:inst1\|lcd_rs rst mclk 5.912 ns register " "Info: th for register \"lcd:inst1\|lcd_rs\" (data pin = \"rst\", clock pin = \"mclk\") is 5.912 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mclk destination 14.985 ns + Longest register " "Info: + Longest clock path from clock \"mclk\" to destination register is 14.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns mclk 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'mclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { mclk } "NODE_NAME" } } { "lcd_v.bdf" "" { Schematic "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd_v.bdf" { { 48 -96 72 64 "mclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.970 ns) 3.481 ns div16:inst\|count\[3\] 2 REG LCFF_X34_Y11_N31 18 " "Info: 2: + IC(1.431 ns) + CELL(0.970 ns) = 3.481 ns; Loc. = LCFF_X34_Y11_N31; Fanout = 18; REG Node = 'div16:inst\|count\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.401 ns" { mclk div16:inst|count[3] } "NODE_NAME" } } { "DIV16.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/DIV16.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.970 ns) 5.553 ns lcd:inst1\|clkcnt\[4\] 3 REG LCFF_X35_Y12_N9 3 " "Info: 3: + IC(1.102 ns) + CELL(0.970 ns) = 5.553 ns; Loc. = LCFF_X35_Y12_N9; Fanout = 3; REG Node = 'lcd:inst1\|clkcnt\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.072 ns" { div16:inst|count[3] lcd:inst1|clkcnt[4] } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.487 ns) 7.136 ns lcd:inst1\|Equal0~155 4 COMB LCCOMB_X36_Y12_N16 1 " "Info: 4: + IC(1.096 ns) + CELL(0.487 ns) = 7.136 ns; Loc. = LCCOMB_X36_Y12_N16; Fanout = 1; COMB Node = 'lcd:inst1\|Equal0~155'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { lcd:inst1|clkcnt[4] lcd:inst1|Equal0~155 } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.614 ns) 8.139 ns lcd:inst1\|Equal0 5 COMB LCCOMB_X36_Y12_N6 2 " "Info: 5: + IC(0.389 ns) + CELL(0.614 ns) = 8.139 ns; Loc. = LCCOMB_X36_Y12_N6; Fanout = 2; COMB Node = 'lcd:inst1\|Equal0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { lcd:inst1|Equal0~155 lcd:inst1|Equal0 } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.970 ns) 9.439 ns lcd:inst1\|clkdiv 6 REG LCFF_X36_Y12_N5 3 " "Info: 6: + IC(0.330 ns) + CELL(0.970 ns) = 9.439 ns; Loc. = LCFF_X36_Y12_N5; Fanout = 3; REG Node = 'lcd:inst1\|clkdiv'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { lcd:inst1|Equal0 lcd:inst1|clkdiv } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.970 ns) 10.807 ns lcd:inst1\|clk_int 7 REG LCFF_X36_Y12_N15 2 " "Info: 7: + IC(0.398 ns) + CELL(0.970 ns) = 10.807 ns; Loc. = LCFF_X36_Y12_N15; Fanout = 2; REG Node = 'lcd:inst1\|clk_int'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { lcd:inst1|clkdiv lcd:inst1|clk_int } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.330 ns) + CELL(0.000 ns) 13.137 ns lcd:inst1\|clk_int~clkctrl 8 COMB CLKCTRL_G15 23 " "Info: 8: + IC(2.330 ns) + CELL(0.000 ns) = 13.137 ns; Loc. = CLKCTRL_G15; Fanout = 23; COMB Node = 'lcd:inst1\|clk_int~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { lcd:inst1|clk_int lcd:inst1|clk_int~clkctrl } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.666 ns) 14.985 ns lcd:inst1\|lcd_rs 9 REG LCFF_X41_Y13_N17 3 " "Info: 9: + IC(1.182 ns) + CELL(0.666 ns) = 14.985 ns; Loc. = LCFF_X41_Y13_N17; Fanout = 3; REG Node = 'lcd:inst1\|lcd_rs'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { lcd:inst1|clk_int~clkctrl lcd:inst1|lcd_rs } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.727 ns ( 44.89 % ) " "Info: Total cell delay = 6.727 ns ( 44.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.258 ns ( 55.11 % ) " "Info: Total interconnect delay = 8.258 ns ( 55.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "14.985 ns" { mclk div16:inst|count[3] lcd:inst1|clkcnt[4] lcd:inst1|Equal0~155 lcd:inst1|Equal0 lcd:inst1|clkdiv lcd:inst1|clk_int lcd:inst1|clk_int~clkctrl lcd:inst1|lcd_rs } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "14.985 ns" { mclk {} mclk~combout {} div16:inst|count[3] {} lcd:inst1|clkcnt[4] {} lcd:inst1|Equal0~155 {} lcd:inst1|Equal0 {} lcd:inst1|clkdiv {} lcd:inst1|clk_int {} lcd:inst1|clk_int~clkctrl {} lcd:inst1|lcd_rs {} } { 0.000ns 0.000ns 1.431ns 1.102ns 1.096ns 0.389ns 0.330ns 0.398ns 2.330ns 1.182ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.487ns 0.614ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 3 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.379 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns rst 1 PIN PIN_AA3 24 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AA3; Fanout = 24; PIN Node = 'rst'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "lcd_v.bdf" "" { Schematic "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd_v.bdf" { { 64 -96 72 80 "rst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.580 ns) + CELL(0.855 ns) 9.379 ns lcd:inst1\|lcd_rs 2 REG LCFF_X41_Y13_N17 3 " "Info: 2: + IC(7.580 ns) + CELL(0.855 ns) = 9.379 ns; Loc. = LCFF_X41_Y13_N17; Fanout = 3; REG Node = 'lcd:inst1\|lcd_rs'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.435 ns" { rst lcd:inst1|lcd_rs } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.799 ns ( 19.18 % ) " "Info: Total cell delay = 1.799 ns ( 19.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.580 ns ( 80.82 % ) " "Info: Total interconnect delay = 7.580 ns ( 80.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.379 ns" { rst lcd:inst1|lcd_rs } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.379 ns" { rst {} rst~combout {} lcd:inst1|lcd_rs {} } { 0.000ns 0.000ns 7.580ns } { 0.000ns 0.944ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "14.985 ns" { mclk div16:inst|count[3] lcd:inst1|clkcnt[4] lcd:inst1|Equal0~155 lcd:inst1|Equal0 lcd:inst1|clkdiv lcd:inst1|clk_int lcd:inst1|clk_int~clkctrl lcd:inst1|lcd_rs } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "14.985 ns" { mclk {} mclk~combout {} div16:inst|count[3] {} lcd:inst1|clkcnt[4] {} lcd:inst1|Equal0~155 {} lcd:inst1|Equal0 {} lcd:inst1|clkdiv {} lcd:inst1|clk_int {} lcd:inst1|clk_int~clkctrl {} lcd:inst1|lcd_rs {} } { 0.000ns 0.000ns 1.431ns 1.102ns 1.096ns 0.389ns 0.330ns 0.398ns 2.330ns 1.182ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.487ns 0.614ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.379 ns" { rst lcd:inst1|lcd_rs } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.379 ns" { rst {} rst~combout {} lcd:inst1|lcd_rs {} } { 0.000ns 0.000ns 7.580ns } { 0.000ns 0.944ns 0.855ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "126 " "Info: Allocated 126 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 30 14:52:00 2009 " "Info: Processing ended: Mon Mar 30 14:52:00 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
