module wideexpr_00909(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ((s0)>>>(3'sb110))<<<({4{~|((+((1'b0)>(1'b0)))<<<(s1))}});
  assign y1 = s0;
  assign y2 = (ctrl[6]?(ctrl[7]?2'sb00:+(5'sb10101)):$signed($unsigned(-(2'sb10))));
  assign y3 = 5'sb01010;
  assign y4 = (ctrl[7]?{$signed(((1'sb0)!=(s1))&({s7,u0,s2})),5'sb00001}:1'sb1);
  assign y5 = {!($signed(+(s6))),(6'b101010)==(({(ctrl[3]?(s2)>(s2):{1{{(ctrl[3]?$signed(s7):6'sb000001),s1,((3'b111)|(u6))<(~|(1'sb1))}}}),{(ctrl[0]?(ctrl[7]?(ctrl[5]?{s1,s7}:-(s0)):{2{5'sb10110}}):$signed(s0)),{-((ctrl[0]?&(4'sb1100):$signed(5'sb10011))),2'sb11,$signed(s4)},$signed(s2),((4'sb0010)|(-({3{3'sb111}})))>>((ctrl[6]?(ctrl[3]?$signed(2'sb00):-(6'sb001110)):($signed(6'sb111100))^~((ctrl[7]?s3:1'sb1))))},(2'sb01)-(s4)})<<(({s5})^~((ctrl[4]?({-((ctrl[6]?2'sb10:1'sb1)),1'sb0,(ctrl[7]?(6'sb010001)==(s7):s7),((6'sb000001)^(s2))<=((s6)>>>(3'sb010))})<(u5):(ctrl[6]?(($signed(4'b0011))>>>((u3)<<<(s7)))<<<(((s7)<<(3'sb010))+(4'sb1010)):(ctrl[7]?{+(6'sb011111),u2,u3}:(~|(s1))<<<((ctrl[3]?s2:s0))))))))};
  assign y6 = +($signed(~|((({4{$unsigned(6'sb101100)}})&($signed(3'sb100)))<<<(((((ctrl[0]?(1'sb0)^(6'sb000000):+(s2)))|(+({1{3'b010}})))<<<(-(s4)))+($signed(-((ctrl[3]?(ctrl[3]?s5:6'sb111001):(4'sb0100)^~(6'sb100110)))))))));
  assign y7 = +(-($signed(s1)));
endmodule
