# CNN4HW_TOP - CNNåŠ é€Ÿå™¨é¡¶å±‚æ¨¡å—ä½¿ç”¨æŒ‡å—

## ğŸ“‹ æ¨¡å—æ¦‚è¿°

`CNN4HW_TOP` æ˜¯HLS CNN IP (`hls_cnn_2d_100s`) çš„æ˜“ç”¨åŒ…è£…æ¨¡å—ï¼Œæä¾›ç®€åŒ–çš„æ¥å£ç”¨äºCNNæ¨ç†åŠ é€Ÿã€‚

### å…³é”®ç‰¹æ€§
- âœ… ç®€åŒ–çš„æ§åˆ¶æ¥å£ï¼ˆstart/doneä¿¡å·ï¼‰
- âœ… ç®€å•çš„æ•°æ®æ¥å£ï¼ˆç±»ä¼¼å†…å­˜è¯»å†™ï¼‰
- âœ… å†…éƒ¨å¤„ç†AXI Streamåè®®
- âœ… æ”¯æŒè¿ç»­æ¨ç†
- âœ… 200MHzå·¥ä½œé¢‘ç‡ï¼ˆæœ€é«˜230MHzï¼‰

---

## ğŸ”Œ æ¥å£è¯´æ˜

### ç«¯å£åˆ—è¡¨

| ç«¯å£å | æ–¹å‘ | ä½å®½ | è¯´æ˜ |
|--------|------|------|------|
| **æ—¶é’Ÿå’Œå¤ä½** | | | |
| `clk` | Input | 1 | ç³»ç»Ÿæ—¶é’Ÿ (æ¨è200MHz) |
| `rst_n` | Input | 1 | ä½ç”µå¹³æœ‰æ•ˆå¤ä½ |
| **æ§åˆ¶ä¿¡å·** | | | |
| `start` | Input | 1 | å¼€å§‹æ¨ç†ï¼ˆè„‰å†²ä¿¡å·ï¼‰ |
| `done` | Output | 1 | æ¨ç†å®Œæˆï¼ˆè„‰å†²ä¿¡å·ï¼‰ |
| `idle` | Output | 1 | IPç©ºé—²ï¼Œå¯ä»¥å¼€å§‹æ–°æ¨ç† |
| `ready` | Output | 1 | IPå‡†å¤‡å¥½æ¥æ”¶æ•°æ® |
| **è¾“å…¥æ•°æ®æ¥å£** | | | |
| `input_data` | Input | 16 | è¾“å…¥åƒç´ æ•°æ® |
| `input_valid` | Input | 1 | è¾“å…¥æ•°æ®æœ‰æ•ˆ |
| `input_ready` | Output | 1 | å‡†å¤‡æ¥æ”¶è¾“å…¥æ•°æ® |
| **è¾“å‡ºæ•°æ®æ¥å£** | | | |
| `output_data` | Output | 16 | è¾“å‡ºç»“æœ |
| `output_valid` | Output | 1 | è¾“å‡ºæ•°æ®æœ‰æ•ˆ |
| `output_ready` | Input | 1 | å‡†å¤‡æ¥æ”¶è¾“å‡ºï¼ˆé€šå¸¸ä¿æŒä¸º1ï¼‰ |

---

## ğŸš€ ä½¿ç”¨æ–¹æ³•

### 1. åŸºæœ¬ä½¿ç”¨æµç¨‹

```verilog
// æ­¥éª¤1: ç­‰å¾…IPç©ºé—²
wait (idle == 1);

// æ­¥éª¤2: å‘é€startè„‰å†²
start <= 1;
@(posedge clk);
start <= 0;

// æ­¥éª¤3: å‘é€1024ä¸ªåƒç´ æ•°æ®
for (i = 0; i < 1024; i = i + 1) begin
    @(posedge clk);
    input_data <= pixel_array[i];
    input_valid <= 1;

    // ç­‰å¾…æ¡æ‰‹
    while (!input_ready) @(posedge clk);
end
input_valid <= 0;

// æ­¥éª¤4: ç­‰å¾…è¾“å‡º
@(posedge output_valid);
result = output_data;

// æ­¥éª¤5: ç­‰å¾…å®Œæˆ
@(posedge done);
// æ¨ç†å®Œæˆï¼Œå¯ä»¥å¼€å§‹ä¸‹ä¸€æ¬¡
```

### 2. æ•°æ®æ ¼å¼

**è¾“å…¥æ•°æ®**:
- 32Ã—32 å›¾åƒ = 1024ä¸ªåƒç´ 
- æ¯ä¸ªåƒç´ : 16ä½å®šç‚¹æ•° `ap_fixed<16,2,AP_TRN,AP_WRAP,0>`
- é¡ºåº: é€è¡Œæ‰«æï¼ˆè¡Œä¼˜å…ˆï¼‰

**è¾“å‡ºæ•°æ®**:
- 1ä¸ªåˆ†ç±»ç»“æœå€¼
- 16ä½å®šç‚¹æ•° `ap_fixed<16,2,AP_TRN,AP_WRAP,0>`

### 3. æ—¶åºè¦æ±‚

```
æ—¶é’Ÿå‘¨æœŸ: 5ns (200MHz)
è¾“å…¥æ•°æ®ä¼ è¾“: 1024å‘¨æœŸï¼ˆæ¯å‘¨æœŸ1ä¸ªåƒç´ ï¼‰
æ¨ç†å»¶è¿Ÿ: 10,258å‘¨æœŸ (51.29 Î¼s)
ååé‡: çº¦19,500æ¬¡æ¨ç†/ç§’
```

---

## ğŸ“Š æ—¶åºå›¾

```
              ____      ____      ____      ____      ____
clk      ____|    |____|    |____|    |____|    |____|    |____

         _____                                          __________
rst_n    _____XXXXXXXXXX________________________________

         ___________                              _______________
idle                XXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

              _____
start    _____|     |_________________________________________

                    _____ _____ _____ ... _____
input_data   XXXXXXX__D0_X__D1_X__D2_X...X_D1023_XXXXXXXXXXXXX

                    ___________________________
input_valid  _______|                           |_____________

input_ready  XXXXXXX|___________________________X (æ¡æ‰‹)

                                                      _____
output_valid ________________________________________|     |___

                                                      _____
output_data  XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX_RES_XXXX

                                                            ____
done         ______________________________________________|    |_
```

---

## ğŸ”§ é›†æˆæ­¥éª¤

### æ­¥éª¤1: æ·»åŠ HLS IPåˆ°Vivadoé¡¹ç›®

åœ¨Vivado Tcl Consoleä¸­æ‰§è¡Œ:

```tcl
# æ·»åŠ IPä»“åº“
set_property ip_repo_paths {/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/impl/ip} [current_project]
update_ip_catalog
```

### æ­¥éª¤2: æ·»åŠ æºæ–‡ä»¶

1. åœ¨Vivadoä¸­æ·»åŠ  `CNN4HW_TOP.v`
2. è®¾ç½®ä¸ºé¡¶å±‚æ¨¡å—ï¼ˆå¯é€‰ï¼‰

### æ­¥éª¤3: åœ¨Block Designä¸­ä½¿ç”¨

å¦‚æœä½¿ç”¨Block Design:
```tcl
# åˆ›å»ºBlock Designä¸­çš„å±‚æ¬¡æ¨¡å—
create_bd_cell -type module -reference CNN4HW_TOP cnn_accelerator_0
```

### æ­¥éª¤4: è¿æ¥æ—¶é’Ÿå’Œå¤ä½

ç¡®ä¿:
- `clk` è¿æ¥åˆ°200MHzæ—¶é’Ÿæº
- `rst_n` è¿æ¥åˆ°åŒæ­¥å¤ä½ï¼ˆactive-lowï¼‰

---

## ğŸ“ ç¤ºä¾‹ä»£ç 

### ç¤ºä¾‹1: å•æ¬¡æ¨ç†

```verilog
module cnn_user_logic (
    input wire clk,
    input wire rst_n,
    input wire run_inference,
    output reg inference_done
);

    // CNNæ¨¡å—æ¥å£
    wire start, done, idle, ready;
    reg [15:0] input_data;
    reg input_valid;
    wire input_ready;
    wire [15:0] output_data;
    wire output_valid;

    // CNNå®ä¾‹åŒ–
    CNN4HW_TOP cnn_inst (
        .clk(clk), .rst_n(rst_n),
        .start(start), .done(done), .idle(idle), .ready(ready),
        .input_data(input_data), .input_valid(input_valid), .input_ready(input_ready),
        .output_data(output_data), .output_valid(output_valid), .output_ready(1'b1)
    );

    // çŠ¶æ€æœºæ§åˆ¶
    reg [1:0] state;
    localparam IDLE = 0, SEND_DATA = 1, WAIT_RESULT = 2;

    reg [10:0] pixel_cnt;
    reg [15:0] image_buffer [0:1023];

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            state <= IDLE;
            input_valid <= 0;
            pixel_cnt <= 0;
            inference_done <= 0;
        end else begin
            case (state)
                IDLE: begin
                    inference_done <= 0;
                    if (run_inference && idle) begin
                        start <= 1;
                        state <= SEND_DATA;
                        pixel_cnt <= 0;
                    end
                end

                SEND_DATA: begin
                    start <= 0;
                    if (pixel_cnt < 1024) begin
                        input_data <= image_buffer[pixel_cnt];
                        input_valid <= 1;
                        if (input_ready) begin
                            pixel_cnt <= pixel_cnt + 1;
                        end
                    end else begin
                        input_valid <= 0;
                        state <= WAIT_RESULT;
                    end
                end

                WAIT_RESULT: begin
                    if (done) begin
                        inference_done <= 1;
                        state <= IDLE;
                    end
                end
            endcase
        end
    end
endmodule
```

### ç¤ºä¾‹2: AXIæ¥å£å°è£…ï¼ˆç”¨äºPSç«¯ï¼‰

```verilog
// TODO: æ·»åŠ AXI-Liteæ§åˆ¶æ¥å£
// TODO: æ·»åŠ AXI-MMæ•°æ®æ¥å£
```

---

## âš ï¸ æ³¨æ„äº‹é¡¹

### 1. æ—¶é’Ÿçº¦æŸ
åœ¨XDCæ–‡ä»¶ä¸­æ·»åŠ :
```tcl
create_clock -period 5.000 -name sys_clk [get_ports clk]
set_input_delay -clock sys_clk -max 1.0 [get_ports {input_data[*]}]
set_output_delay -clock sys_clk -max 1.0 [get_ports {output_data[*]}]
```

### 2. å¤ä½è¦æ±‚
- å¿…é¡»ä½¿ç”¨åŒæ­¥å¤ä½
- å¤ä½æŒç»­æ—¶é—´ â‰¥ 10ä¸ªæ—¶é’Ÿå‘¨æœŸ
- æ¨èä½¿ç”¨ `proc_sys_reset` IP

### 3. æ•°æ®é¡ºåº
- è¾“å…¥æ•°æ®å¿…é¡»æŒ‰è¡Œä¼˜å…ˆé¡ºåºå‘é€
- ç¬¬0ä¸ªæ•°æ® = å›¾åƒ(0,0)
- ç¬¬31ä¸ªæ•°æ® = å›¾åƒ(0,31)
- ç¬¬32ä¸ªæ•°æ® = å›¾åƒ(1,0)

### 4. æ¡æ‰‹åè®®
- å¿…é¡»ç­‰å¾… `input_ready=1` æ‰èƒ½å‘é€ä¸‹ä¸€ä¸ªæ•°æ®
- ä¸è¦åœ¨ `input_ready=0` æ—¶æ”¹å˜ `input_data`

---

## ğŸ“ˆ æ€§èƒ½å‚æ•°

| å‚æ•° | å€¼ |
|------|-----|
| æ—¶é’Ÿé¢‘ç‡ | 200 MHz (æ¨è) / 230 MHz (æœ€å¤§) |
| è¾“å…¥å»¶è¿Ÿ | 1,024 å‘¨æœŸ |
| æ¨ç†å»¶è¿Ÿ | 10,258 å‘¨æœŸ (51.29 Î¼s) |
| è¾“å‡ºå»¶è¿Ÿ | 1 å‘¨æœŸ |
| ååç‡ | ~19,500 æ¨ç†/ç§’ |
| èµ„æºä½¿ç”¨ | LUT: 95K (44%), FF: 95K (22%), DSP: 648 (35%), BRAM: 11.5 (2.4%) |
| åŠŸè€—ä¼°ç®— | ~2.5-3.5 W @ 200MHz |

---

## ğŸ› æ•…éšœæ’é™¤

### é—®é¢˜1: IPå®ä¾‹åŒ–å¤±è´¥
**é”™è¯¯**: `Module 'hls_cnn_2d_100s' not found`

**è§£å†³**:
```tcl
# ç¡®è®¤IPå·²æ·»åŠ åˆ°é¡¹ç›®
update_ip_catalog
get_ips hls_cnn_2d_100s*
```

### é—®é¢˜2: æ—¶åºä¸æ»¡è¶³
**é”™è¯¯**: Setup violation on path

**è§£å†³**:
1. é™ä½æ—¶é’Ÿé¢‘ç‡ï¼ˆä»200MHzé™åˆ°150MHzï¼‰
2. æ·»åŠ æµæ°´çº¿å¯„å­˜å™¨
3. ä½¿ç”¨æ›´å¿«çš„å™¨ä»¶é€Ÿåº¦ç­‰çº§

### é—®é¢˜3: è¾“å‡ºæ— æ•ˆ
**ç—‡çŠ¶**: `output_valid` å§‹ç»ˆä¸º0

**æ£€æŸ¥**:
1. æ˜¯å¦å‘é€äº†å®Œæ•´çš„1024ä¸ªåƒç´ 
2. `start` ä¿¡å·æ˜¯å¦æ­£ç¡®è§¦å‘
3. `rst_n` æ˜¯å¦æ­£ç¡®é‡Šæ”¾

---

## ğŸ“š ç›¸å…³æ–‡ä»¶

- `CNN4HW_TOP.v` - é¡¶å±‚åŒ…è£…æ¨¡å—
- `CNN4HW_TOP_tb.v` - æµ‹è¯•bench
- `import_ip_to_vivado.tcl` - IPå¯¼å…¥è„šæœ¬
- HLS IPè·¯å¾„: `hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/impl/ip`

---

## ğŸ”„ ç‰ˆæœ¬å†å²

- v0.02 (2025-10-14): æ·»åŠ HLS CNN IPåŒ…è£…
- v0.01 (2025-10-14): åˆå§‹ç‰ˆæœ¬

---

## ğŸ“§ æ”¯æŒ

å¦‚æœ‰é—®é¢˜ï¼Œè¯·æŸ¥çœ‹:
1. Testbenchä»¿çœŸæ³¢å½¢
2. HLSç»¼åˆæŠ¥å‘Š: `hls_cnn_2d_100s_prj/solution1/syn/report/csynth.rpt`
3. Vivadoå®ç°æŠ¥å‘Š
