Cryptography Project based on Present: https://iacr.org/archive/ches2007/47270450/47270450.pdf

The encryption and decryption modules are implemented in verilog and have an axi wrapper
This is the final block design:  
![Present_design](https://github.com/RCTd/Verilog_Encryption_Present/assets/29049395/a9b02f24-695a-4bd6-8f42-19a89ae0ffa7)
