/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [23:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [6:0] _04_;
  always_latch
    if (!clkin_data[32]) _04_ = 7'h00;
    else if (clkin_data[0]) _04_ = { in_data[89:84], celloutsig_0_0z };
  assign { celloutsig_0_6z[8:3], celloutsig_0_6z[0] } = _04_;
  assign celloutsig_0_5z = ~celloutsig_0_0z;
  assign celloutsig_0_2z = ~in_data[52];
  assign celloutsig_0_0z = in_data[87] ^ in_data[32];
  assign celloutsig_1_1z = in_data[189] ^ in_data[162];
  assign celloutsig_1_5z = ~(celloutsig_1_0z ^ celloutsig_1_3z);
  assign celloutsig_1_8z = ~(celloutsig_1_3z ^ _01_);
  reg [21:0] _11_;
  always_ff @(negedge clkin_data[96], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _11_ <= 22'h000000;
    else _11_ <= { in_data[52:34], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign out_data[53:32] = _11_;
  reg [23:0] _12_;
  always_ff @(posedge clkin_data[128], posedge clkin_data[64])
    if (clkin_data[64]) _12_ <= 24'h000000;
    else _12_ <= in_data[169:146];
  assign { _03_[23:17], _02_, _00_, _03_[14:6], _01_, _03_[4:0] } = _12_;
  assign celloutsig_0_4z = { in_data[80:74], 1'h0, celloutsig_0_0z } > { in_data[83:82], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, 4'h0 };
  assign celloutsig_0_7z = { in_data[83:80], celloutsig_0_2z } > { in_data[60:58], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_9z = { celloutsig_0_6z[8:4], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_7z } > { celloutsig_0_6z[8:3], 2'h0, celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[127:117] > in_data[163:153];
  assign celloutsig_1_11z = { in_data[163:159], celloutsig_1_1z } > { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_9z = in_data[167:163] !== { in_data[109:108], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_1_2z = & { celloutsig_1_1z, celloutsig_1_0z, in_data[121] };
  assign celloutsig_0_1z = & { in_data[70:64], celloutsig_0_0z };
  assign celloutsig_1_18z = & { celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_1_3z = ~((in_data[169] & celloutsig_1_0z) | (celloutsig_1_0z & celloutsig_1_0z));
  assign celloutsig_1_6z = ~((celloutsig_1_0z & celloutsig_1_3z) | (celloutsig_1_0z & in_data[176]));
  assign celloutsig_1_10z = ~((celloutsig_1_0z & celloutsig_1_0z) | (celloutsig_1_8z & _03_[13]));
  assign celloutsig_1_19z = ~((celloutsig_1_2z & celloutsig_1_10z) | (celloutsig_1_11z & celloutsig_1_3z));
  assign { _03_[16:15], _03_[5] } = { _02_, _00_, _01_ };
  assign celloutsig_0_6z[2:1] = 2'h0;
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z };
endmodule
