// Seed: 417504971
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    output wire id_2,
    input wire id_3,
    output tri0 id_4
);
  wire id_6;
  assign module_2.id_1 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd46
) (
    output wire id_0,
    input uwire id_1,
    input supply1 id_2,
    input uwire id_3,
    input supply0 _id_4
);
  logic [1 : id_4] id_6;
  ;
  nand primCall (id_0, id_6, id_2, id_1);
  module_0 modCall_1 (
      id_0,
      id_3,
      id_0,
      id_3,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output wire id_0,
    input tri1 id_1,
    input tri id_2,
    input supply0 id_3,
    output tri1 id_4,
    output supply0 id_5,
    input supply1 id_6,
    input supply1 id_7,
    input tri id_8,
    output supply0 id_9
);
  parameter id_11 = 1;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_0,
      id_7,
      id_9
  );
endmodule
