// Seed: 406500914
module module_0 (
    input uwire id_0,
    input wor id_1,
    input uwire id_2,
    output tri id_3,
    output wand id_4,
    input wire id_5,
    input wor id_6,
    input supply0 id_7,
    input wor id_8,
    input uwire id_9,
    input uwire id_10,
    input uwire id_11,
    output supply0 id_12,
    output tri id_13,
    output tri id_14,
    output supply1 id_15,
    output wire id_16,
    input wire id_17
    , id_24,
    output supply1 id_18,
    input wand id_19,
    input supply1 id_20,
    output supply0 id_21
    , id_25,
    output supply1 id_22
);
  assign id_25 = 1;
  assign id_15 = id_24;
endmodule
module module_1 (
    input wand id_0,
    output logic id_1,
    output supply1 id_2,
    input uwire id_3,
    input wor id_4,
    output wire id_5,
    input uwire id_6,
    output wor id_7,
    output supply0 id_8
);
  always @(posedge 1 or posedge 1) begin
    id_1 <= 1;
  end
  module_0(
      id_3,
      id_3,
      id_4,
      id_8,
      id_5,
      id_3,
      id_6,
      id_6,
      id_3,
      id_0,
      id_4,
      id_0,
      id_5,
      id_7,
      id_7,
      id_5,
      id_2,
      id_4,
      id_8,
      id_6,
      id_4,
      id_2,
      id_2
  );
  always @(posedge 1'h0) begin
    $display(id_4);
  end
endmodule
