
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000360                       # Number of seconds simulated
sim_ticks                                   359901000                       # Number of ticks simulated
final_tick                               2267536547000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              281865922                       # Simulator instruction rate (inst/s)
host_op_rate                                281855729                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              544869225                       # Simulator tick rate (ticks/s)
host_mem_usage                                 812044                       # Number of bytes of host memory used
host_seconds                                     0.66                       # Real time elapsed on the host
sim_insts                                   186167071                       # Number of instructions simulated
sim_ops                                     186167071                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus04.inst       123648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data       210240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.inst        35136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data        82432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst       108480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data       593664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1153664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst       123648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus05.inst        35136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst       108480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        267264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       572480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          572480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus04.inst         1932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data         3285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.inst          549                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data         1288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst         1695                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data         9276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8945                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8945                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus04.inst    343561146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data    584160644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.inst     97626847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data    229040764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst    301416223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data   1649520285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data       177827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3205503736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst    343561146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus05.inst     97626847                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst    301416223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        742604216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1590659654                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1590659654                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1590659654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst    343561146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data    584160644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.inst     97626847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data    229040764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst    301416223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data   1649520285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data       177827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4796163389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0              362794000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total          362958500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                    1                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements               2                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         436.855656                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   436.280430                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data     0.575226                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.852110                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.001123                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.853234                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          402                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data           75                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data           54                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data            3                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data            2                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data          129                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data          129                       # number of overall hits
system.cpu00.dcache.overall_hits::total           129                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data            3                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data            1                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data            2                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data            3                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data            3                       # number of overall misses
system.cpu00.dcache.overall_misses::total            3                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data          132                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data          132                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements               0                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst          512                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          476                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst          370                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst          370                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst          370                       # number of overall hits
system.cpu00.icache.overall_hits::total           370                       # number of overall hits
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst          370                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst          370                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0              362794000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total          362958500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                    1                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 1                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements               1                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         312.428047                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs                   1                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   311.853175                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data     0.574872                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.609088                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.001123                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.610211                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data           75                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data           54                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data            3                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data            2                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data          129                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data          129                       # number of overall hits
system.cpu01.dcache.overall_hits::total           129                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data            3                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            1                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            2                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data            3                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data            3                       # number of overall misses
system.cpu01.dcache.overall_misses::total            3                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data          132                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data          132                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst          497                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          476                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst          370                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst          370                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst          370                       # number of overall hits
system.cpu01.icache.overall_hits::total           370                       # number of overall hits
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst          370                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst          370                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0              362794000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total          362958500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                    1                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements               1                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         233.517639                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   232.943122                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data     0.574518                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.454967                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.001122                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.456089                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          151                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          151                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.294922                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data           75                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data           54                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data            3                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data            2                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data          129                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data          129                       # number of overall hits
system.cpu02.dcache.overall_hits::total           129                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data            3                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data            1                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data            2                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data            3                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data            3                       # number of overall misses
system.cpu02.dcache.overall_misses::total            3                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data          132                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data          132                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu02.dcache.writebacks::total               1                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst          370                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst          370                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst          370                       # number of overall hits
system.cpu02.icache.overall_hits::total           370                       # number of overall hits
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst          370                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst          370                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0              362740000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total          362904500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                    1                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements               2                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         451.730231                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs                14                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   451.156068                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data     0.574163                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.881164                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.001121                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.882286                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data           75                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data           54                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data            3                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data            2                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data          129                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data          129                       # number of overall hits
system.cpu03.dcache.overall_hits::total           129                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data            3                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data            1                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data            2                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data            3                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data            3                       # number of overall misses
system.cpu03.dcache.overall_misses::total            3                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data          132                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data          132                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu03.dcache.writebacks::total               1                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst          370                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst          370                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst          370                       # number of overall hits
system.cpu03.icache.overall_hits::total           370                       # number of overall hits
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst          370                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst          370                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                      570                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    162     47.65%     47.65% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.29%     47.94% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   177     52.06%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                340                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 324                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0              141285000     91.48%     91.48% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.11%     91.59% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              12994000      8.41%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total          154443500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu04.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    3                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                   1      0.28%      0.28% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  12      3.31%      3.58% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.28%      3.86% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 321     88.43%     92.29% # number of callpals executed
system.cpu04.kern.callpal::rdusp                    1      0.28%     92.56% # number of callpals executed
system.cpu04.kern.callpal::rti                     18      4.96%     97.52% # number of callpals executed
system.cpu04.kern.callpal::callsys                  9      2.48%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  363                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel              31                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                17                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                18                      
system.cpu04.kern.mode_good::user                  17                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel         62944500     75.79%     75.79% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           20102000     24.21%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements            4895                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         466.301306                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             67506                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            4895                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           13.790807                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    24.042555                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   442.258752                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.046958                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.863787                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.910745                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          420                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          131505                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         131505                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        31315                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         31315                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        25780                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        25780                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data          506                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          506                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data          587                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          587                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data        57095                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          57095                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data        57095                       # number of overall hits
system.cpu04.dcache.overall_hits::total         57095                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         2860                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2860                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         2125                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         2125                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          101                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          101                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           19                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data         4985                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         4985                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data         4985                       # number of overall misses
system.cpu04.dcache.overall_misses::total         4985                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data        34175                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        34175                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        27905                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        27905                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data        62080                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        62080                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data        62080                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        62080                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.083687                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.083687                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.076151                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.076151                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.031353                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.031353                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.080300                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.080300                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.080300                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.080300                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         2980                       # number of writebacks
system.cpu04.dcache.writebacks::total            2980                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            2441                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.999373                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            270009                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            2441                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          110.614093                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    26.399603                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   485.599771                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.051562                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.948437                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          343834                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         343834                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       168254                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        168254                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       168254                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         168254                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       168254                       # number of overall hits
system.cpu04.icache.overall_hits::total        168254                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         2442                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         2442                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         2442                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         2442                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         2442                       # number of overall misses
system.cpu04.icache.overall_misses::total         2442                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       170696                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       170696                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       170696                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       170696                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       170696                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       170696                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.014306                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.014306                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.014306                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.014306                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.014306                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.014306                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         2441                       # number of writebacks
system.cpu04.icache.writebacks::total            2441                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                      790                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                     98     47.57%     47.57% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     2      0.97%     48.54% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   106     51.46%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                206                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      98     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      2      1.02%     51.02% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     96     48.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 196                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0              356000000     98.06%     98.06% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                330500      0.09%     98.15% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31               6724500      1.85%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total          363055000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.905660                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.951456                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu05.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu05.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    3                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                   1      0.36%      0.36% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  58     20.86%     21.22% # number of callpals executed
system.cpu05.kern.callpal::tbi                      4      1.44%     22.66% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 135     48.56%     71.22% # number of callpals executed
system.cpu05.kern.callpal::rdps                     1      0.36%     71.58% # number of callpals executed
system.cpu05.kern.callpal::rti                     69     24.82%     96.40% # number of callpals executed
system.cpu05.kern.callpal::callsys                  9      3.24%     99.64% # number of callpals executed
system.cpu05.kern.callpal::imb                      1      0.36%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  278                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             127                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                67                      
system.cpu05.kern.mode_good::user                  67                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel       1920604000     99.58%     99.58% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user            8186500      0.42%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements            1868                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         424.549622                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             39795                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1868                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           21.303533                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    64.929232                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   359.620390                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.126815                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.702384                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.829198                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           81939                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          81939                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data        23770                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         23770                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data        12960                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        12960                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data          443                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          443                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data          455                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          455                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data        36730                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          36730                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data        36730                       # number of overall hits
system.cpu05.dcache.overall_hits::total         36730                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data         1547                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1547                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data          644                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          644                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data           33                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data           20                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data         2191                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2191                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data         2191                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2191                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.061105                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.061105                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.047339                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.047339                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.056294                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.056294                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.056294                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.056294                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          812                       # number of writebacks
system.cpu05.dcache.writebacks::total             812                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            1283                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            109532                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1283                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           85.371785                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   196.146686                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   315.853314                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.383099                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.616901                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          425                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          286325                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         286325                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst       141238                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        141238                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst       141238                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         141238                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst       141238                       # number of overall hits
system.cpu05.icache.overall_hits::total        141238                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst         1283                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1283                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst         1283                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1283                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst         1283                       # number of overall misses
system.cpu05.icache.overall_misses::total         1283                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst       142521                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       142521                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst       142521                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       142521                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.009002                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.009002                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         1283                       # number of writebacks
system.cpu05.icache.writebacks::total            1283                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      0                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     1220                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    250     50.20%     50.20% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.20%     50.40% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   247     49.60%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                498                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 496                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0              558698000     98.28%     98.28% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                112000      0.02%     98.30% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31               9664000      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total          568474000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu06.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu06.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu06.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu06.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu06.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu06.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                   12                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                  15      2.57%      2.57% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  53      9.08%     11.64% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 397     67.98%     79.62% # number of callpals executed
system.cpu06.kern.callpal::rdps                     1      0.17%     79.79% # number of callpals executed
system.cpu06.kern.callpal::wrusp                    1      0.17%     79.97% # number of callpals executed
system.cpu06.kern.callpal::rti                    100     17.12%     97.09% # number of callpals executed
system.cpu06.kern.callpal::callsys                 15      2.57%     99.66% # number of callpals executed
system.cpu06.kern.callpal::imb                      2      0.34%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  584                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             152                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                96                      
system.cpu06.kern.mode_good::user                  97                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel       1708396500     95.77%     95.77% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user           75503500      4.23%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements           12293                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         425.840103                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            155493                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           12293                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           12.648906                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   107.583566                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   318.256538                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.210124                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.621595                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.831719                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0          456                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          357105                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         357105                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data        77163                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         77163                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data        80074                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        80074                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         1250                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         1250                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data       157237                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         157237                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data       157237                       # number of overall hits
system.cpu06.dcache.overall_hits::total        157237                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data         5613                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         5613                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data         6858                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         6858                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data          127                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          127                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data           29                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data        12471                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        12471                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data        12471                       # number of overall misses
system.cpu06.dcache.overall_misses::total        12471                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.067810                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.067810                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.073485                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.073485                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.073485                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.073485                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         8096                       # number of writebacks
system.cpu06.dcache.writebacks::total            8096                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            4455                       # number of replacements
system.cpu06.icache.tags.tagsinuse         511.875814                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            347891                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            4455                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           78.090011                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   206.339676                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst   305.536138                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.403007                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst     0.596750                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.999757                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          917209                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         917209                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst       451919                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        451919                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst       451919                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         451919                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst       451919                       # number of overall hits
system.cpu06.icache.overall_hits::total        451919                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         4457                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         4457                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         4457                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         4457                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         4457                       # number of overall misses
system.cpu06.icache.overall_misses::total         4457                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst       456376                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       456376                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst       456376                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       456376                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.009766                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.009766                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         4455                       # number of writebacks
system.cpu06.icache.writebacks::total            4455                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0              362794000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total          362958500                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                    1                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         352.188956                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   351.044058                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data     1.144898                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.685633                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.002236                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.687869                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          294                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data           75                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data           52                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data            3                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            1                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data          127                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data          127                       # number of overall hits
system.cpu07.dcache.overall_hits::total           127                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data            3                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            2                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            1                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            3                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data            5                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data            5                       # number of overall misses
system.cpu07.dcache.overall_misses::total            5                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data          132                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data          132                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst          506                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst          370                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst          370                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst          370                       # number of overall hits
system.cpu07.icache.overall_hits::total           370                       # number of overall hits
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst          370                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst          370                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0              362794000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total          362958500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                    1                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements               2                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         363.454214                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   362.309583                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data     1.144630                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.707636                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.002236                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.709872                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.525391                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data           75                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data           54                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data            3                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data            2                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data          129                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data          129                       # number of overall hits
system.cpu08.dcache.overall_hits::total           129                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data            3                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data            1                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data            2                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data            3                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data            3                       # number of overall misses
system.cpu08.dcache.overall_misses::total            3                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data          132                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data          132                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse                511                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst          511                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          388                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst          370                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst          370                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst          370                       # number of overall hits
system.cpu08.icache.overall_hits::total           370                       # number of overall hits
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst          370                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst          370                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0              362794000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total          362958500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                    1                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements               1                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         406.266954                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   405.122678                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data     1.144276                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.791255                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.002235                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.793490                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data           75                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data           54                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data            3                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data            2                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data          129                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data          129                       # number of overall hits
system.cpu09.dcache.overall_hits::total           129                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data            3                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data            1                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data            2                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data            3                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data            3                       # number of overall misses
system.cpu09.dcache.overall_misses::total            3                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data          132                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data          132                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu09.dcache.writebacks::total               1                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst          512                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst          370                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst          370                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst          370                       # number of overall hits
system.cpu09.icache.overall_hits::total           370                       # number of overall hits
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst          370                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst          370                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0              362794000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total          362958500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                    1                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements               1                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         398.091886                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   396.947965                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data     1.143922                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.775289                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.002234                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.777523                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data           75                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data           54                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data            3                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data            2                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data          129                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data          129                       # number of overall hits
system.cpu10.dcache.overall_hits::total           129                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data            3                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            1                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            2                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.cpu10.dcache.overall_misses::total            3                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data          132                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data          132                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst          425                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst          370                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst          370                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst          370                       # number of overall hits
system.cpu10.icache.overall_hits::total           370                       # number of overall hits
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst          370                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst          370                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0              362794000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total          362958500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                    1                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements               1                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         392.998789                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   391.855221                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data     1.143567                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.765342                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.002234                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.767576                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data           75                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data           54                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data            3                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data            2                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data          129                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data          129                       # number of overall hits
system.cpu11.dcache.overall_hits::total           129                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data            3                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            1                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data            2                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data            3                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data            3                       # number of overall misses
system.cpu11.dcache.overall_misses::total            3                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data          132                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data          132                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst          425                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst          370                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst          370                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst          370                       # number of overall hits
system.cpu11.icache.overall_hits::total           370                       # number of overall hits
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst          370                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst          370                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0              362794000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total          362958500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                    1                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements               1                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         398.998658                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   397.855445                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data     1.143213                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.777061                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.002233                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.779294                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          371                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data           75                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data           54                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data            3                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data            2                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data          129                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data          129                       # number of overall hits
system.cpu12.dcache.overall_hits::total           129                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data            3                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            1                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data            2                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data            3                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data            3                       # number of overall misses
system.cpu12.dcache.overall_misses::total            3                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data          132                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data          132                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst          425                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst          370                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst          370                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst          370                       # number of overall hits
system.cpu12.icache.overall_hits::total           370                       # number of overall hits
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst          370                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst          370                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0              362794000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total          362958500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                    1                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements               1                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         408.998527                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   407.855669                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data     1.142859                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.796593                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.002232                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.798825                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          382                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data           75                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data           52                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data            3                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data            1                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data          127                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data          127                       # number of overall hits
system.cpu13.dcache.overall_hits::total           127                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data            3                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data            2                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            1                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data            5                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data            5                       # number of overall misses
system.cpu13.dcache.overall_misses::total            5                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data          132                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data          132                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst          425                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst          370                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst          370                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst          370                       # number of overall hits
system.cpu13.icache.overall_hits::total           370                       # number of overall hits
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst          370                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst          370                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0              362794000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total          362958500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                    1                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements               1                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         403.998397                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   402.855892                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data     1.142504                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.786828                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.002231                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.789059                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          376                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data           75                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data           53                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total           53                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data            3                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data            1                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data          128                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total            128                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data          128                       # number of overall hits
system.cpu14.dcache.overall_hits::total           128                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data            3                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data            1                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            1                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data            3                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data            4                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data            4                       # number of overall misses
system.cpu14.dcache.overall_misses::total            4                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data          132                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data          132                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst          425                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst          370                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst          370                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst          370                       # number of overall hits
system.cpu14.icache.overall_hits::total           370                       # number of overall hits
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst          370                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst          370                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                        4                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                      1     25.00%     25.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2     50.00%     75.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                     1     25.00%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                  4                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                       1     25.00%     25.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2     50.00%     75.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                      1     25.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                   4                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0              362749000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31                 14500      0.00%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total          362958500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                   2     66.67%     66.67% # number of callpals executed
system.cpu15.kern.callpal::rti                      1     33.33%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                    3                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements               1                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         460.132156                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   456.706887                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data     3.425268                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.892006                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.006690                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.898696                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses             342                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses            342                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data           89                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total            89                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data           59                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total           59                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data            3                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data            1                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data          148                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total            148                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data          148                       # number of overall hits
system.cpu15.dcache.overall_hits::total           148                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data            3                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data            7                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data            4                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data           10                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           10                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data           10                       # number of overall misses
system.cpu15.dcache.overall_misses::total           10                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data          158                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total          158                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data          158                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total          158                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst          431                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses             920                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses            920                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst          460                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total           460                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst          460                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total            460                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst          460                       # number of overall hits
system.cpu15.icache.overall_hits::total           460                       # number of overall hits
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst          460                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total          460                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst          460                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total          460                       # number of overall (read+write) accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  34                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 34                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      272                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     18759                       # number of replacements
system.l2.tags.tagsinuse                  4008.840817                       # Cycle average of tags in use
system.l2.tags.total_refs                       21444                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18759                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.143131                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1726.847437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        1.318688                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        1.604398                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        0.886897                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst       17.552250                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data       38.573635                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        2.497253                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.010371                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        1.570974                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        1.003190                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst   402.843571                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data   331.369237                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst   133.175695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data   147.107200                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst   440.004921                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data   761.475100                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.421594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.004285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.009417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.098350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.080901                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.032514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.035915                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.107423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.185907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978721                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4040                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1008                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2941                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    420905                       # Number of tag accesses
system.l2.tags.data_accesses                   420905                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        11891                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11891                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         4950                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4950                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus04.data          104                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus05.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus06.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  110                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus04.data          222                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus05.data           70                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus06.data          505                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   797                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst          510                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst          734                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst         2762                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4006                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data         1038                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data          698                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data         2438                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4176                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst          510                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data         1260                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst          734                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data          768                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst         2762                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data         2943                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8979                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.data            1                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst          510                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data         1260                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst          734                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data          768                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst         2762                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data         2943                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data            1                       # number of overall hits
system.l2.overall_hits::total                    8979                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus04.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 21                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus04.data         1711                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data          542                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data         6104                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8358                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst         1932                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus05.inst          549                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst         1695                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4176                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data         1574                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data          746                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data         3177                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5497                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus04.inst         1932                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data         3285                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.inst          549                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data         1288                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst         1695                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data         9281                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18031                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus04.inst         1932                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data         3285                       # number of overall misses
system.l2.overall_misses::switch_cpus05.inst          549                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data         1288                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst         1695                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data         9281                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data            1                       # number of overall misses
system.l2.overall_misses::total                 18031                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        11891                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11891                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         4950                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4950                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data          108                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              131                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data         1933                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data          612                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data         6609                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9155                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst         2442                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst         1283                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst         4457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8182                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data         2612                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data         1444                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data         5615                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9673                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst         2442                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data         4545                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst         1283                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data         2056                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst         4457                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data        12224                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27010                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst         2442                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data         4545                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst         1283                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data         2056                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst         4457                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data        12224                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27010                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.037037                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data     0.400000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.160305                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.885153                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data     0.885621                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data     0.923589                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.912944                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.791155                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus05.inst     0.427903                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.380301                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.510389                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.602603                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.516620                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.565806                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.568283                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.791155                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.722772                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.inst     0.427903                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.626459                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.380301                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.759244                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.667568                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.791155                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.722772                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.inst     0.427903                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.626459                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.380301                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.759244                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.667568                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8945                       # number of writebacks
system.l2.writebacks::total                      8945                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               9673                       # Transaction distribution
system.membus.trans_dist::WriteReq                 34                       # Transaction distribution
system.membus.trans_dist::WriteResp                34                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8945                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7064                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              139                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             98                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              32                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8593                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8353                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9673                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        52570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        52638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  52638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1726144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1726416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1726416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             34546                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   34546    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               34546                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits                59                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits                141                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits                79                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             4534661145                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts               370                       # Number of instructions committed
system.switch_cpus00.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts                351                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs                 142                       # number of memory refs
system.switch_cpus00.num_load_insts                82                       # Number of load instructions
system.switch_cpus00.num_store_insts               60                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     4532336491.890039                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     2324653.109960                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus00.Branches                      48                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total              370                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits                59                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits                141                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits                79                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             4534661230                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts               370                       # Number of instructions committed
system.switch_cpus01.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts                351                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                 142                       # number of memory refs
system.switch_cpus01.num_load_insts                82                       # Number of load instructions
system.switch_cpus01.num_store_insts               60                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     4532336576.846465                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     2324653.153535                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus01.Branches                      48                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total              370                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.write_hits                59                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.data_hits                141                       # DTB hits
system.switch_cpus02.dtb.data_misses                0                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus02.itb.fetch_hits                79                       # ITB hits
system.switch_cpus02.itb.fetch_misses               0                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             4534661315                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts               370                       # Number of instructions committed
system.switch_cpus02.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus02.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts                351                       # number of integer instructions
system.switch_cpus02.num_fp_insts                   0                       # number of float instructions
system.switch_cpus02.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs                 142                       # number of memory refs
system.switch_cpus02.num_load_insts                82                       # Number of load instructions
system.switch_cpus02.num_store_insts               60                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     4532336661.802891                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     2324653.197109                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus02.Branches                      48                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total              370                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.write_hits                59                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits                141                       # DTB hits
system.switch_cpus03.dtb.data_misses                0                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus03.itb.fetch_hits                79                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             4534661400                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts               370                       # Number of instructions committed
system.switch_cpus03.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus03.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts                351                       # number of integer instructions
system.switch_cpus03.num_fp_insts                   0                       # number of float instructions
system.switch_cpus03.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs                 142                       # number of memory refs
system.switch_cpus03.num_load_insts                82                       # Number of load instructions
system.switch_cpus03.num_store_insts               60                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     4532336746.759316                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     2324653.240684                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus03.Branches                      48                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total              370                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits              34668                       # DTB read hits
system.switch_cpus04.dtb.read_misses               90                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses           8137                       # DTB read accesses
system.switch_cpus04.dtb.write_hits             28493                       # DTB write hits
system.switch_cpus04.dtb.write_misses              15                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  7                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses          4584                       # DTB write accesses
system.switch_cpus04.dtb.data_hits              63161                       # DTB hits
system.switch_cpus04.dtb.data_misses              105                       # DTB misses
system.switch_cpus04.dtb.data_acv                   7                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          12721                       # DTB accesses
system.switch_cpus04.itb.fetch_hits             43548                       # ITB hits
system.switch_cpus04.itb.fetch_misses              94                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses         43642                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                 308193                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            170584                       # Number of instructions committed
system.switch_cpus04.committedOps              170584                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       164767                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses          245                       # Number of float alu accesses
system.switch_cpus04.num_func_calls              4341                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        17804                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             164767                       # number of integer instructions
system.switch_cpus04.num_fp_insts                 245                       # number of float instructions
system.switch_cpus04.num_int_register_reads       227291                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       116752                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs               63425                       # number of memory refs
system.switch_cpus04.num_load_insts             34872                       # Number of load instructions
system.switch_cpus04.num_store_insts            28553                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     235067.370826                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     73125.629174                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.237272                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.762728                       # Percentage of idle cycles
system.switch_cpus04.Branches                   23483                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass         2828      1.66%      1.66% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu           99795     58.46%     60.12% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            169      0.10%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd            30      0.02%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::MemRead          35825     20.99%     81.22% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite         28833     16.89%     98.12% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess         3216      1.88%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           170696                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits              25247                       # DTB read hits
system.switch_cpus05.dtb.read_misses              326                       # DTB read misses
system.switch_cpus05.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses           1824                       # DTB read accesses
system.switch_cpus05.dtb.write_hits             13974                       # DTB write hits
system.switch_cpus05.dtb.write_misses              38                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses           875                       # DTB write accesses
system.switch_cpus05.dtb.data_hits              39221                       # DTB hits
system.switch_cpus05.dtb.data_misses              364                       # DTB misses
system.switch_cpus05.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus05.dtb.data_accesses           2699                       # DTB accesses
system.switch_cpus05.itb.fetch_hits             23169                       # ITB hits
system.switch_cpus05.itb.fetch_misses             125                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses         23294                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             4534661679                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts            142136                       # Number of instructions committed
system.switch_cpus05.committedOps              142136                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses       136789                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses          297                       # Number of float alu accesses
system.switch_cpus05.num_func_calls              2883                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts        17898                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts             136789                       # number of integer instructions
system.switch_cpus05.num_fp_insts                 297                       # number of float instructions
system.switch_cpus05.num_int_register_reads       181272                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes       103637                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs               40329                       # number of memory refs
system.switch_cpus05.num_load_insts             26131                       # Number of load instructions
system.switch_cpus05.num_store_insts            14198                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     3636022499.417284                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     898639179.582715                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.198171                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.801829                       # Percentage of idle cycles
system.switch_cpus05.Branches                   21878                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass         2791      1.96%      1.96% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu           91808     64.42%     66.38% # Class of executed instruction
system.switch_cpus05.op_class::IntMult            111      0.08%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd            25      0.02%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             3      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::MemRead          27178     19.07%     85.54% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite         14207      9.97%     95.51% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess         6398      4.49%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total           142521                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits              83593                       # DTB read hits
system.switch_cpus06.dtb.read_misses              372                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses          34074                       # DTB read accesses
system.switch_cpus06.dtb.write_hits             88152                       # DTB write hits
system.switch_cpus06.dtb.write_misses             106                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses         15516                       # DTB write accesses
system.switch_cpus06.dtb.data_hits             171745                       # DTB hits
system.switch_cpus06.dtb.data_misses              478                       # DTB misses
system.switch_cpus06.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus06.dtb.data_accesses          49590                       # DTB accesses
system.switch_cpus06.itb.fetch_hits            162061                       # ITB hits
system.switch_cpus06.itb.fetch_misses             152                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses        162213                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             4535073095                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts            455893                       # Number of instructions committed
system.switch_cpus06.committedOps              455893                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses       438900                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses         3618                       # Number of float alu accesses
system.switch_cpus06.num_func_calls              8667                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts        48447                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts             438900                       # number of integer instructions
system.switch_cpus06.num_fp_insts                3618                       # number of float instructions
system.switch_cpus06.num_int_register_reads       630648                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes       298010                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs              172871                       # number of memory refs
system.switch_cpus06.num_load_insts             84433                       # Number of load instructions
system.switch_cpus06.num_store_insts            88438                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     1658749719.740464                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     2876323375.259536                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.634240                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.365760                       # Percentage of idle cycles
system.switch_cpus06.Branches                   60008                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass         9717      2.13%      2.13% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu          260547     57.09%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::IntMult            513      0.11%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd          1172      0.26%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv           227      0.05%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::MemRead          86680     18.99%     78.63% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite         88517     19.40%     98.03% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess         9003      1.97%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total           456376                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits                59                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits                141                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits                79                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             4534661655                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts               370                       # Number of instructions committed
system.switch_cpus07.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts                351                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                 142                       # number of memory refs
system.switch_cpus07.num_load_insts                82                       # Number of load instructions
system.switch_cpus07.num_store_insts               60                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     4532337001.628592                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     2324653.371407                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus07.Branches                      48                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total              370                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits                59                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits                141                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits                79                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             4534661740                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts               370                       # Number of instructions committed
system.switch_cpus08.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts                351                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs                 142                       # number of memory refs
system.switch_cpus08.num_load_insts                82                       # Number of load instructions
system.switch_cpus08.num_store_insts               60                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     4532337086.585018                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     2324653.414982                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus08.Branches                      48                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total              370                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits                59                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits                141                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits                79                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             4534661825                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts               370                       # Number of instructions committed
system.switch_cpus09.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts                351                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs                 142                       # number of memory refs
system.switch_cpus09.num_load_insts                82                       # Number of load instructions
system.switch_cpus09.num_store_insts               60                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     4532337171.541444                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     2324653.458556                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus09.Branches                      48                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total              370                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits                59                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits                141                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits                79                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             4534661910                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts               370                       # Number of instructions committed
system.switch_cpus10.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts                351                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                 142                       # number of memory refs
system.switch_cpus10.num_load_insts                82                       # Number of load instructions
system.switch_cpus10.num_store_insts               60                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     4532337256.497869                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     2324653.502131                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus10.Branches                      48                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total              370                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits                59                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits                141                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits                79                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             4534661995                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts               370                       # Number of instructions committed
system.switch_cpus11.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts                351                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                 142                       # number of memory refs
system.switch_cpus11.num_load_insts                82                       # Number of load instructions
system.switch_cpus11.num_store_insts               60                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     4532337341.454295                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     2324653.545705                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus11.Branches                      48                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total              370                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits                59                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits                141                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits                79                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             4534662080                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts               370                       # Number of instructions committed
system.switch_cpus12.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts                351                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                 142                       # number of memory refs
system.switch_cpus12.num_load_insts                82                       # Number of load instructions
system.switch_cpus12.num_store_insts               60                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     4532337426.410721                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     2324653.589280                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus12.Branches                      48                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total              370                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits                59                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits                141                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits                79                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             4534662165                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts               370                       # Number of instructions committed
system.switch_cpus13.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts                351                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                 142                       # number of memory refs
system.switch_cpus13.num_load_insts                82                       # Number of load instructions
system.switch_cpus13.num_store_insts               60                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     4532337511.367146                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     2324653.632854                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus13.Branches                      48                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total              370                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits                59                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits                141                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits                79                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             4534662250                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts               370                       # Number of instructions committed
system.switch_cpus14.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts                351                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                 142                       # number of memory refs
system.switch_cpus14.num_load_insts                82                       # Number of load instructions
system.switch_cpus14.num_store_insts               60                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     4532337596.323571                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     2324653.676429                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus14.Branches                      48                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total              370                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits                 97                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits                72                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits                169                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits                97                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses            97                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             4534662425                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts               460                       # Number of instructions committed
system.switch_cpus15.committedOps                 460                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses          433                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls                16                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts           36                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts                433                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads          580                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes          323                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                 170                       # number of memory refs
system.switch_cpus15.num_load_insts                97                       # Number of load instructions
system.switch_cpus15.num_store_insts               73                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     4531770782.510410                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     2891642.489590                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.000638                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.999362                       # Percentage of idle cycles
system.switch_cpus15.Branches                      60                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass            2      0.43%      0.43% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu             251     54.57%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntMult              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::MemRead            108     23.48%     78.48% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite            74     16.09%     94.57% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess           25      5.43%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total              460                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        55504                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        24326                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         9360                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2850                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1224                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1626                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18516                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                34                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               34                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11891                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4950                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5113                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             244                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            99                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            343                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9395                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9395                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8182                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10334                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         6469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side        14457                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         3091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         5808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side        11754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side        36727                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side           19                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 78530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       257728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side       505552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       115712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side       192472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       467008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      1322176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2864400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           18759                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            74297                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.863951                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.708176                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  59725     80.39%     80.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5456      7.34%     87.73% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2270      3.06%     90.79% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1413      1.90%     92.69% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1166      1.57%     94.26% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    846      1.14%     95.40% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    436      0.59%     95.98% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    216      0.29%     96.27% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    124      0.17%     96.44% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    132      0.18%     96.62% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   235      0.32%     96.93% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   211      0.28%     97.22% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   109      0.15%     97.36% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   167      0.22%     97.59% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   310      0.42%     98.01% # Request fanout histogram
system.tol2bus.snoop_fanout::15                  1434      1.93%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::16                    47      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              74297                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.972752                       # Number of seconds simulated
sim_ticks                                972751824000                       # Number of ticks simulated
final_tick                               3240649919500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1517852                       # Simulator instruction rate (inst/s)
host_op_rate                                  1517851                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              685472131                       # Simulator tick rate (ticks/s)
host_mem_usage                                 836908                       # Number of bytes of host memory used
host_seconds                                  1419.10                       # Real time elapsed on the host
sim_insts                                  2153979298                       # Number of instructions simulated
sim_ops                                    2153979298                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus00.inst       261184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus00.data       178048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.inst        37888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.data       236480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.inst     15675712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.data    860064128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.inst        59904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.data       119296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.inst        23872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data       110592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.inst        20928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data       130752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst        26880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data        94336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.inst        20352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.data       103936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.inst       153280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.data       431424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.inst        75072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.data       193216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.inst        16640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.data       219136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.inst        14208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.data        89856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.inst        15360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.data        90496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.inst        15680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.data        91072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.inst        18880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.data        91904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.inst        62144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data       118080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          878860736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus00.inst       261184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus01.inst        37888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus02.inst     15675712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus03.inst        59904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst        23872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus05.inst        20928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst        26880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus07.inst        20352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus08.inst       153280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus09.inst        75072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus10.inst        16640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus11.inst        14208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus12.inst        15360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus13.inst        15680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus14.inst        18880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus15.inst        62144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      16497984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    185530368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       185530368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus00.inst         4081                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus00.data         2782                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.inst          592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.data         3695                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.inst       244933                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.data     13438502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.inst          936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.data         1864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.inst          373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data         1728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.inst          327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data         2043                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst          420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data         1474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.inst          318                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.data         1624                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.inst         2395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.data         6741                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.inst         1173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.data         3019                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.inst          260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.data         3424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.inst          222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.data         1404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.inst          240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.data         1414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.inst          245                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.data         1423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.inst          295                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.data         1436                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.inst          971                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data         1845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13732199                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       2898912                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2898912                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus00.inst       268500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus00.data       183035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.inst        38949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.data       243104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.inst     16114811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.data    884155760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.inst        61582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.data       122638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.inst        24541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data       113690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.inst        21514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data       134415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst        27633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data        96978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.inst        20922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.data       106847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.inst       157574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.data       443509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.inst        77175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.data       198628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.inst        17106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.data       225274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.inst        14606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.data        92373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.inst        15790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.data        93031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.inst        16119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.data        93623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.inst        19409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.data        94478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.inst        63885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data       121388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             903478888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus00.inst       268500                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus01.inst        38949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus02.inst     16114811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus03.inst        61582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst        24541                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus05.inst        21514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst        27633                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus07.inst        20922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus08.inst       157574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus09.inst        77175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus10.inst        17106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus11.inst        14606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus12.inst        15790                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus13.inst        16119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus14.inst        19409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus15.inst        63885                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16960116                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       190727340                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            190727340                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       190727340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.inst       268500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.data       183035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.inst        38949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.data       243104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.inst     16114811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.data    884155760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.inst        61582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.data       122638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst        24541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data       113690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.inst        21514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data       134415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst        27633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data        96978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.inst        20922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.data       106847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.inst       157574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.data       443509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.inst        77175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.data       198628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.inst        17106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.data       225274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.inst        14606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.data        92373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.inst        15790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.data        93031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.inst        16119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.data        93623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.inst        19409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.data        94478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.inst        63885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data       121388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1094206228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                   1000                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                    21551                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                   4929     25.21%     25.21% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                   298      1.52%     26.73% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                   996      5.09%     31.83% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1      0.01%     31.83% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                 13328     68.17%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total              19552                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                    4929     44.19%     44.19% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                    298      2.67%     46.87% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                    996      8.93%     55.80% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1      0.01%     55.81% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                   4929     44.19%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total               11153                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           971994674500     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21              22350000      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22              48804000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             893936500      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       972959929500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.369823                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.570428                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpctx                   4      0.02%      0.02% # number of callpals executed
system.cpu00.kern.callpal::swpipl               16964     83.75%     83.77% # number of callpals executed
system.cpu00.kern.callpal::rdps                  1995      9.85%     93.62% # number of callpals executed
system.cpu00.kern.callpal::rti                   1293      6.38%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                20256                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel            1299                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      4                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements           14078                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         461.764514                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            636208                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           14078                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           45.191647                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   298.828335                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   162.936179                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.583649                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.318235                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.901884                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          464                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         1988078                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        1988078                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data       632412                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        632412                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data       318379                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total       318379                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data         7901                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total         7901                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data         6683                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         6683                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data       950791                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         950791                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data       950791                       # number of overall hits
system.cpu00.dcache.overall_hits::total        950791                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data        14914                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        14914                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data         4224                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         4224                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data          258                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          258                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data         1179                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total         1179                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data        19138                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        19138                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data        19138                       # number of overall misses
system.cpu00.dcache.overall_misses::total        19138                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data       647326                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       647326                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data       322603                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       322603                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data         8159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         8159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data         7862                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         7862                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data       969929                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       969929                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data       969929                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       969929                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.023039                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.023039                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.013093                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.013093                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.031622                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.031622                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.149962                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.149962                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.019731                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.019731                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.019731                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.019731                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks         2112                       # number of writebacks
system.cpu00.dcache.writebacks::total            2112                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            9390                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs           1325467                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            9390                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          141.157295                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   420.237390                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst    91.762610                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.820776                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.179224                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          460                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses         6063896                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses        6063896                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst      3017863                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total       3017863                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst      3017863                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total        3017863                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst      3017863                       # number of overall hits
system.cpu00.icache.overall_hits::total       3017863                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst         9390                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         9390                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst         9390                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         9390                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst         9390                       # number of overall misses
system.cpu00.icache.overall_misses::total         9390                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst      3027253                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total      3027253                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst      3027253                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total      3027253                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst      3027253                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total      3027253                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.003102                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.003102                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.003102                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.003102                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.003102                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.003102                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         9390                       # number of writebacks
system.cpu00.icache.writebacks::total            9390                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                    997                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                    17384                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                   4000     25.99%     25.99% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                   996      6.47%     32.47% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1      0.01%     32.47% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                 10391     67.53%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total              15388                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                    4000     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                    996     11.07%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1      0.01%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                   3999     44.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                8996                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           971975250000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22              48804000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31             520790500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       972545009000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.384852                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.584611                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpctx                   4      0.02%      0.02% # number of callpals executed
system.cpu01.kern.callpal::swpipl               13394     81.74%     81.76% # number of callpals executed
system.cpu01.kern.callpal::rdps                  1992     12.16%     93.92% # number of callpals executed
system.cpu01.kern.callpal::rti                    997      6.08%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                16387                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle               999                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 2                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   2                      
system.cpu01.kern.mode_switch_good::kernel            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.002002                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.003996                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel         10050500      0.00%      0.00% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0      0.00%      0.00% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle       790066731500    100.00%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      4                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements           14347                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         378.162808                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs            375504                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs           14347                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           26.172998                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   233.402970                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   144.759839                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.455865                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.282734                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.738599                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          467                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          455                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.912109                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses         1362120                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses        1362120                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data       435146                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        435146                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data       212387                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total       212387                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data         2828                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total         2828                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data         2786                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total         2786                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data       647533                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total         647533                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data       647533                       # number of overall hits
system.cpu01.dcache.overall_hits::total        647533                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data        17352                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total        17352                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data         1039                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         1039                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data          213                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total          213                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data          252                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total          252                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data        18391                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total        18391                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data        18391                       # number of overall misses
system.cpu01.dcache.overall_misses::total        18391                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data       452498                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total       452498                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data       213426                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       213426                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data         3041                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total         3041                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data         3038                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total         3038                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data       665924                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total       665924                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data       665924                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total       665924                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.038347                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.038347                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.004868                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.004868                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.070043                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.070043                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.082949                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.082949                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.027617                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.027617                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.027617                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.027617                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks         1249                       # number of writebacks
system.cpu01.dcache.writebacks::total            1249                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements            7251                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs            970262                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            7251                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          133.810785                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   453.562750                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst    43.437250                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.885865                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.084838                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         4295465                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        4295465                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst      2136856                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total       2136856                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst      2136856                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total        2136856                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst      2136856                       # number of overall hits
system.cpu01.icache.overall_hits::total       2136856                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst         7251                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         7251                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst         7251                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         7251                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst         7251                       # number of overall misses
system.cpu01.icache.overall_misses::total         7251                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst      2144107                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total      2144107                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst      2144107                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total      2144107                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst      2144107                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total      2144107                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.003382                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.003382                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.003382                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.003382                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.003382                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.003382                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks         7251                       # number of writebacks
system.cpu01.icache.writebacks::total            7251                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                    170                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                 11780190                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                  18060     39.57%     39.57% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                    55      0.12%     39.69% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                   996      2.18%     41.87% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                 26529     58.13%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total              45640                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                   18059     48.59%     48.59% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                     55      0.15%     48.73% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                    996      2.68%     51.41% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                  18059     48.59%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total               37169                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           970633099000     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21               3932500      0.00%     99.76% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22              48804000      0.01%     99.77% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31            2274000000      0.23%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       972959835500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.999945                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.680727                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.814395                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::3                      427     62.61%     62.61% # number of syscalls executed
system.cpu02.kern.syscall::4                       12      1.76%     64.37% # number of syscalls executed
system.cpu02.kern.syscall::6                        1      0.15%     64.52% # number of syscalls executed
system.cpu02.kern.syscall::17                     235     34.46%     98.97% # number of syscalls executed
system.cpu02.kern.syscall::45                       1      0.15%     99.12% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      0.15%     99.27% # number of syscalls executed
system.cpu02.kern.syscall::71                       2      0.29%     99.56% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      0.15%     99.71% # number of syscalls executed
system.cpu02.kern.syscall::256                      1      0.15%     99.85% # number of syscalls executed
system.cpu02.kern.syscall::257                      1      0.15%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                  682                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                  16      0.00%      0.00% # number of callpals executed
system.cpu02.kern.callpal::swpctx                 174      0.01%      0.01% # number of callpals executed
system.cpu02.kern.callpal::tbi                      1      0.00%      0.01% # number of callpals executed
system.cpu02.kern.callpal::swpipl               37558      2.94%      2.96% # number of callpals executed
system.cpu02.kern.callpal::rdps                  2260      0.18%      3.13% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.00%      3.13% # number of callpals executed
system.cpu02.kern.callpal::rti                   7031      0.55%      3.68% # number of callpals executed
system.cpu02.kern.callpal::callsys                691      0.05%      3.74% # number of callpals executed
system.cpu02.kern.callpal::imb                      1      0.00%      3.74% # number of callpals executed
system.cpu02.kern.callpal::rdunique           1229298     96.26%    100.00% # number of callpals executed
system.cpu02.kern.callpal::wrunique                 1      0.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total              1277032                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel            7204                       # number of protection mode switches
system.cpu02.kern.mode_switch::user              6987                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel              6986                      
system.cpu02.kern.mode_good::user                6987                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.969739                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.984638                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel      13157579500      1.35%      1.35% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user       960593463000     98.65%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                    174                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements        24407630                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         511.886630                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs         486430809                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs        24407630                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           19.929457                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data     0.026296                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   511.860334                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.000051                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.999727                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.999779                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0          230                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          262                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses      1046188800                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses     1046188800                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data    325726476                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total     325726476                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data    148090062                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total    148090062                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data      6298782                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total      6298782                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data      6360469                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total      6360469                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data    473816538                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total      473816538                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data    473816538                       # number of overall hits
system.cpu02.dcache.overall_hits::total     473816538                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data     22648143                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total     22648143                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data      1702184                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total      1702184                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data        62103                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total        62103                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data          337                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total          337                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data     24350327                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total     24350327                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data     24350327                       # number of overall misses
system.cpu02.dcache.overall_misses::total     24350327                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data    348374619                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total    348374619                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data    149792246                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total    149792246                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data      6360885                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total      6360885                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data      6360806                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total      6360806                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data    498166865                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total    498166865                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data    498166865                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total    498166865                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.065011                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.065011                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.011364                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.011364                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.009763                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.009763                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.000053                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.000053                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.048880                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.048880                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.048880                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.048880                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks      4719876                       # number of writebacks
system.cpu02.dcache.writebacks::total         4719876                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements        10076961                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs        1926569507                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs        10076961                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          191.185567                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst     0.074742                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   511.925258                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.000146                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     0.999854                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0          358                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4           77                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses      3899771711                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses     3899771711                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst   1934770414                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total    1934770414                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst   1934770414                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total     1934770414                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst   1934770414                       # number of overall hits
system.cpu02.icache.overall_hits::total    1934770414                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst     10076961                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total     10076961                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst     10076961                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total     10076961                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst     10076961                       # number of overall misses
system.cpu02.icache.overall_misses::total     10076961                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst   1944847375                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total   1944847375                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst   1944847375                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total   1944847375                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst   1944847375                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total   1944847375                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.005181                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.005181                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.005181                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.005181                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.005181                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.005181                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks     10076961                       # number of writebacks
system.cpu02.icache.writebacks::total        10076961                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                   1001                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                    17373                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                   4039     26.28%     26.28% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                   996      6.48%     32.76% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     2      0.01%     32.78% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                 10331     67.22%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total              15368                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                    4039     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                    996     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      2      0.02%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                   4037     44.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                9074                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           971967616000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22              48804000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                330500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31             528173500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       972544924000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.390766                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.590448                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::swpctx                   7      0.04%      0.04% # number of callpals executed
system.cpu03.kern.callpal::swpipl               13372     81.68%     81.72% # number of callpals executed
system.cpu03.kern.callpal::rdps                  1995     12.19%     93.90% # number of callpals executed
system.cpu03.kern.callpal::rti                    998      6.10%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                16372                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel            1005                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      7                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements           12274                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         441.361718                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs            393518                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs           12274                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           32.061105                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    70.232691                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   371.129028                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.137173                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.724861                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.862035                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4          470                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses         1267823                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses        1267823                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data       401580                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        401580                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data       202885                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       202885                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data         2955                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total         2955                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data         2865                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total         2865                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data       604465                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total         604465                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data       604465                       # number of overall hits
system.cpu03.dcache.overall_hits::total        604465                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data        14306                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        14306                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data         1256                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         1256                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data          190                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total          190                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data          271                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total          271                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data        15562                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total        15562                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data        15562                       # number of overall misses
system.cpu03.dcache.overall_misses::total        15562                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data       415886                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total       415886                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data       204141                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       204141                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data         3145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total         3145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data         3136                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total         3136                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data       620027                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total       620027                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data       620027                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total       620027                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.034399                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.034399                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.006153                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.006153                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.060413                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.060413                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.086416                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.086416                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.025099                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.025099                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.025099                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.025099                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks         1214                       # number of writebacks
system.cpu03.dcache.writebacks::total            1214                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            7463                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs            933415                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            7463                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          125.072357                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    35.584633                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   476.415367                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.069501                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.930499                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses         3916257                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses        3916257                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst      1946934                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       1946934                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst      1946934                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        1946934                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst      1946934                       # number of overall hits
system.cpu03.icache.overall_hits::total       1946934                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         7463                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         7463                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         7463                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         7463                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         7463                       # number of overall misses
system.cpu03.icache.overall_misses::total         7463                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst      1954397                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      1954397                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst      1954397                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      1954397                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst      1954397                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      1954397                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.003819                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.003819                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.003819                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.003819                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.003819                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.003819                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         7463                       # number of writebacks
system.cpu03.icache.writebacks::total            7463                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                    997                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                    17556                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                   4089     26.28%     26.28% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                   996      6.40%     32.68% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.01%     32.69% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                 10474     67.31%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total              15560                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                    4089     44.57%     44.57% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                    996     10.86%     55.43% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.01%     55.44% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                   4088     44.56%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                9174                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           971973740000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22              48804000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31             522173000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       972544881500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.390300                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.589589                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.callpal::swpctx                   4      0.02%      0.02% # number of callpals executed
system.cpu04.kern.callpal::swpipl               13566     81.93%     81.95% # number of callpals executed
system.cpu04.kern.callpal::rdps                  1992     12.03%     93.98% # number of callpals executed
system.cpu04.kern.callpal::rti                    997      6.02%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                16559                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel            1001                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                 0                      
system.cpu04.kern.mode_good::user                   0                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu04.kern.swap_context                      4                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements           14380                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         437.711898                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs            336371                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           14380                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           23.391586                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   437.711898                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.854906                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.854906                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4          465                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses         1359095                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses        1359095                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data       434229                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total        434229                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data       212278                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total       212278                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data         2853                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         2853                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data         2789                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         2789                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data       646507                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total         646507                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data       646507                       # number of overall hits
system.cpu04.dcache.overall_hits::total        646507                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data        16922                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        16922                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         1107                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         1107                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          226                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          226                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data          281                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total          281                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data        18029                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        18029                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data        18029                       # number of overall misses
system.cpu04.dcache.overall_misses::total        18029                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data       451151                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total       451151                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data       213385                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       213385                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data         3079                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total         3079                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data         3070                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total         3070                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data       664536                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total       664536                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data       664536                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total       664536                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.037509                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.037509                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.005188                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.005188                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.073400                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.073400                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.091531                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.091531                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.027130                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.027130                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.027130                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.027130                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         1165                       # number of writebacks
system.cpu04.dcache.writebacks::total            1165                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            7373                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs           1041842                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            7373                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          141.305032                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     1.001683                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   510.998317                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.001956                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.998044                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         4282269                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        4282269                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst      2130075                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       2130075                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst      2130075                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        2130075                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst      2130075                       # number of overall hits
system.cpu04.icache.overall_hits::total       2130075                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         7373                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         7373                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         7373                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         7373                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         7373                       # number of overall misses
system.cpu04.icache.overall_misses::total         7373                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst      2137448                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      2137448                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst      2137448                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      2137448                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst      2137448                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      2137448                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.003449                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.003449                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.003449                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.003449                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.003449                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.003449                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         7373                       # number of writebacks
system.cpu04.icache.writebacks::total            7373                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                    997                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                    17394                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                   4009     26.04%     26.04% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                   996      6.47%     32.50% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     1      0.01%     32.51% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                 10392     67.49%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total              15398                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                    4009     44.48%     44.48% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                    996     11.05%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      1      0.01%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                   4008     44.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                9014                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           971975018000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22              48804000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31             520852500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       972544839000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.385681                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.585401                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::swpctx                   4      0.02%      0.02% # number of callpals executed
system.cpu05.kern.callpal::swpipl               13404     81.75%     81.77% # number of callpals executed
system.cpu05.kern.callpal::rdps                  1992     12.15%     93.92% # number of callpals executed
system.cpu05.kern.callpal::rti                    997      6.08%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                16397                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel            1001                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      4                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements           14908                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         456.439459                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs            369350                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs           14908                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           24.775288                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   456.439459                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.891483                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.891483                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          471                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses         1354567                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses        1354567                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data       431992                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total        431992                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data       211397                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total       211397                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data         2852                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total         2852                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data         2788                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         2788                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data       643389                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total         643389                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data       643389                       # number of overall hits
system.cpu05.dcache.overall_hits::total        643389                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data        17551                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total        17551                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data         1065                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         1065                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data          214                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total          214                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data          266                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total          266                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data        18616                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total        18616                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data        18616                       # number of overall misses
system.cpu05.dcache.overall_misses::total        18616                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data       449543                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total       449543                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data       212462                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       212462                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data         3066                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total         3066                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data         3054                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total         3054                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data       662005                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total       662005                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data       662005                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total       662005                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.039042                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.039042                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.005013                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.005013                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.069798                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.069798                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.087099                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.087099                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.028121                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.028121                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.028121                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.028121                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks         1143                       # number of writebacks
system.cpu05.dcache.writebacks::total            1143                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            7264                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            972263                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            7264                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          133.846779                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    83.356867                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   428.643133                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.162806                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.837194                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses         4266528                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses        4266528                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst      2122368                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       2122368                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst      2122368                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        2122368                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst      2122368                       # number of overall hits
system.cpu05.icache.overall_hits::total       2122368                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst         7264                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         7264                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst         7264                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         7264                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst         7264                       # number of overall misses
system.cpu05.icache.overall_misses::total         7264                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst      2129632                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      2129632                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst      2129632                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      2129632                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst      2129632                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      2129632                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.003411                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.003411                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.003411                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.003411                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.003411                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.003411                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         7264                       # number of writebacks
system.cpu05.icache.writebacks::total            7264                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                    997                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                    17384                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                   4054     26.35%     26.35% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                   996      6.47%     32.82% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.01%     32.82% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                 10337     67.18%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total              15388                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                    4054     44.53%     44.53% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                    996     10.94%     55.47% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.01%     55.48% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                   4053     44.52%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                9104                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           971975462000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22              48804000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31             520366000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       972544796500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.392087                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.591630                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpctx                   4      0.02%      0.02% # number of callpals executed
system.cpu06.kern.callpal::swpipl               13394     81.74%     81.76% # number of callpals executed
system.cpu06.kern.callpal::rdps                  1992     12.16%     93.92% # number of callpals executed
system.cpu06.kern.callpal::rti                    997      6.08%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                16387                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel            1001                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      4                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements           11240                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         464.175984                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            326485                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           11240                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           29.046708                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   464.175984                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.906594                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.906594                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          475                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses         1245462                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses        1245462                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data       396335                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        396335                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data       198611                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total       198611                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         2912                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         2912                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         2786                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         2786                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data       594946                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         594946                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data       594946                       # number of overall hits
system.cpu06.dcache.overall_hits::total        594946                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data        13548                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total        13548                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data          995                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          995                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data          170                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          170                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data          280                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total          280                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data        14543                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        14543                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data        14543                       # number of overall misses
system.cpu06.dcache.overall_misses::total        14543                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data       409883                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total       409883                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data       199606                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       199606                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         3082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         3082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         3066                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         3066                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data       609489                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       609489                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data       609489                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       609489                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.033053                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.033053                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.004985                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.004985                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.055159                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.055159                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.091324                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.091324                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.023861                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.023861                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.023861                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.023861                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          925                       # number of writebacks
system.cpu06.dcache.writebacks::total             925                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            6446                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            901389                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            6446                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          139.836953                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         3850890                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        3850890                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst      1915776                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total       1915776                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst      1915776                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total        1915776                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst      1915776                       # number of overall hits
system.cpu06.icache.overall_hits::total       1915776                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         6446                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         6446                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         6446                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         6446                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         6446                       # number of overall misses
system.cpu06.icache.overall_misses::total         6446                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst      1922222                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total      1922222                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst      1922222                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total      1922222                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst      1922222                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total      1922222                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.003353                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.003353                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.003353                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.003353                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.003353                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.003353                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         6446                       # number of writebacks
system.cpu06.icache.writebacks::total            6446                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                    997                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                    17382                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                   4003     26.02%     26.02% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                   996      6.47%     32.49% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1      0.01%     32.50% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                 10386     67.50%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total              15386                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                    4003     44.47%     44.47% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                    996     11.06%     55.53% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1      0.01%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                   4002     44.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                9002                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           971974945000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22              48804000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31             520786500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       972544700000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.385326                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.585077                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::swpctx                   4      0.02%      0.02% # number of callpals executed
system.cpu07.kern.callpal::swpipl               13392     81.73%     81.76% # number of callpals executed
system.cpu07.kern.callpal::rdps                  1992     12.16%     93.92% # number of callpals executed
system.cpu07.kern.callpal::rti                    997      6.08%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                16385                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel            1001                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      4                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements           14538                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         459.775903                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs            414309                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs           14538                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           28.498349                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   459.775903                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.898000                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.898000                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          469                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses         1354218                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses        1354218                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data       432371                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        432371                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data       211355                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total       211355                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data         2849                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total         2849                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data         2771                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         2771                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data       643726                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total         643726                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data       643726                       # number of overall hits
system.cpu07.dcache.overall_hits::total        643726                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data        17217                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        17217                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data         1072                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         1072                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data          212                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total          212                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data          272                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total          272                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data        18289                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total        18289                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data        18289                       # number of overall misses
system.cpu07.dcache.overall_misses::total        18289                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data       449588                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total       449588                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data       212427                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       212427                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data         3061                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total         3061                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data         3043                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total         3043                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data       662015                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total       662015                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data       662015                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total       662015                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.038295                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.038295                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.005046                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.005046                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.069258                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.069258                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.089385                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.089385                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.027626                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.027626                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.027626                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.027626                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks         1092                       # number of writebacks
system.cpu07.dcache.writebacks::total            1092                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements            7348                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs           1045580                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            7348                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          142.294502                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    93.339281                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   412.660719                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.182303                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.805978                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         4265820                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        4265820                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst      2121888                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       2121888                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst      2121888                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        2121888                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst      2121888                       # number of overall hits
system.cpu07.icache.overall_hits::total       2121888                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst         7348                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         7348                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst         7348                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         7348                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst         7348                       # number of overall misses
system.cpu07.icache.overall_misses::total         7348                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst      2129236                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      2129236                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst      2129236                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      2129236                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst      2129236                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      2129236                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.003451                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.003451                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.003451                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.003451                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.003451                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.003451                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks         7348                       # number of writebacks
system.cpu07.icache.writebacks::total            7348                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                    998                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                    18106                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                   4202     26.59%     26.59% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                   996      6.30%     32.89% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1      0.01%     32.90% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                 10603     67.10%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total              15802                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                    4202     44.70%     44.70% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                    996     10.60%     55.30% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1      0.01%     55.31% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                   4201     44.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                9400                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           971753002000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22              48804000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31             535179000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       972337149500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.396209                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.594861                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu08.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu08.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    3                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                   1      0.01%      0.01% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  18      0.11%      0.11% # number of callpals executed
system.cpu08.kern.callpal::tbi                      2      0.01%      0.12% # number of callpals executed
system.cpu08.kern.callpal::swpipl               13788     81.93%     82.05% # number of callpals executed
system.cpu08.kern.callpal::rdps                  1992     11.84%     93.89% # number of callpals executed
system.cpu08.kern.callpal::rdusp                    1      0.01%     93.90% # number of callpals executed
system.cpu08.kern.callpal::rti                   1017      6.04%     99.94% # number of callpals executed
system.cpu08.kern.callpal::callsys                  9      0.05%     99.99% # number of callpals executed
system.cpu08.kern.callpal::imb                      1      0.01%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                16829                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel            1036                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                20                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                21                      
system.cpu08.kern.mode_good::user                  20                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.020270                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.038826                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel         65965000     56.33%     56.33% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user           51143500     43.67%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     18                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements           22211                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         485.642178                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs            472951                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs           22211                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           21.293548                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   485.642178                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.948520                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.948520                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          475                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses         1537483                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses        1537483                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data       476732                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        476732                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data       245912                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       245912                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data         3386                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total         3386                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data         3401                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         3401                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data       722644                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total         722644                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data       722644                       # number of overall hits
system.cpu08.dcache.overall_hits::total        722644                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data        22609                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        22609                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data         3267                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         3267                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data          328                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          328                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data          287                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total          287                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data        25876                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total        25876                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data        25876                       # number of overall misses
system.cpu08.dcache.overall_misses::total        25876                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data       499341                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total       499341                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data       249179                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       249179                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data         3714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total         3714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data         3688                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total         3688                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data       748520                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total       748520                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data       748520                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total       748520                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.045278                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.045278                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.013111                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.013111                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.088314                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.088314                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.077820                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.077820                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.034570                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.034570                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.034570                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.034570                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         6208                       # number of writebacks
system.cpu08.dcache.writebacks::total            6208                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements           10080                       # number of replacements
system.cpu08.icache.tags.tagsinuse         512.000000                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs           1377637                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs           10080                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          136.670337                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     0.000027                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst   511.999973                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.000000                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst     1.000000                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         4753093                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        4753093                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst      2361425                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       2361425                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst      2361425                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        2361425                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst      2361425                       # number of overall hits
system.cpu08.icache.overall_hits::total       2361425                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst        10081                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total        10081                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst        10081                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total        10081                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst        10081                       # number of overall misses
system.cpu08.icache.overall_misses::total        10081                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst      2371506                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      2371506                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst      2371506                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      2371506                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst      2371506                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      2371506                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.004251                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.004251                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.004251                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.004251                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.004251                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.004251                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks        10080                       # number of writebacks
system.cpu08.icache.writebacks::total           10080                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                   1001                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                    18125                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                   4132     26.57%     26.57% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                   996      6.40%     32.97% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     2      0.01%     32.99% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                 10422     67.01%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total              15552                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                    4132     44.62%     44.62% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                    996     10.76%     55.38% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      2      0.02%     55.40% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                   4130     44.60%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                9260                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           971967228500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22              48804000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                330500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31             528348500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       972544711500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.396277                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.595422                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu09.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu09.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    3                       # number of syscalls executed
system.cpu09.kern.callpal::swpctx                  60      0.36%      0.36% # number of callpals executed
system.cpu09.kern.callpal::tbi                      4      0.02%      0.39% # number of callpals executed
system.cpu09.kern.callpal::swpipl               13490     81.15%     81.54% # number of callpals executed
system.cpu09.kern.callpal::rdps                  1995     12.00%     93.54% # number of callpals executed
system.cpu09.kern.callpal::rti                   1064      6.40%     99.94% # number of callpals executed
system.cpu09.kern.callpal::callsys                  9      0.05%     99.99% # number of callpals executed
system.cpu09.kern.callpal::imb                      1      0.01%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                16623                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel            1124                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                66                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                66                      
system.cpu09.kern.mode_good::user                  66                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.058719                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.110924                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel       1278110000     99.37%     99.37% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user            8145000      0.63%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     60                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements           13916                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         452.732686                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs            319693                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs           13916                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           22.973053                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data     0.044328                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   452.688357                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.000087                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.884157                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.884244                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          478                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          466                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses         1330002                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses        1330002                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data       419791                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        419791                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data       212396                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       212396                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data         3335                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total         3335                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data         3231                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total         3231                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data       632187                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total         632187                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data       632187                       # number of overall hits
system.cpu09.dcache.overall_hits::total        632187                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data        15557                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total        15557                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data         1732                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         1732                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data          204                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total          204                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data          282                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total          282                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data        17289                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total        17289                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data        17289                       # number of overall misses
system.cpu09.dcache.overall_misses::total        17289                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data       435348                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       435348                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data       214128                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       214128                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data         3539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total         3539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data         3513                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total         3513                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data       649476                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total       649476                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data       649476                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total       649476                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.035735                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.035735                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.008089                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.008089                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.057643                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.057643                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.080273                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.080273                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.026620                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.026620                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.026620                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.026620                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         2142                       # number of writebacks
system.cpu09.dcache.writebacks::total            2142                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            7999                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs           1010099                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            7999                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs          126.278160                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    31.395024                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   480.604976                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.061318                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.938682                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         4139715                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        4139715                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst      2057859                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       2057859                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst      2057859                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        2057859                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst      2057859                       # number of overall hits
system.cpu09.icache.overall_hits::total       2057859                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst         7999                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         7999                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst         7999                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         7999                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst         7999                       # number of overall misses
system.cpu09.icache.overall_misses::total         7999                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst      2065858                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      2065858                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst      2065858                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      2065858                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst      2065858                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      2065858                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.003872                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.003872                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.003872                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.003872                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.003872                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.003872                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         7999                       # number of writebacks
system.cpu09.icache.writebacks::total            7999                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                    997                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                    17376                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                   4000     26.01%     26.01% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                   996      6.48%     32.48% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1      0.01%     32.49% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                 10383     67.51%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total              15380                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                    4000     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                    996     11.07%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1      0.01%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                   3999     44.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                8996                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           971975010000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22              48804000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31             520690500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       972544669000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.385149                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.584915                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpctx                   4      0.02%      0.02% # number of callpals executed
system.cpu10.kern.callpal::swpipl               13386     81.73%     81.75% # number of callpals executed
system.cpu10.kern.callpal::rdps                  1992     12.16%     93.91% # number of callpals executed
system.cpu10.kern.callpal::rti                    997      6.09%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                16379                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel            1001                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      4                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements           15989                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         409.673881                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs            609513                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs           15989                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           38.120771                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   319.157273                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data    90.516608                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.623354                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.176790                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.800144                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          422                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         1355848                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        1355848                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data       430954                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        430954                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data       211419                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total       211419                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data         2856                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total         2856                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data         2775                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         2775                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data       642373                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total         642373                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data       642373                       # number of overall hits
system.cpu10.dcache.overall_hits::total        642373                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data        18730                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total        18730                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data         1003                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         1003                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data          208                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total          208                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data          262                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total          262                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data        19733                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total        19733                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data        19733                       # number of overall misses
system.cpu10.dcache.overall_misses::total        19733                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data       449684                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total       449684                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data       212422                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       212422                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data         3064                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total         3064                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data         3037                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total         3037                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data       662106                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total       662106                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data       662106                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total       662106                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.041651                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.041651                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.004722                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.004722                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.067885                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.067885                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.086269                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.086269                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.029803                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.029803                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.029803                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.029803                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks         1013                       # number of writebacks
system.cpu10.dcache.writebacks::total            1013                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements            7167                       # number of replacements
system.cpu10.icache.tags.tagsinuse         425.348784                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs           1132232                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            7167                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          157.978513                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   380.250267                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst    45.098517                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.742676                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.088083                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830759                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          412                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         4267202                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        4267202                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst      2122849                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       2122849                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst      2122849                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        2122849                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst      2122849                       # number of overall hits
system.cpu10.icache.overall_hits::total       2122849                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst         7168                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         7168                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst         7168                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         7168                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst         7168                       # number of overall misses
system.cpu10.icache.overall_misses::total         7168                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst      2130017                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      2130017                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst      2130017                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      2130017                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst      2130017                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      2130017                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.003365                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.003365                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.003365                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.003365                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.003365                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.003365                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks         7167                       # number of writebacks
system.cpu10.icache.writebacks::total            7167                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                    997                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                    17374                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                   3999     26.00%     26.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                   996      6.48%     32.48% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1      0.01%     32.49% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                 10382     67.51%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total              15378                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                    3999     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                    996     11.07%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1      0.01%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                   3998     44.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                8994                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           971974984000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22              48804000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31             520674000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       972544626500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.385090                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.584861                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpctx                   4      0.02%      0.02% # number of callpals executed
system.cpu11.kern.callpal::swpipl               13384     81.72%     81.75% # number of callpals executed
system.cpu11.kern.callpal::rdps                  1992     12.16%     93.91% # number of callpals executed
system.cpu11.kern.callpal::rti                    997      6.09%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                16377                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel            1001                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      4                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements           14338                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         402.731020                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs            644921                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs           14338                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           44.979844                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   312.159306                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data    90.571714                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.609686                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.176898                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.786584                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses         1354201                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses        1354201                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data       432590                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        432590                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data       211392                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total       211392                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data         2858                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total         2858                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data         2767                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total         2767                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data       643982                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total         643982                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data       643982                       # number of overall hits
system.cpu11.dcache.overall_hits::total        643982                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data        17107                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total        17107                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data         1009                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         1009                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data          208                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total          208                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data          269                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total          269                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data        18116                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total        18116                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data        18116                       # number of overall misses
system.cpu11.dcache.overall_misses::total        18116                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data       449697                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       449697                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data       212401                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       212401                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data         3066                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total         3066                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data         3036                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total         3036                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data       662098                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total       662098                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data       662098                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total       662098                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.038041                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.038041                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.004750                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.004750                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.067841                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.067841                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.088603                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.088603                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.027362                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.027362                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.027362                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.027362                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          956                       # number of writebacks
system.cpu11.dcache.writebacks::total             956                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements            7175                       # number of replacements
system.cpu11.icache.tags.tagsinuse         425.348784                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs           1251199                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            7175                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          174.383136                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   380.386279                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst    44.962504                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.742942                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.087817                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830759                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          412                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         4266094                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        4266094                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst      2122283                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total       2122283                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst      2122283                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total        2122283                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst      2122283                       # number of overall hits
system.cpu11.icache.overall_hits::total       2122283                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst         7176                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         7176                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst         7176                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         7176                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst         7176                       # number of overall misses
system.cpu11.icache.overall_misses::total         7176                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst      2129459                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total      2129459                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst      2129459                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total      2129459                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst      2129459                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total      2129459                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.003370                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.003370                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.003370                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.003370                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.003370                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.003370                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks         7175                       # number of writebacks
system.cpu11.icache.writebacks::total            7175                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                    997                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                    17374                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                   3999     26.00%     26.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                   996      6.48%     32.48% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1      0.01%     32.49% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                 10382     67.51%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total              15378                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                    3999     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                    996     11.07%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1      0.01%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                   3998     44.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                8994                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           971974941500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22              48804000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31             520674000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       972544584000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.385090                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.584861                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpctx                   4      0.02%      0.02% # number of callpals executed
system.cpu12.kern.callpal::swpipl               13384     81.72%     81.75% # number of callpals executed
system.cpu12.kern.callpal::rdps                  1992     12.16%     93.91% # number of callpals executed
system.cpu12.kern.callpal::rti                    997      6.09%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                16377                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel            1001                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      4                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements           13983                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         406.327895                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs            745241                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs           13983                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           53.296217                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   312.603641                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data    93.724254                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.610554                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.183055                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.793609                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          428                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          420                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses         1353915                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses        1353915                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data       432964                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        432964                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data       211385                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total       211385                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data         2862                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total         2862                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data         2768                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total         2768                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data       644349                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total         644349                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data       644349                       # number of overall hits
system.cpu12.dcache.overall_hits::total        644349                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data        16763                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total        16763                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data         1010                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         1010                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data          207                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total          207                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data          268                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total          268                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data        17773                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total        17773                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data        17773                       # number of overall misses
system.cpu12.dcache.overall_misses::total        17773                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data       449727                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total       449727                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data       212395                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       212395                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data         3069                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total         3069                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data         3036                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total         3036                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data       662122                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total       662122                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data       662122                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total       662122                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.037274                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.037274                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.004755                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.004755                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.067449                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.067449                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.088274                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.088274                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.026842                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.026842                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.026842                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.026842                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          971                       # number of writebacks
system.cpu12.dcache.writebacks::total             971                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements            7160                       # number of replacements
system.cpu12.icache.tags.tagsinuse         425.348784                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs           1250161                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            7160                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          174.603492                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   380.144335                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst    45.204449                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.742469                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.088290                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830759                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          412                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         4265861                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        4265861                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst      2122189                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total       2122189                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst      2122189                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total        2122189                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst      2122189                       # number of overall hits
system.cpu12.icache.overall_hits::total       2122189                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst         7161                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         7161                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst         7161                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         7161                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst         7161                       # number of overall misses
system.cpu12.icache.overall_misses::total         7161                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst      2129350                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total      2129350                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst      2129350                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total      2129350                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst      2129350                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total      2129350                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.003363                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.003363                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.003363                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.003363                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.003363                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.003363                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks         7160                       # number of writebacks
system.cpu12.icache.writebacks::total            7160                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                    997                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                    17376                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                   4000     26.01%     26.01% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                   996      6.48%     32.48% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1      0.01%     32.49% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                 10383     67.51%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total              15380                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                    4000     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                    996     11.07%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1      0.01%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                   3999     44.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                8996                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           971974882500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22              48804000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31             520690500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       972544541500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.385149                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.584915                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpctx                   4      0.02%      0.02% # number of callpals executed
system.cpu13.kern.callpal::swpipl               13386     81.73%     81.75% # number of callpals executed
system.cpu13.kern.callpal::rdps                  1992     12.16%     93.91% # number of callpals executed
system.cpu13.kern.callpal::rti                    997      6.09%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                16379                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel            1001                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      4                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements           14304                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         415.438731                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs            635439                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs           14304                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           44.423867                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   319.980832                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data    95.457900                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.624963                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.186441                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.811404                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          437                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          426                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses         1354327                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses        1354327                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data       432635                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        432635                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data       211391                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total       211391                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data         2865                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total         2865                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data         2771                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         2771                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data       644026                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total         644026                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data       644026                       # number of overall hits
system.cpu13.dcache.overall_hits::total        644026                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data        17119                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        17119                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data         1003                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         1003                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data          208                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total          208                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data          266                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total          266                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data        18122                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total        18122                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data        18122                       # number of overall misses
system.cpu13.dcache.overall_misses::total        18122                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data       449754                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       449754                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data       212394                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       212394                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data         3073                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total         3073                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data         3037                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total         3037                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data       662148                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total       662148                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data       662148                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total       662148                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.038063                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.038063                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.004722                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.004722                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.067686                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.067686                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.087586                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.087586                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.027369                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.027369                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.027369                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.027369                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          981                       # number of writebacks
system.cpu13.dcache.writebacks::total             981                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements            7166                       # number of replacements
system.cpu13.icache.tags.tagsinuse         425.348784                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs           1245600                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            7166                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          173.820821                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   379.902400                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst    45.446384                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.741997                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.088762                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830759                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          412                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         4265809                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        4265809                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst      2122154                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       2122154                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst      2122154                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        2122154                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst      2122154                       # number of overall hits
system.cpu13.icache.overall_hits::total       2122154                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst         7167                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         7167                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst         7167                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         7167                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst         7167                       # number of overall misses
system.cpu13.icache.overall_misses::total         7167                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst      2129321                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      2129321                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst      2129321                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      2129321                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst      2129321                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      2129321                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.003366                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.003366                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.003366                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.003366                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.003366                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.003366                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks         7166                       # number of writebacks
system.cpu13.icache.writebacks::total            7166                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                    997                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                    17374                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                   3999     26.00%     26.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                   996      6.48%     32.48% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1      0.01%     32.49% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                 10382     67.51%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total              15378                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                    3999     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                    996     11.07%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1      0.01%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                   3998     44.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                8994                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           971974856500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22              48804000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31             520674000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       972544499000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.385090                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.584861                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpctx                   4      0.02%      0.02% # number of callpals executed
system.cpu14.kern.callpal::swpipl               13384     81.72%     81.75% # number of callpals executed
system.cpu14.kern.callpal::rdps                  1992     12.16%     93.91% # number of callpals executed
system.cpu14.kern.callpal::rti                    997      6.09%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                16377                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel            1001                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      4                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements           13938                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         409.286116                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs            626044                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs           13938                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           44.916344                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   313.527740                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data    95.758375                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.612359                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.187028                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.799387                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          424                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses         1354099                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses        1354099                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data       433008                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        433008                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data       211403                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total       211403                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data         2868                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total         2868                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data         2774                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total         2774                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data       644411                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total         644411                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data       644411                       # number of overall hits
system.cpu14.dcache.overall_hits::total        644411                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data        16791                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        16791                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data          992                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          992                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data          207                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total          207                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data          262                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total          262                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data        17783                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total        17783                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data        17783                       # number of overall misses
system.cpu14.dcache.overall_misses::total        17783                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data       449799                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total       449799                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data       212395                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       212395                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data         3075                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total         3075                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data         3036                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total         3036                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data       662194                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total       662194                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data       662194                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total       662194                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.037330                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.037330                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.004671                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.004671                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.067317                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.067317                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.086298                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.086298                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.026855                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.026855                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.026855                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.026855                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks         1017                       # number of writebacks
system.cpu14.dcache.writebacks::total            1017                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements            7175                       # number of replacements
system.cpu14.icache.tags.tagsinuse         425.348784                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs           1212687                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            7175                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs          169.015610                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   379.660446                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst    45.688337                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.741524                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.089235                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830759                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          412                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         4266236                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        4266236                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst      2122354                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       2122354                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst      2122354                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        2122354                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst      2122354                       # number of overall hits
system.cpu14.icache.overall_hits::total       2122354                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst         7176                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         7176                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst         7176                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         7176                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst         7176                       # number of overall misses
system.cpu14.icache.overall_misses::total         7176                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst      2129530                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      2129530                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst      2129530                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      2129530                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst      2129530                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      2129530                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.003370                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.003370                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.003370                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.003370                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.003370                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.003370                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks         7175                       # number of writebacks
system.cpu14.icache.writebacks::total            7175                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                    997                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                    17406                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                   4012     26.04%     26.04% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                   996      6.46%     32.50% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2      0.01%     32.51% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                 10400     67.49%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total              15410                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                    4012     44.47%     44.47% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                    996     11.04%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2      0.02%     55.53% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                   4012     44.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                9022                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           971973574500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22              48804000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31             521838000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       972544411500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.385769                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.585464                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpctx                   4      0.02%      0.02% # number of callpals executed
system.cpu15.kern.callpal::swpipl               13416     81.76%     81.78% # number of callpals executed
system.cpu15.kern.callpal::rdps                  1992     12.14%     93.92% # number of callpals executed
system.cpu15.kern.callpal::rti                    997      6.08%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                16409                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel            1001                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      4                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements           14491                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         465.248407                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs            700334                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs           14491                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           48.328894                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   352.573098                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   112.675309                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.688619                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.220069                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.908688                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          476                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          465                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses         1359205                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses        1359205                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data       434037                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        434037                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data       212121                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total       212121                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data         2873                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total         2873                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data         2782                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         2782                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data       646158                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total         646158                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data       646158                       # number of overall hits
system.cpu15.dcache.overall_hits::total        646158                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data        17285                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        17285                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data         1029                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         1029                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data          212                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total          212                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data          258                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total          258                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data        18314                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total        18314                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data        18314                       # number of overall misses
system.cpu15.dcache.overall_misses::total        18314                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data       451322                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total       451322                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data       213150                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       213150                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data         3085                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total         3085                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data         3040                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total         3040                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data       664472                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total       664472                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data       664472                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total       664472                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.038299                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.038299                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.004828                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.004828                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.068720                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.068720                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.084868                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.084868                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.027562                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.027562                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.027562                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.027562                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks         1106                       # number of writebacks
system.cpu15.dcache.writebacks::total            1106                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements            7209                       # number of replacements
system.cpu15.icache.tags.tagsinuse         431.183137                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs           1187840                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            7209                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          164.771813                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   380.277173                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst    50.905965                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.742729                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.099426                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.842155                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          418                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         4281352                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        4281352                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst      2129861                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       2129861                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst      2129861                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        2129861                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst      2129861                       # number of overall hits
system.cpu15.icache.overall_hits::total       2129861                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst         7210                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         7210                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst         7210                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         7210                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst         7210                       # number of overall misses
system.cpu15.icache.overall_misses::total         7210                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst      2137071                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      2137071                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst      2137071                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      2137071                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst      2137071                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      2137071                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.003374                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.003374                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.003374                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.003374                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.003374                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.003374                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks         7209                       # number of writebacks
system.cpu15.icache.writebacks::total            7209                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 583                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  4804608                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        590                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 2510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               93188                       # Transaction distribution
system.iobus.trans_dist::WriteResp              93188                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        32866                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         2382                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2986                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2640                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        40930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       150466                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       150466                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  191396                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       131464                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         3277                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1493                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1485                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       137943                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4805896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4805896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4943839                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                75233                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                75233                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               677097                       # Number of tag accesses
system.iocache.tags.data_accesses              677097                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          161                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              161                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        75072                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        75072                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          161                       # number of demand (read+write) misses
system.iocache.demand_misses::total               161                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          161                       # number of overall misses
system.iocache.overall_misses::total              161                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          161                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            161                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        75072                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        75072                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          161                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             161                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          161                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            161                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           75072                       # number of writebacks
system.iocache.writebacks::total                75072                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  13943245                       # number of replacements
system.l2.tags.tagsinuse                  4066.863010                       # Cycle average of tags in use
system.l2.tags.total_refs                    51740726                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13943245                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.710809                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      433.282040                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        0.000196                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.016669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.inst     0.891764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.data     0.245116                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.inst     0.121691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.data     0.547913                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.inst    97.993911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.data  3529.153304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.inst     0.208425                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.data     0.179691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst     0.063601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data     0.148762                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst     0.055988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data     0.307332                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst     0.097030                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data     0.134258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.inst     0.055511                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.data     0.155317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.inst     0.335342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.data     0.678459                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.inst     0.388355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.data     0.329880                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.inst     0.042926                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.data     0.396477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.inst     0.039563                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.data     0.120156                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.inst     0.038147                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.data     0.096642                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.inst     0.041256                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.data     0.137166                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.inst     0.053011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.data     0.104219                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.inst     0.176787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.data     0.226101                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.105782                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.inst     0.000218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.data     0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.inst     0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.data     0.000134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.inst     0.023924                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.data     0.861610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.inst     0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.data     0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.000036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.000075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.inst     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.data     0.000038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.inst     0.000082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.data     0.000166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.inst     0.000095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.data     0.000081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.inst     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.data     0.000097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.inst     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.data     0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.inst     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.data     0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.inst     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.data     0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.inst     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.data     0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.inst     0.000043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.data     0.000055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992886                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4070                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          612                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1907                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1327                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           84                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.993652                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 567621423                       # Number of tag accesses
system.l2.tags.data_accesses                567621423                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      4743170                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4743170                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      9901442                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          9901442                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus00.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus02.data           16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus03.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus04.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus09.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   25                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus00.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus02.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus04.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  9                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus00.data          213                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus01.data           17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus02.data       658750                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus03.data           35                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus04.data          213                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus05.data           16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus06.data          158                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus07.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus08.data          435                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus09.data           76                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus10.data          210                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus11.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus12.data          208                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus13.data           13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus14.data          213                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus15.data           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                660601                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus00.inst         5309                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus01.inst         6659                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus02.inst      9832028                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus03.inst         6527                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst         7000                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst         6937                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst         6026                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus07.inst         7030                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus08.inst         7686                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus09.inst         6826                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus10.inst         6908                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus11.inst         6954                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus12.inst         6921                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus13.inst         6922                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus14.inst         6881                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus15.inst         6239                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            9932853                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data         9324                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus01.data         9935                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus02.data     10308140                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus03.data         9147                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data        10852                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data        11234                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data         8748                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data        11262                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus08.data        13018                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus09.data         9771                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus10.data        10334                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus11.data        10644                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus12.data        10836                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus13.data        10989                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus14.data        11143                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus15.data        11320                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          10466697                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.inst         5309                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus00.data         9537                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.inst         6659                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.data         9952                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.inst      9832028                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.data     10966890                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.inst         6527                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.data         9182                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst         7000                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data        11065                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst         6937                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data        11250                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst         6026                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data         8906                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.inst         7030                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data        11277                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.inst         7686                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.data        13453                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.inst         6826                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.data         9847                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.inst         6908                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.data        10544                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.inst         6954                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.data        10659                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.inst         6921                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.data        11044                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.inst         6922                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.data        11002                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.inst         6881                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.data        11356                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.inst         6239                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.data        11334                       # number of demand (read+write) hits
system.l2.demand_hits::total                 21060151                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.inst         5309                       # number of overall hits
system.l2.overall_hits::switch_cpus00.data         9537                       # number of overall hits
system.l2.overall_hits::switch_cpus01.inst         6659                       # number of overall hits
system.l2.overall_hits::switch_cpus01.data         9952                       # number of overall hits
system.l2.overall_hits::switch_cpus02.inst      9832028                       # number of overall hits
system.l2.overall_hits::switch_cpus02.data     10966890                       # number of overall hits
system.l2.overall_hits::switch_cpus03.inst         6527                       # number of overall hits
system.l2.overall_hits::switch_cpus03.data         9182                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst         7000                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data        11065                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst         6937                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data        11250                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst         6026                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data         8906                       # number of overall hits
system.l2.overall_hits::switch_cpus07.inst         7030                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data        11277                       # number of overall hits
system.l2.overall_hits::switch_cpus08.inst         7686                       # number of overall hits
system.l2.overall_hits::switch_cpus08.data        13453                       # number of overall hits
system.l2.overall_hits::switch_cpus09.inst         6826                       # number of overall hits
system.l2.overall_hits::switch_cpus09.data         9847                       # number of overall hits
system.l2.overall_hits::switch_cpus10.inst         6908                       # number of overall hits
system.l2.overall_hits::switch_cpus10.data        10544                       # number of overall hits
system.l2.overall_hits::switch_cpus11.inst         6954                       # number of overall hits
system.l2.overall_hits::switch_cpus11.data        10659                       # number of overall hits
system.l2.overall_hits::switch_cpus12.inst         6921                       # number of overall hits
system.l2.overall_hits::switch_cpus12.data        11044                       # number of overall hits
system.l2.overall_hits::switch_cpus13.inst         6922                       # number of overall hits
system.l2.overall_hits::switch_cpus13.data        11002                       # number of overall hits
system.l2.overall_hits::switch_cpus14.inst         6881                       # number of overall hits
system.l2.overall_hits::switch_cpus14.data        11356                       # number of overall hits
system.l2.overall_hits::switch_cpus15.inst         6239                       # number of overall hits
system.l2.overall_hits::switch_cpus15.data        11334                       # number of overall hits
system.l2.overall_hits::total                21060151                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus00.data         3179                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus01.data          489                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus02.data          389                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus03.data          509                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus04.data          525                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data          511                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data          517                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data          521                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus08.data          507                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus09.data          527                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus10.data          506                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus11.data          522                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus12.data          519                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data          517                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data          499                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data          493                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              10730                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus00.data         1136                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus01.data          245                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus02.data          229                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus03.data          257                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data          261                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus05.data          255                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data          260                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data          262                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus08.data          256                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus09.data          260                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus10.data          254                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus11.data          261                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus12.data          260                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data          258                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data          254                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data          241                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             4949                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus00.data          586                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus01.data          328                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus02.data      1042642                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus03.data          503                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus04.data          161                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data          333                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data          158                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus07.data          335                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus08.data         2039                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus09.data          959                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus10.data           83                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus11.data          269                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus12.data           81                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus13.data          269                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus14.data           77                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data          292                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1049115                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus00.inst         4081                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus01.inst          592                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus02.inst       244933                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus03.inst          936                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst          373                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus05.inst          327                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst          420                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus07.inst          318                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus08.inst         2395                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus09.inst         1173                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus10.inst          260                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus11.inst          222                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus12.inst          240                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus13.inst          245                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus14.inst          295                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus15.inst          971                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           257781                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus00.data         2196                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus01.data         3566                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus02.data     12395893                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus03.data         1507                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data         1567                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data         1905                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data         1316                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus07.data         1484                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus08.data         4703                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus09.data         2205                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus10.data         3341                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus11.data         1330                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus12.data         1333                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus13.data         1349                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus14.data         1359                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus15.data         1748                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        12426802                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus00.inst         4081                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus00.data         2782                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.inst          592                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.data         3894                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.inst       244933                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.data     13438535                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.inst          936                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.data         2010                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.inst          373                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data         1728                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.inst          327                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data         2238                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst          420                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data         1474                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.inst          318                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.data         1819                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.inst         2395                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.data         6742                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.inst         1173                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.data         3164                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.inst          260                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.data         3424                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.inst          222                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.data         1599                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.inst          240                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.data         1414                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.inst          245                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.data         1618                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.inst          295                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.data         1436                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.inst          971                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data         2040                       # number of demand (read+write) misses
system.l2.demand_misses::total               13733698                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus00.inst         4081                       # number of overall misses
system.l2.overall_misses::switch_cpus00.data         2782                       # number of overall misses
system.l2.overall_misses::switch_cpus01.inst          592                       # number of overall misses
system.l2.overall_misses::switch_cpus01.data         3894                       # number of overall misses
system.l2.overall_misses::switch_cpus02.inst       244933                       # number of overall misses
system.l2.overall_misses::switch_cpus02.data     13438535                       # number of overall misses
system.l2.overall_misses::switch_cpus03.inst          936                       # number of overall misses
system.l2.overall_misses::switch_cpus03.data         2010                       # number of overall misses
system.l2.overall_misses::switch_cpus04.inst          373                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data         1728                       # number of overall misses
system.l2.overall_misses::switch_cpus05.inst          327                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data         2238                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst          420                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data         1474                       # number of overall misses
system.l2.overall_misses::switch_cpus07.inst          318                       # number of overall misses
system.l2.overall_misses::switch_cpus07.data         1819                       # number of overall misses
system.l2.overall_misses::switch_cpus08.inst         2395                       # number of overall misses
system.l2.overall_misses::switch_cpus08.data         6742                       # number of overall misses
system.l2.overall_misses::switch_cpus09.inst         1173                       # number of overall misses
system.l2.overall_misses::switch_cpus09.data         3164                       # number of overall misses
system.l2.overall_misses::switch_cpus10.inst          260                       # number of overall misses
system.l2.overall_misses::switch_cpus10.data         3424                       # number of overall misses
system.l2.overall_misses::switch_cpus11.inst          222                       # number of overall misses
system.l2.overall_misses::switch_cpus11.data         1599                       # number of overall misses
system.l2.overall_misses::switch_cpus12.inst          240                       # number of overall misses
system.l2.overall_misses::switch_cpus12.data         1414                       # number of overall misses
system.l2.overall_misses::switch_cpus13.inst          245                       # number of overall misses
system.l2.overall_misses::switch_cpus13.data         1618                       # number of overall misses
system.l2.overall_misses::switch_cpus14.inst          295                       # number of overall misses
system.l2.overall_misses::switch_cpus14.data         1436                       # number of overall misses
system.l2.overall_misses::switch_cpus15.inst          971                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data         2040                       # number of overall misses
system.l2.overall_misses::total              13733698                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      4743170                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4743170                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      9901442                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      9901442                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus00.data         3181                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus01.data          489                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus02.data          405                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus03.data          510                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data          527                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data          511                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data          517                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data          521                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus08.data          507                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus09.data          531                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus10.data          506                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus11.data          522                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus12.data          519                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data          517                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data          499                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data          493                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            10755                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus00.data         1138                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus01.data          245                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus02.data          233                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus03.data          257                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data          263                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus05.data          255                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data          261                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data          262                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus08.data          256                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus09.data          260                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus10.data          254                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus11.data          261                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus12.data          260                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data          258                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data          254                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data          241                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4958                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus00.data          799                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus01.data          345                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus02.data      1701392                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus03.data          538                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data          374                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data          349                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data          316                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus07.data          350                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus08.data         2474                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus09.data         1035                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus10.data          293                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus11.data          284                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus12.data          289                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus13.data          282                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus14.data          290                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data          306                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1709716                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus00.inst         9390                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus01.inst         7251                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus02.inst     10076961                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus03.inst         7463                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst         7373                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst         7264                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst         6446                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus07.inst         7348                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus08.inst        10081                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus09.inst         7999                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus10.inst         7168                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus11.inst         7176                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus12.inst         7161                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus13.inst         7167                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus14.inst         7176                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus15.inst         7210                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       10190634                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data        11520                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus01.data        13501                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus02.data     22704033                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus03.data        10654                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data        12419                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data        13139                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data        10064                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data        12746                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus08.data        17721                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus09.data        11976                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus10.data        13675                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus11.data        11974                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus12.data        12169                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus13.data        12338                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus14.data        12502                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus15.data        13068                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      22893499                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.inst         9390                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus00.data        12319                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.inst         7251                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.data        13846                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.inst     10076961                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.data     24405425                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.inst         7463                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.data        11192                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst         7373                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data        12793                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst         7264                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data        13488                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst         6446                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data        10380                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.inst         7348                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data        13096                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.inst        10081                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.data        20195                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.inst         7999                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.data        13011                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.inst         7168                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.data        13968                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.inst         7176                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.data        12258                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.inst         7161                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.data        12458                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.inst         7167                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.data        12620                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.inst         7176                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.data        12792                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.inst         7210                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data        13374                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             34793849                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.inst         9390                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data        12319                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.inst         7251                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.data        13846                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.inst     10076961                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.data     24405425                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.inst         7463                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.data        11192                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst         7373                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data        12793                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst         7264                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data        13488                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst         6446                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data        10380                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.inst         7348                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data        13096                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.inst        10081                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.data        20195                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.inst         7999                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.data        13011                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.inst         7168                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.data        13968                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.inst         7176                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.data        12258                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.inst         7161                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.data        12458                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.inst         7167                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.data        12620                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.inst         7176                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.data        12792                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.inst         7210                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data        13374                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            34793849                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus00.data     0.999371                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus02.data     0.960494                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus03.data     0.998039                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.996205                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus09.data     0.992467                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.997675                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus00.data     0.998243                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus02.data     0.982833                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data     0.992395                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data     0.996169                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.998185                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus00.data     0.733417                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus01.data     0.950725                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus02.data     0.612817                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus03.data     0.934944                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.430481                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data     0.954155                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data     0.500000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus07.data     0.957143                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus08.data     0.824171                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus09.data     0.926570                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus10.data     0.283276                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus11.data     0.947183                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus12.data     0.280277                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus13.data     0.953901                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus14.data     0.265517                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data     0.954248                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.613619                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus00.inst     0.434611                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus01.inst     0.081644                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus02.inst     0.024306                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus03.inst     0.125419                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.050590                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus05.inst     0.045017                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.065157                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus07.inst     0.043277                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus08.inst     0.237576                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus09.inst     0.146643                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus10.inst     0.036272                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus11.inst     0.030936                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus12.inst     0.033515                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus13.inst     0.034184                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus14.inst     0.041109                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus15.inst     0.134674                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.025296                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus00.data     0.190625                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus01.data     0.264129                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus02.data     0.545978                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus03.data     0.141449                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.126178                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.144988                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.130763                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus07.data     0.116429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus08.data     0.265391                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus09.data     0.184118                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus10.data     0.244314                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus11.data     0.111074                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus12.data     0.109541                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus13.data     0.109337                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus14.data     0.108703                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus15.data     0.133762                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.542809                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus00.inst     0.434611                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus00.data     0.225830                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.inst     0.081644                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.data     0.281236                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.inst     0.024306                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.data     0.550637                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.inst     0.125419                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.data     0.179593                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.050590                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.135074                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.inst     0.045017                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.165925                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.065157                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.142004                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.inst     0.043277                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.data     0.138897                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.inst     0.237576                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.data     0.333845                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.inst     0.146643                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.data     0.243179                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.inst     0.036272                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.data     0.245132                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.inst     0.030936                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.data     0.130445                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.inst     0.033515                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.data     0.113501                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.inst     0.034184                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.data     0.128209                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.inst     0.041109                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.data     0.112258                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.inst     0.134674                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data     0.152535                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.394716                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus00.inst     0.434611                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus00.data     0.225830                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.inst     0.081644                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.data     0.281236                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.inst     0.024306                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.data     0.550637                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.inst     0.125419                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.data     0.179593                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.050590                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.135074                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.inst     0.045017                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.165925                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.065157                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.142004                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.inst     0.043277                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.data     0.138897                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.inst     0.237576                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.data     0.333845                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.inst     0.146643                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.data     0.243179                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.inst     0.036272                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.data     0.245132                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.inst     0.030936                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.data     0.130445                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.inst     0.033515                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.data     0.113501                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.inst     0.034184                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.data     0.128209                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.inst     0.041109                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.data     0.112258                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.inst     0.134674                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data     0.152535                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.394716                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              2823840                       # number of writebacks
system.l2.writebacks::total                   2823840                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2349                       # Transaction distribution
system.membus.trans_dist::ReadResp           12687093                       # Transaction distribution
system.membus.trans_dist::WriteReq              18116                       # Transaction distribution
system.membus.trans_dist::WriteResp             18116                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2898912                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10675356                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            12740                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5283                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           17164                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1050621                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1047630                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      12684744                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         75072                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        75072                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       225538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       225538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        40930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     41001800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     41042730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               41268268                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4814912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4814912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       137943                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1059587392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1059725335                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1064540247                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          27423368                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                27423368    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            27423368                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits             656654                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits            332939                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits             989593                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits            269034                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses        269034                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             1945920900                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts           3027253                       # Number of instructions committed
system.switch_cpus00.committedOps             3027253                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses      2920482                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus00.num_func_calls            150191                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts       230111                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts            2920482                       # number of integer instructions
system.switch_cpus00.num_fp_insts                 268                       # number of float instructions
system.switch_cpus00.num_int_register_reads      3978512                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes      2310483                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs              991218                       # number of memory refs
system.switch_cpus00.num_load_insts            657270                       # Number of load instructions
system.switch_cpus00.num_store_insts           333948                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     1942893998.957997                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     3026901.042003                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.001556                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.998444                       # Percentage of idle cycles
system.switch_cpus00.Branches                  432176                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass        11494      0.38%      0.38% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu         1902790     62.86%     63.24% # Class of executed instruction
system.switch_cpus00.op_class::IntMult          10998      0.36%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             8      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::MemRead         676118     22.33%     85.93% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite        335944     11.10%     97.03% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess        89901      2.97%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total          3027253                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits             455519                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits            217452                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits             672971                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits            207437                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses        207437                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             1945091015                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts           2144107                       # Number of instructions committed
system.switch_cpus01.committedOps             2144107                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses      2070186                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus01.num_func_calls             85216                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts       172252                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts            2070186                       # number of integer instructions
system.switch_cpus01.num_fp_insts                 268                       # number of float instructions
system.switch_cpus01.num_int_register_reads      2864021                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes      1657029                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs              674000                       # number of memory refs
system.switch_cpus01.num_load_insts            455539                       # Number of load instructions
system.switch_cpus01.num_store_insts           218461                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     1942948359.544464                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     2142655.455536                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.001102                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.998898                       # Percentage of idle cycles
system.switch_cpus01.Branches                  297134                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass         9601      0.45%      0.45% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu         1375060     64.13%     64.58% # Class of executed instruction
system.switch_cpus01.op_class::IntMult           8608      0.40%     64.98% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     64.98% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             8      0.00%     64.98% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     64.98% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     64.98% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     64.98% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     64.98% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     64.98% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     64.98% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     64.98% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     64.98% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     64.98% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     64.98% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus01.op_class::MemRead         461800     21.54%     86.52% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite        218465     10.19%     96.71% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess        70565      3.29%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total          2144107                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits          351978124                       # DTB read hits
system.switch_cpus02.dtb.read_misses         10255531                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses      359422702                       # DTB read accesses
system.switch_cpus02.dtb.write_hits         156160510                       # DTB write hits
system.switch_cpus02.dtb.write_misses          246016                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses     149566477                       # DTB write accesses
system.switch_cpus02.dtb.data_hits          508138634                       # DTB hits
system.switch_cpus02.dtb.data_misses         10501547                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses      508989179                       # DTB accesses
system.switch_cpus02.itb.fetch_hits        1921863201                       # ITB hits
system.switch_cpus02.itb.fetch_misses             560                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses    1921863761                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             1945919900                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts        1934345828                       # Number of instructions committed
system.switch_cpus02.committedOps          1934345828                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses   1709569561                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses      1668381                       # Number of float alu accesses
system.switch_cpus02.num_func_calls          87756633                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts    255168172                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts         1709569561                       # number of integer instructions
system.switch_cpus02.num_fp_insts             1668381                       # number of float instructions
system.switch_cpus02.num_int_register_reads   2229419212                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes   1250411941                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads      1003437                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes      1003511                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs           521399652                       # number of memory refs
system.switch_cpus02.num_load_insts         364991591                       # Number of load instructions
system.switch_cpus02.num_store_insts        156408061                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     656016.848656                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     1945263883.151344                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.999663                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.000337                       # Percentage of idle cycles
system.switch_cpus02.Branches               400426453                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass    157010139      8.07%      8.07% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu      1149642181     59.11%     67.19% # Class of executed instruction
system.switch_cpus02.op_class::IntMult         496584      0.03%     67.21% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     67.21% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd        662189      0.03%     67.24% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     67.24% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt        300173      0.02%     67.26% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            1      0.00%     67.26% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv        100057      0.01%     67.27% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     67.27% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     67.27% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     67.27% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     67.27% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     67.27% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     67.27% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     67.27% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus02.op_class::MemRead      373720823     19.22%     86.48% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite     156414671      8.04%     94.52% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess    106500557      5.48%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total       1944847375                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits             418998                       # DTB read hits
system.switch_cpus03.dtb.read_misses                3                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses             22                       # DTB read accesses
system.switch_cpus03.dtb.write_hits            208273                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits             627271                       # DTB hits
system.switch_cpus03.dtb.data_misses                3                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses             22                       # DTB accesses
system.switch_cpus03.itb.fetch_hits            207509                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses        207509                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             1945090849                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts           1954394                       # Number of instructions committed
system.switch_cpus03.committedOps             1954394                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses      1882449                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses          409                       # Number of float alu accesses
system.switch_cpus03.num_func_calls             78706                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts       151856                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts            1882449                       # number of integer instructions
system.switch_cpus03.num_fp_insts                 409                       # number of float instructions
system.switch_cpus03.num_int_register_reads      2595832                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes      1502085                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads          198                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes          204                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs              628330                       # number of memory refs
system.switch_cpus03.num_load_insts            419038                       # Number of load instructions
system.switch_cpus03.num_store_insts           209292                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     1943137867.473610                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     1952981.526390                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.001004                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.998996                       # Percentage of idle cycles
system.switch_cpus03.Branches                  267712                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass        10063      0.51%      0.51% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu         1231291     63.00%     63.52% # Class of executed instruction
system.switch_cpus03.op_class::IntMult           7794      0.40%     63.91% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     63.91% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd            19      0.00%     63.92% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     63.92% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     63.92% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     63.92% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     63.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     63.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     63.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     63.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     63.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     63.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     63.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus03.op_class::MemRead         425376     21.77%     85.68% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite        209300     10.71%     96.39% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess        70554      3.61%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total          1954397                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits             454210                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.write_hits            217446                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.data_hits             671656                       # DTB hits
system.switch_cpus04.dtb.data_misses                0                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus04.itb.fetch_hits            208985                       # ITB hits
system.switch_cpus04.itb.fetch_misses               0                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses        208985                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles             1945090760                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts           2137448                       # Number of instructions committed
system.switch_cpus04.committedOps             2137448                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses      2063327                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus04.num_func_calls             84966                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts       171303                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts            2063327                       # number of integer instructions
system.switch_cpus04.num_fp_insts                 268                       # number of float instructions
system.switch_cpus04.num_int_register_reads      2854183                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes      1651401                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs              672685                       # number of memory refs
system.switch_cpus04.num_load_insts            454230                       # Number of load instructions
system.switch_cpus04.num_store_insts           218455                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     1942954762.412146                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     2135997.587854                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.001098                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.998902                       # Percentage of idle cycles
system.switch_cpus04.Branches                  295939                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass         9600      0.45%      0.45% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu         1369065     64.05%     64.50% # Class of executed instruction
system.switch_cpus04.op_class::IntMult           8547      0.40%     64.90% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     64.90% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd             8      0.00%     64.90% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     64.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     64.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     64.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     64.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus04.op_class::MemRead         460516     21.55%     86.45% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite        218459     10.22%     96.67% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess        71253      3.33%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total          2137448                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits             452589                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.write_hits            216513                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.data_hits             669102                       # DTB hits
system.switch_cpus05.dtb.data_misses                0                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus05.itb.fetch_hits            207527                       # ITB hits
system.switch_cpus05.itb.fetch_misses               0                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses        207527                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             1945090675                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts           2129632                       # Number of instructions committed
system.switch_cpus05.committedOps             2129632                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses      2055880                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus05.num_func_calls             84670                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts       170917                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts            2055880                       # number of integer instructions
system.switch_cpus05.num_fp_insts                 268                       # number of float instructions
system.switch_cpus05.num_int_register_reads      2843973                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes      1645305                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs              670131                       # number of memory refs
system.switch_cpus05.num_load_insts            452609                       # Number of load instructions
system.switch_cpus05.num_store_insts           217522                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     1942962491.846383                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     2128183.153617                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.001094                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.998906                       # Percentage of idle cycles
system.switch_cpus05.Branches                  295072                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass         9603      0.45%      0.45% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu         1364479     64.07%     64.52% # Class of executed instruction
system.switch_cpus05.op_class::IntMult           8541      0.40%     64.92% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     64.92% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             8      0.00%     64.92% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus05.op_class::MemRead         458870     21.55%     86.47% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite        217526     10.21%     96.68% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess        70605      3.32%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total          2129632                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits             412945                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits            203670                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits             616615                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits            207437                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses        207437                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             1945090590                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts           1922222                       # Number of instructions committed
system.switch_cpus06.committedOps             1922222                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses      1851252                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus06.num_func_calls             77606                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts       148671                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts            1851252                       # number of integer instructions
system.switch_cpus06.num_fp_insts                 268                       # number of float instructions
system.switch_cpus06.num_int_register_reads      2552482                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes      1479272                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs              617644                       # number of memory refs
system.switch_cpus06.num_load_insts            412965                       # Number of load instructions
system.switch_cpus06.num_store_insts           204679                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     1943169772.903301                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     1920817.096699                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.000988                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.999012                       # Percentage of idle cycles
system.switch_cpus06.Branches                  263175                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass         9446      0.49%      0.49% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu         1210694     62.98%     63.48% # Class of executed instruction
system.switch_cpus06.op_class::IntMult           7628      0.40%     63.87% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     63.87% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             8      0.00%     63.87% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     63.87% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     63.87% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     63.87% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     63.87% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     63.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     63.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     63.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     63.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     63.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     63.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     63.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     63.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     63.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     63.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     63.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     63.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     63.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     63.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     63.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     63.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     63.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     63.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     63.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     63.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     63.87% # Class of executed instruction
system.switch_cpus06.op_class::MemRead         419198     21.81%     85.68% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite        204683     10.65%     96.33% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess        70565      3.67%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total          1922222                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits             452629                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits            216473                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits             669102                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits            207419                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses        207419                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             1945090397                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts           2129236                       # Number of instructions committed
system.switch_cpus07.committedOps             2129236                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses      2055511                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus07.num_func_calls             84666                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts       170926                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts            2055511                       # number of integer instructions
system.switch_cpus07.num_fp_insts                 268                       # number of float instructions
system.switch_cpus07.num_int_register_reads      2843262                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes      1644952                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs              670131                       # number of memory refs
system.switch_cpus07.num_load_insts            452649                       # Number of load instructions
system.switch_cpus07.num_store_insts           217482                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     1942962610.066435                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     2127786.933565                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.001094                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.998906                       # Percentage of idle cycles
system.switch_cpus07.Branches                  295070                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass         9597      0.45%      0.45% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu         1364138     64.07%     64.52% # Class of executed instruction
system.switch_cpus07.op_class::IntMult           8542      0.40%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             8      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::MemRead         458908     21.55%     86.47% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite        217486     10.21%     96.69% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess        70557      3.31%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total          2129236                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits             502905                       # DTB read hits
system.switch_cpus08.dtb.read_misses              131                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses          21993                       # DTB read accesses
system.switch_cpus08.dtb.write_hits            253851                       # DTB write hits
system.switch_cpus08.dtb.write_misses              18                       # DTB write misses
system.switch_cpus08.dtb.write_acv                 10                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses         12688                       # DTB write accesses
system.switch_cpus08.dtb.data_hits             756756                       # DTB hits
system.switch_cpus08.dtb.data_misses              149                       # DTB misses
system.switch_cpus08.dtb.data_acv                  10                       # DTB access violations
system.switch_cpus08.dtb.data_accesses          34681                       # DTB accesses
system.switch_cpus08.itb.fetch_hits            314091                       # ITB hits
system.switch_cpus08.itb.fetch_misses             121                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses        314212                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             1944674849                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts           2371347                       # Number of instructions committed
system.switch_cpus08.committedOps             2371347                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses      2289551                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses          629                       # Number of float alu accesses
system.switch_cpus08.num_func_calls             90997                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts       196827                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts            2289551                       # number of integer instructions
system.switch_cpus08.num_fp_insts                 629                       # number of float instructions
system.switch_cpus08.num_int_register_reads      3164192                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes      1812935                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads          328                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes          291                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs              758117                       # number of memory refs
system.switch_cpus08.num_load_insts            503186                       # Number of load instructions
system.switch_cpus08.num_store_insts           254931                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     1942305228.905985                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     2369620.094015                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.001219                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.998781                       # Percentage of idle cycles
system.switch_cpus08.Branches                  329244                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass        13936      0.59%      0.59% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu         1508407     63.61%     64.19% # Class of executed instruction
system.switch_cpus08.op_class::IntMult           8725      0.37%     64.56% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     64.56% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd            54      0.00%     64.56% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     64.56% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     64.56% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     64.56% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             3      0.00%     64.56% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     64.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     64.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     64.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     64.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     64.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     64.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     64.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     64.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     64.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     64.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     64.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     64.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     64.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     64.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     64.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     64.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     64.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     64.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     64.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     64.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     64.56% # Class of executed instruction
system.switch_cpus08.op_class::MemRead         510460     21.52%     86.09% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite        255216     10.76%     96.85% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess        74705      3.15%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total          2371506                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits             438339                       # DTB read hits
system.switch_cpus09.dtb.read_misses              326                       # DTB read misses
system.switch_cpus09.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses           1837                       # DTB read accesses
system.switch_cpus09.dtb.write_hits            218561                       # DTB write hits
system.switch_cpus09.dtb.write_misses              34                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  8                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses           874                       # DTB write accesses
system.switch_cpus09.dtb.data_hits             656900                       # DTB hits
system.switch_cpus09.dtb.data_misses              360                       # DTB misses
system.switch_cpus09.dtb.data_acv                  20                       # DTB access violations
system.switch_cpus09.dtb.data_accesses           2711                       # DTB accesses
system.switch_cpus09.itb.fetch_hits            229962                       # ITB hits
system.switch_cpus09.itb.fetch_misses             124                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses        230086                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             1945090424                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts           2065478                       # Number of instructions committed
system.switch_cpus09.committedOps             2065478                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses      1989309                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses          507                       # Number of float alu accesses
system.switch_cpus09.num_func_calls             80526                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts       167177                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts            1989309                       # number of integer instructions
system.switch_cpus09.num_fp_insts                 507                       # number of float instructions
system.switch_cpus09.num_int_register_reads      2734606                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes      1582563                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads          252                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes          257                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs              659010                       # number of memory refs
system.switch_cpus09.num_load_insts            439229                       # Number of load instructions
system.switch_cpus09.num_store_insts           219781                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     1943025881.600932                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     2064542.399068                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.001061                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.998939                       # Percentage of idle cycles
system.switch_cpus09.Branches                  285628                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass        12203      0.59%      0.59% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu         1302833     63.06%     63.66% # Class of executed instruction
system.switch_cpus09.op_class::IntMult           7771      0.38%     64.03% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     64.03% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd            40      0.00%     64.03% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     64.03% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     64.03% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     64.03% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             3      0.00%     64.03% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     64.03% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     64.03% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     64.03% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     64.03% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     64.03% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     64.03% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     64.03% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     64.03% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     64.03% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     64.03% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     64.03% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     64.03% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     64.03% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     64.03% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     64.03% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     64.03% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     64.03% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     64.03% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     64.03% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     64.03% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     64.03% # Class of executed instruction
system.switch_cpus09.op_class::MemRead         446493     21.61%     85.65% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite        219807     10.64%     96.29% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess        76708      3.71%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total          2065858                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits             452728                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits            216471                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits             669199                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits            207365                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses        207365                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             1945090335                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts           2130017                       # Number of instructions committed
system.switch_cpus10.committedOps             2130017                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses      2056293                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus10.num_func_calls             84670                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts       171194                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts            2056293                       # number of integer instructions
system.switch_cpus10.num_fp_insts                 268                       # number of float instructions
system.switch_cpus10.num_int_register_reads      2844508                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes      1645463                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs              670228                       # number of memory refs
system.switch_cpus10.num_load_insts            452748                       # Number of load instructions
system.switch_cpus10.num_store_insts           217480                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     1942961767.300179                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     2128567.699821                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.001094                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.998906                       # Percentage of idle cycles
system.switch_cpus10.Branches                  295343                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass         9601      0.45%      0.45% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu         1364844     64.08%     64.53% # Class of executed instruction
system.switch_cpus10.op_class::IntMult           8540      0.40%     64.93% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     64.93% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             8      0.00%     64.93% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     64.93% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     64.93% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     64.93% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     64.93% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus10.op_class::MemRead         459007     21.55%     86.48% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite        217484     10.21%     96.69% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess        70533      3.31%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total          2130017                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits             452743                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits            216452                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits             669195                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits            207347                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses        207347                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             1945090250                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts           2129459                       # Number of instructions committed
system.switch_cpus11.committedOps             2129459                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses      2055744                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus11.num_func_calls             84662                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts       171110                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts            2055744                       # number of integer instructions
system.switch_cpus11.num_fp_insts                 268                       # number of float instructions
system.switch_cpus11.num_int_register_reads      2843507                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes      1645021                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs              670224                       # number of memory refs
system.switch_cpus11.num_load_insts            452763                       # Number of load instructions
system.switch_cpus11.num_store_insts           217461                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     1942962240.274628                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     2128009.725372                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.001094                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.998906                       # Percentage of idle cycles
system.switch_cpus11.Branches                  295251                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass         9596      0.45%      0.45% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu         1364305     64.07%     64.52% # Class of executed instruction
system.switch_cpus11.op_class::IntMult           8540      0.40%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             8      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::MemRead         459020     21.56%     86.48% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite        217465     10.21%     96.69% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess        70525      3.31%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total          2129459                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits             452776                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits            216449                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits             669225                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits            207347                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses        207347                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             1945090165                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts           2129350                       # Number of instructions committed
system.switch_cpus12.committedOps             2129350                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses      2055633                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus12.num_func_calls             84660                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts       171111                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts            2055633                       # number of integer instructions
system.switch_cpus12.num_fp_insts                 268                       # number of float instructions
system.switch_cpus12.num_int_register_reads      2843253                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes      1644916                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs              670254                       # number of memory refs
system.switch_cpus12.num_load_insts            452796                       # Number of load instructions
system.switch_cpus12.num_store_insts           217458                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     1942962264.344455                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     2127900.655545                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.001094                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.998906                       # Percentage of idle cycles
system.switch_cpus12.Branches                  295253                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass         9595      0.45%      0.45% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu         1364167     64.06%     64.52% # Class of executed instruction
system.switch_cpus12.op_class::IntMult           8540      0.40%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             8      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::MemRead         459053     21.56%     86.48% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite        217462     10.21%     96.69% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess        70525      3.31%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total          2129350                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits             452807                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits            216452                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits             669259                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits            207365                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses        207365                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             1945090080                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts           2129321                       # Number of instructions committed
system.switch_cpus13.committedOps             2129321                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses      2055593                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus13.num_func_calls             84660                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts       171122                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts            2055593                       # number of integer instructions
system.switch_cpus13.num_fp_insts                 268                       # number of float instructions
system.switch_cpus13.num_int_register_reads      2843120                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes      1644868                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs              670288                       # number of memory refs
system.switch_cpus13.num_load_insts            452827                       # Number of load instructions
system.switch_cpus13.num_store_insts           217461                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     1942962208.431279                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     2127871.568721                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.001094                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.998906                       # Percentage of idle cycles
system.switch_cpus13.Branches                  295270                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass         9596      0.45%      0.45% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu         1364094     64.06%     64.51% # Class of executed instruction
system.switch_cpus13.op_class::IntMult           8539      0.40%     64.91% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     64.91% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             8      0.00%     64.91% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     64.91% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     64.91% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     64.91% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     64.91% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     64.91% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     64.91% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     64.91% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     64.91% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     64.91% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     64.91% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     64.91% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     64.91% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     64.91% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     64.91% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     64.91% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     64.91% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     64.91% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     64.91% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     64.91% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     64.91% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     64.91% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     64.91% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     64.91% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     64.91% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     64.91% # Class of executed instruction
system.switch_cpus13.op_class::MemRead         459086     21.56%     86.47% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite        217465     10.21%     96.69% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess        70533      3.31%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total          2129321                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits             452854                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits            216455                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits             669309                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits            207347                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses        207347                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             1945089995                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts           2129530                       # Number of instructions committed
system.switch_cpus14.committedOps             2129530                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses      2055807                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus14.num_func_calls             84660                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts       171195                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts            2055807                       # number of integer instructions
system.switch_cpus14.num_fp_insts                 268                       # number of float instructions
system.switch_cpus14.num_int_register_reads      2843433                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes      1645006                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs              670338                       # number of memory refs
system.switch_cpus14.num_load_insts            452874                       # Number of load instructions
system.switch_cpus14.num_store_insts           217464                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     1942961914.568704                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     2128080.431296                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.001094                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.998906                       # Percentage of idle cycles
system.switch_cpus14.Branches                  295343                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass         9595      0.45%      0.45% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu         1364263     64.06%     64.51% # Class of executed instruction
system.switch_cpus14.op_class::IntMult           8540      0.40%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             8      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::MemRead         459131     21.56%     86.48% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite        217468     10.21%     96.69% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess        70525      3.31%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total          2129530                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits             454387                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits            217217                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits             671604                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits            207635                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses        207635                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             1945089820                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts           2137071                       # Number of instructions committed
system.switch_cpus15.committedOps             2137071                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses      2063135                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus15.num_func_calls             84858                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts       171968                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts            2063135                       # number of integer instructions
system.switch_cpus15.num_fp_insts                 268                       # number of float instructions
system.switch_cpus15.num_int_register_reads      2853695                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes      1650731                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs              672633                       # number of memory refs
system.switch_cpus15.num_load_insts            454407                       # Number of load instructions
system.switch_cpus15.num_store_insts           218226                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     1942954200.364214                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     2135619.635786                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.001098                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.998902                       # Percentage of idle cycles
system.switch_cpus15.Branches                  296412                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass         9665      0.45%      0.45% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu         1369257     64.07%     64.52% # Class of executed instruction
system.switch_cpus15.op_class::IntMult           8581      0.40%     64.93% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     64.93% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             8      0.00%     64.93% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     64.93% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     64.93% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     64.93% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     64.93% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus15.op_class::MemRead         460676     21.56%     86.48% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite        218231     10.21%     96.69% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess        70653      3.31%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total          2137071                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     69704387                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     34246655                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      1283233                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         504118                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       275660                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       228458                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               2349                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          33160265                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             18116                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            18116                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4743170                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9901442                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        19540743                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           11280                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5292                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          16572                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1712707                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1712707                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      10190634                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     22967282                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        20817                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side        51914                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side        14634                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side        41493                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side     30046783                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side     73078993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side        15795                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side        36339                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side        14921                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side        40786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side        14688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side        42207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side        13073                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side        33227                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side        14833                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side        41241                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side        22071                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side        62920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side        17010                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side        40816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side        14450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side        45781                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side        14442                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side        40633                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side        14395                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side        39755                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side        14459                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side        40679                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side        14456                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side        39820                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side        15883                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side        41361                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             104000675                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       731328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      1185686                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side       472512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side      1247208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side   1278068608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side   1864431185                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side       533248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side      1058948                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       483072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side      1216936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       475136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side      1253416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       424128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side       975208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side       479040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side      1228584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       767360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side      2046192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side       576704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side      1229636                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side       466048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side      1316584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side       465024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side      1208424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side       462976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side      1187624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side       466688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side      1210664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side       465920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side      1192360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side       555072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side      1231464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3169112983                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14093711                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         83818563                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.153520                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.326107                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               81961799     97.78%     97.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 400445      0.48%     98.26% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 164368      0.20%     98.46% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 247467      0.30%     98.75% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 143695      0.17%     98.93% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  91306      0.11%     99.03% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  69490      0.08%     99.12% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  52870      0.06%     99.18% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  28259      0.03%     99.21% # Request fanout histogram
system.tol2bus.snoop_fanout::9                  24299      0.03%     99.24% # Request fanout histogram
system.tol2bus.snoop_fanout::10                 25095      0.03%     99.27% # Request fanout histogram
system.tol2bus.snoop_fanout::11                 23512      0.03%     99.30% # Request fanout histogram
system.tol2bus.snoop_fanout::12                 23725      0.03%     99.33% # Request fanout histogram
system.tol2bus.snoop_fanout::13                 34349      0.04%     99.37% # Request fanout histogram
system.tol2bus.snoop_fanout::14                 47005      0.06%     99.43% # Request fanout histogram
system.tol2bus.snoop_fanout::15                459816      0.55%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::16                 21063      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           83818563                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.024523                       # Number of seconds simulated
sim_ticks                                 24523450000                       # Number of ticks simulated
final_tick                               3265173369500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                8772826                       # Simulator instruction rate (inst/s)
host_op_rate                                  8772826                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               84931484                       # Simulator tick rate (ticks/s)
host_mem_usage                                 837964                       # Number of bytes of host memory used
host_seconds                                   288.74                       # Real time elapsed on the host
sim_insts                                  2533099893                       # Number of instructions simulated
sim_ops                                    2533099893                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus00.inst        10176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus00.data         5440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.inst          832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.data         3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.inst       164672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.data       539584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.inst        97664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.data     23319744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.inst       225152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data     45776704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.inst       196096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data     46253056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst        77888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data     22864704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.inst        90432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.data     22951616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.inst        79296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.data     23016192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.inst        89280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.data     22940224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.inst        67264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.data     22919616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.inst        89536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.data     22989056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.inst       195456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.data     45884608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.inst       256128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.data     46187008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.inst       114240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.data     22985600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.inst         8640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data         5696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          370404864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus00.inst        10176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus01.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus02.inst       164672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus03.inst        97664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst       225152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus05.inst       196096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst        77888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus07.inst        90432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus08.inst        79296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus09.inst        89280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus10.inst        67264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus11.inst        89536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus12.inst       195456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus13.inst       256128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus14.inst       114240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus15.inst         8640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1762752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     19027200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19027200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus00.inst          159                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus00.data           85                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.data           51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.inst         2573                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.data         8431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.inst         1526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.data       364371                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.inst         3518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data       715261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.inst         3064                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data       722704                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst         1217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data       357261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.inst         1413                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.data       358619                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.inst         1239                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.data       359628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.inst         1395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.data       358441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.inst         1051                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.data       358119                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.inst         1399                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.data       359204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.inst         3054                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.data       716947                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.inst         4002                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.data       721672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.inst         1785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.data       359150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.inst          135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data           89                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5787576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        297300                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             297300                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus00.inst       414950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus00.data       221828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.inst        33927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.data       133097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.inst      6714879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.data     22002777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.inst      3982474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.data    950916123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.inst      9181090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data   1866650247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.inst      7996265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data   1886074594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst      3176062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data    932360822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.inst      3687573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.data    935904858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.inst      3233477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.data    938538093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.inst      3640597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.data    935440323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.inst      2742844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.data    934599985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.inst      3651036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.data    937431560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.inst      7970167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.data   1871050280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.inst     10444207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.data   1883381335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.inst      4658398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.data    937290634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.inst       352316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data       232267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total           15104109087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus00.inst       414950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus01.inst        33927                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus02.inst      6714879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus03.inst      3982474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst      9181090                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus05.inst      7996265                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst      3176062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus07.inst      3687573                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus08.inst      3233477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus09.inst      3640597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus10.inst      2742844                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus11.inst      3651036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus12.inst      7970167                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus13.inst     10444207                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus14.inst      4658398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus15.inst       352316                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         71880262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       775877782                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            775877782                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       775877782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.inst       414950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.data       221828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.inst        33927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.data       133097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.inst      6714879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.data     22002777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.inst      3982474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.data    950916123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst      9181090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data   1866650247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.inst      7996265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data   1886074594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst      3176062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data    932360822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.inst      3687573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.data    935904858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.inst      3233477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.data    938538093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.inst      3640597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.data    935440323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.inst      2742844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.data    934599985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.inst      3651036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.data    937431560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.inst      7970167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.data   1871050280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.inst     10444207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.data   1883381335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.inst      4658398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.data    937290634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.inst       352316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data       232267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total          15879986870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                     48                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                      969                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                    299     32.71%     32.71% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    55      6.02%     38.73% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    25      2.74%     41.47% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    25      2.74%     44.20% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   510     55.80%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                914                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     299     44.17%     44.17% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     55      8.12%     52.29% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     25      3.69%     55.98% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     25      3.69%     59.68% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    273     40.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 677                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0            24413229500     99.77%     99.77% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               4125000      0.02%     99.79% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               1225000      0.01%     99.79% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30               4132000      0.02%     99.81% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31              46116500      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total        24468828000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.535294                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.740700                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpipl                 702     81.25%     81.25% # number of callpals executed
system.cpu00.kern.callpal::rdps                    55      6.37%     87.62% # number of callpals executed
system.cpu00.kern.callpal::rti                    107     12.38%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  864                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel             105                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements             516                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         472.986535                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs             17485                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             516                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           33.885659                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    67.015089                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   405.971446                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.130889                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.792913                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.923802                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          447                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          107381                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         107381                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data        33833                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         33833                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data        17370                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        17370                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data          622                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          622                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data          516                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          516                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data        51203                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          51203                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data        51203                       # number of overall hits
system.cpu00.dcache.overall_hits::total         51203                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data          634                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          634                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data          194                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total          194                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data           46                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           46                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data           86                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           86                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data          828                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total          828                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data          828                       # number of overall misses
system.cpu00.dcache.overall_misses::total          828                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data        34467                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        34467                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data        17564                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        17564                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data          668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data          602                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          602                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data        52031                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        52031                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data        52031                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        52031                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.018394                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.018394                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.011045                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.011045                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.068862                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.068862                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.142857                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.142857                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.015914                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.015914                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.015914                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.015914                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           95                       # number of writebacks
system.cpu00.dcache.writebacks::total              95                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             515                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            384437                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             515                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          746.479612                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   288.582967                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst   223.417033                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.563639                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.436361                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          469                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          352057                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         352057                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst       175256                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        175256                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst       175256                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         175256                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst       175256                       # number of overall hits
system.cpu00.icache.overall_hits::total        175256                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst          515                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          515                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst          515                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          515                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst          515                       # number of overall misses
system.cpu00.icache.overall_misses::total          515                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst       175771                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       175771                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst       175771                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       175771                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst       175771                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       175771                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.002930                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.002930                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.002930                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.002930                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.002930                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.002930                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks          515                       # number of writebacks
system.cpu00.icache.writebacks::total             515                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                     50                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                      523                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                    129     27.51%     27.51% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    25      5.33%     32.84% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    25      5.33%     38.17% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   290     61.83%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                469                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                     129     45.58%     45.58% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     25      8.83%     54.42% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     25      8.83%     63.25% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                    104     36.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 283                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0            24863575500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               1225000      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30               4112500      0.02%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              14835500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total        24883748500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.358621                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.603412                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpipl                 369     78.01%     78.01% # number of callpals executed
system.cpu01.kern.callpal::rdps                    54     11.42%     89.43% # number of callpals executed
system.cpu01.kern.callpal::rti                     50     10.57%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  473                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                50                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements             458                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         447.654347                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs              3172                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             458                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs            6.925764                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    77.008463                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   370.645884                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.150407                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.723918                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.874325                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          428                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           51288                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          51288                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data        16170                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         16170                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data         7918                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         7918                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data          159                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total          159                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data          102                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total          102                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data        24088                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          24088                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data        24088                       # number of overall hits
system.cpu01.dcache.overall_hits::total         24088                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data          651                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          651                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data          137                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          137                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data           39                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data           89                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           89                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data          788                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          788                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data          788                       # number of overall misses
system.cpu01.dcache.overall_misses::total          788                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data        16821                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        16821                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data         8055                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         8055                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data          198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data          191                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          191                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data        24876                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        24876                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data        24876                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        24876                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.038702                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.038702                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.017008                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.017008                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.196970                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.196970                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.465969                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.465969                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.031677                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.031677                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.031677                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.031677                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks           70                       # number of writebacks
system.cpu01.dcache.writebacks::total              70                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             357                       # number of replacements
system.cpu01.icache.tags.tagsinuse         499.691932                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs            459559                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             357                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         1287.280112                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   352.682960                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst   147.008972                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.688834                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.287127                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.975961                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          466                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses          176246                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses         176246                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst        87583                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         87583                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst        87583                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          87583                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst        87583                       # number of overall hits
system.cpu01.icache.overall_hits::total         87583                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst          360                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          360                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst          360                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          360                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst          360                       # number of overall misses
system.cpu01.icache.overall_misses::total          360                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst        87943                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        87943                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst        87943                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        87943                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst        87943                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        87943                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.004094                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.004094                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.004094                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.004094                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.004094                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.004094                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          357                       # number of writebacks
system.cpu01.icache.writebacks::total             357                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                     31                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                     2679                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                    524     41.69%     41.69% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    25      1.99%     43.68% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     9      0.72%     44.39% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                   699     55.61%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total               1257                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                     524     48.84%     48.84% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     25      2.33%     51.16% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      9      0.84%     52.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                    515     48.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                1073                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0            24465765500     99.77%     99.77% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               1225000      0.00%     99.77% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               1584000      0.01%     99.78% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31              54783000      0.22%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total        24523357500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.736767                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.853620                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::71                      17     36.17%     36.17% # number of syscalls executed
system.cpu02.kern.syscall::73                      13     27.66%     63.83% # number of syscalls executed
system.cpu02.kern.syscall::74                      17     36.17%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   47                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                 308     16.37%     16.37% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  40      2.13%     18.49% # number of callpals executed
system.cpu02.kern.callpal::swpipl                1108     58.87%     77.36% # number of callpals executed
system.cpu02.kern.callpal::rdps                    69      3.67%     81.03% # number of callpals executed
system.cpu02.kern.callpal::rti                    115      6.11%     87.14% # number of callpals executed
system.cpu02.kern.callpal::callsys                 64      3.40%     90.54% # number of callpals executed
system.cpu02.kern.callpal::rdunique               178      9.46%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                 1882                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel             155                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                81                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel                81                      
system.cpu02.kern.mode_good::user                  81                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.522581                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.686441                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel      24500899500     99.91%     99.91% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user           22458000      0.09%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     40                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements           13030                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         462.333410                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs            194558                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           13030                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           14.931543                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   462.333410                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.902995                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.902995                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0          244                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          252                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses          355673                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses         355673                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data        83479                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         83479                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data        69741                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total        69741                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data          919                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total          919                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data         1166                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total         1166                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data       153220                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total         153220                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data       153220                       # number of overall hits
system.cpu02.dcache.overall_hits::total        153220                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data         8022                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         8022                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data         6082                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         6082                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data          723                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total          723                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data          463                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total          463                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data        14104                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        14104                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data        14104                       # number of overall misses
system.cpu02.dcache.overall_misses::total        14104                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data        91501                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        91501                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data        75823                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total        75823                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data         1642                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total         1642                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data         1629                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total         1629                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data       167324                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total       167324                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data       167324                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total       167324                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.087671                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.087671                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.080213                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.080213                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.440317                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.440317                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.284223                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.284223                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.084292                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.084292                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.084292                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.084292                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks         7282                       # number of writebacks
system.cpu02.dcache.writebacks::total            7282                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements            8436                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs           8602203                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs            8436                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         1019.701636                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1          256                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          229                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         1179660                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        1179660                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst       577176                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total        577176                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst       577176                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total         577176                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst       577176                       # number of overall hits
system.cpu02.icache.overall_hits::total        577176                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst         8436                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         8436                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst         8436                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         8436                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst         8436                       # number of overall misses
system.cpu02.icache.overall_misses::total         8436                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst       585612                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total       585612                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst       585612                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total       585612                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst       585612                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total       585612                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.014405                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.014405                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.014405                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.014405                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.014405                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.014405                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks         8436                       # number of writebacks
system.cpu02.icache.writebacks::total            8436                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                     80                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                   345966                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                    507     39.00%     39.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    25      1.92%     40.92% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    85      6.54%     47.46% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   683     52.54%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total               1300                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                     507     47.97%     47.97% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     25      2.37%     50.33% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     85      8.04%     58.37% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                    440     41.63%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                1057                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0            24636497500     99.01%     99.01% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               1225000      0.00%     99.01% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30              10613500      0.04%     99.05% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31             235499500      0.95%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total        24883835500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.644217                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.813077                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    1                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                  74      0.89%      0.89% # number of callpals executed
system.cpu03.kern.callpal::swpctx                 133      1.60%      2.49% # number of callpals executed
system.cpu03.kern.callpal::swpipl                 987     11.89%     14.39% # number of callpals executed
system.cpu03.kern.callpal::rdps                    64      0.77%     15.16% # number of callpals executed
system.cpu03.kern.callpal::rti                    204      2.46%     17.62% # number of callpals executed
system.cpu03.kern.callpal::callsys                 91      1.10%     18.71% # number of callpals executed
system.cpu03.kern.callpal::rdunique              6746     81.29%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                 8299                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel             337                       # number of protection mode switches
system.cpu03.kern.mode_switch::user               122                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel               122                      
system.cpu03.kern.mode_good::user                 122                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.362018                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.531590                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel     986334680500     98.82%     98.82% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user        11808312500      1.18%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                    133                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements          486257                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         503.439653                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           3603527                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs          486257                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs            7.410746                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data     0.010697                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   503.428956                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.000021                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.983260                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.983281                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          308                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses         8224232                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses        8224232                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data      2574936                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       2574936                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data       777891                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       777891                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data        12150                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total        12150                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data        11881                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total        11881                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data      3352827                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        3352827                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data      3352827                       # number of overall hits
system.cpu03.dcache.overall_hits::total       3352827                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data       482784                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total       482784                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data         6614                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         6614                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data          575                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total          575                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data          785                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total          785                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data       489398                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       489398                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data       489398                       # number of overall misses
system.cpu03.dcache.overall_misses::total       489398                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data      3057720                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      3057720                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data       784505                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       784505                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data        12725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total        12725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data        12666                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        12666                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data      3842225                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      3842225                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data      3842225                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      3842225                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.157890                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.157890                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.008431                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.008431                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.045187                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.045187                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.061977                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.061977                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.127374                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.127374                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.127374                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.127374                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks        25321                       # number of writebacks
system.cpu03.dcache.writebacks::total           25321                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            9447                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs          24645211                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            9447                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         2608.787022                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    10.172108                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   501.827892                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.019867                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.980133                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1          283                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses        48401933                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses       48401933                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst     24186796                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total      24186796                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst     24186796                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total       24186796                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst     24186796                       # number of overall hits
system.cpu03.icache.overall_hits::total      24186796                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         9447                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         9447                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         9447                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         9447                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         9447                       # number of overall misses
system.cpu03.icache.overall_misses::total         9447                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst     24196243                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total     24196243                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst     24196243                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total     24196243                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst     24196243                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total     24196243                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.000390                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000390                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.000390                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000390                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.000390                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000390                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         9447                       # number of writebacks
system.cpu03.icache.writebacks::total            9447                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                     39                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                   679834                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    686     36.70%     36.70% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    25      1.34%     38.04% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    86      4.60%     42.64% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                  1072     57.36%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total               1869                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     686     47.51%     47.51% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     25      1.73%     49.24% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     86      5.96%     55.19% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    647     44.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                1444                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0            24657794500     99.09%     99.09% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               1225000      0.00%     99.10% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30              11048500      0.04%     99.14% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31             213810000      0.86%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total        24883878000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.603545                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.772606                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::1                        2    100.00%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    2                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                  94      0.60%      0.60% # number of callpals executed
system.cpu04.kern.callpal::swpctx                 185      1.19%      1.79% # number of callpals executed
system.cpu04.kern.callpal::swpipl                1506      9.68%     11.47% # number of callpals executed
system.cpu04.kern.callpal::rdps                    51      0.33%     11.80% # number of callpals executed
system.cpu04.kern.callpal::rti                    252      1.62%     13.42% # number of callpals executed
system.cpu04.kern.callpal::callsys                139      0.89%     14.31% # number of callpals executed
system.cpu04.kern.callpal::rdunique             13332     85.69%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                15559                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel             437                       # number of protection mode switches
system.cpu04.kern.mode_switch::user               212                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel               212                      
system.cpu04.kern.mode_good::user                 212                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.485126                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.653313                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel     974496839500     97.66%     97.66% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user        23329537000      2.34%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                    185                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements          960527                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         511.265752                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           6854110                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs          960527                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs            7.135781                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   511.265752                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.998566                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.998566                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          467                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          304                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.912109                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses        15969069                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses       15969069                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data      4988336                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       4988336                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data      1499086                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total      1499086                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data        24529                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total        24529                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data        24160                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total        24160                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data      6487422                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        6487422                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data      6487422                       # number of overall hits
system.cpu04.dcache.overall_hits::total       6487422                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data       952100                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       952100                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data        12691                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        12691                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          680                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          680                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data          984                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total          984                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data       964791                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       964791                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data       964791                       # number of overall misses
system.cpu04.dcache.overall_misses::total       964791                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data      5940436                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      5940436                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data      1511777                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total      1511777                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data        25209                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total        25209                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data        25144                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total        25144                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data      7452213                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      7452213                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data      7452213                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      7452213                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.160274                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.160274                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.008395                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.008395                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.026974                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.026974                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.039135                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.039135                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.129464                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.129464                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.129464                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.129464                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks        52794                       # number of writebacks
system.cpu04.dcache.writebacks::total           52794                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements           11843                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs          36056269                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs           11843                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         3044.521574                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     0.002269                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   511.997731                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.000004                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.999996                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1          228                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          226                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses        94456001                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses       94456001                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst     47210236                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total      47210236                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst     47210236                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total       47210236                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst     47210236                       # number of overall hits
system.cpu04.icache.overall_hits::total      47210236                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst        11843                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total        11843                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst        11843                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total        11843                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst        11843                       # number of overall misses
system.cpu04.icache.overall_misses::total        11843                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst     47222079                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total     47222079                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst     47222079                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total     47222079                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst     47222079                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total     47222079                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.000251                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000251                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.000251                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000251                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.000251                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000251                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks        11843                       # number of writebacks
system.cpu04.icache.writebacks::total           11843                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                     34                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                   692455                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                    793     33.96%     33.96% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    25      1.07%     35.03% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    82      3.51%     38.54% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                  1435     61.46%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total               2335                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                     793     47.80%     47.80% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     25      1.51%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     82      4.94%     54.25% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                    759     45.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                1659                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0            24611185000     98.90%     98.90% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               1225000      0.00%     98.91% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              10067500      0.04%     98.95% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31             261443000      1.05%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        24883920500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.528920                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.710493                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::1                        2    100.00%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    2                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                 167      1.03%      1.03% # number of callpals executed
system.cpu05.kern.callpal::swpctx                 165      1.01%      2.04% # number of callpals executed
system.cpu05.kern.callpal::swpipl                1980     12.17%     14.21% # number of callpals executed
system.cpu05.kern.callpal::rdps                    50      0.31%     14.52% # number of callpals executed
system.cpu05.kern.callpal::rti                    250      1.54%     16.06% # number of callpals executed
system.cpu05.kern.callpal::callsys                143      0.88%     16.94% # number of callpals executed
system.cpu05.kern.callpal::rdunique             13510     83.06%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                16265                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             415                       # number of protection mode switches
system.cpu05.kern.mode_switch::user               213                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel               213                      
system.cpu05.kern.mode_good::user                 213                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.513253                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.678344                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel     974159736500     97.63%     97.63% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user        23621023500      2.37%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                    165                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements          965329                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         511.056545                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           6901326                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs          965329                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs            7.149196                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   511.056545                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.998157                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.998157                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          243                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses        16154751                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses       16154751                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data      5060804                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       5060804                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data      1510572                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total      1510572                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data        24214                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total        24214                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data        23726                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total        23726                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data      6571376                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        6571376                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data      6571376                       # number of overall hits
system.cpu05.dcache.overall_hits::total       6571376                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data       958102                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       958102                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data        13037                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        13037                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data          835                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total          835                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data         1238                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total         1238                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data       971139                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       971139                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data       971139                       # number of overall misses
system.cpu05.dcache.overall_misses::total       971139                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data      6018906                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      6018906                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data      1523609                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total      1523609                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data        25049                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total        25049                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data        24964                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total        24964                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data      7542515                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      7542515                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data      7542515                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      7542515                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.159182                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.159182                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.008557                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.008557                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.033335                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.033335                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.049591                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.049591                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.128755                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.128755                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.128755                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.128755                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks        51407                       # number of writebacks
system.cpu05.dcache.writebacks::total           51407                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements           11799                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs          47928462                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs           11799                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         4062.078312                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    26.268577                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   485.731423                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.051306                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.948694                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1          303                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          180                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses        95830395                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses       95830395                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst     47897499                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total      47897499                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst     47897499                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total       47897499                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst     47897499                       # number of overall hits
system.cpu05.icache.overall_hits::total      47897499                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst        11799                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total        11799                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst        11799                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total        11799                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst        11799                       # number of overall misses
system.cpu05.icache.overall_misses::total        11799                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst     47909298                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total     47909298                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst     47909298                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total     47909298                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst     47909298                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total     47909298                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.000246                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000246                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.000246                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000246                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.000246                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000246                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks        11799                       # number of writebacks
system.cpu05.icache.writebacks::total           11799                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                     88                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                   345602                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    493     39.10%     39.10% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    25      1.98%     41.08% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    86      6.82%     47.90% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   657     52.10%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total               1261                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     493     48.24%     48.24% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     25      2.45%     50.68% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     86      8.41%     59.10% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    418     40.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                1022                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0            24637856000     99.01%     99.01% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               1225000      0.00%     99.02% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30              11052000      0.04%     99.06% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31             233830000      0.94%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total        24883963000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.636225                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.810468                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    1                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                  28      0.34%      0.34% # number of callpals executed
system.cpu06.kern.callpal::swpctx                 128      1.57%      1.91% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 948     11.64%     13.55% # number of callpals executed
system.cpu06.kern.callpal::rdps                    67      0.82%     14.37% # number of callpals executed
system.cpu06.kern.callpal::rti                    202      2.48%     16.85% # number of callpals executed
system.cpu06.kern.callpal::callsys                 90      1.10%     17.96% # number of callpals executed
system.cpu06.kern.callpal::rdunique              6684     82.04%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                 8147                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             330                       # number of protection mode switches
system.cpu06.kern.mode_switch::user               113                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel               113                      
system.cpu06.kern.mode_good::user                 113                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.342424                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.510158                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel     985723874000     98.82%     98.82% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user        11735749500      1.18%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                    128                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements          476355                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         500.807403                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           3625135                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs          476355                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs            7.610154                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   500.807403                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.978139                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.978139                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2          345                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses         8145120                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses        8145120                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data      2556521                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total       2556521                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data       771321                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total       771321                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data        12108                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total        12108                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data        11824                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total        11824                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data      3327842                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        3327842                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data      3327842                       # number of overall hits
system.cpu06.dcache.overall_hits::total       3327842                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data       473653                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total       473653                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data         6178                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         6178                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data          520                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          520                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data          749                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total          749                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data       479831                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       479831                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data       479831                       # number of overall misses
system.cpu06.dcache.overall_misses::total       479831                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data      3030174                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      3030174                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data       777499                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       777499                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data        12628                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total        12628                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data        12573                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total        12573                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data      3807673                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      3807673                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data      3807673                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      3807673                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.156312                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.156312                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.007946                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.007946                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.041178                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.041178                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.059572                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.059572                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.126017                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.126017                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.126017                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.126017                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks        23882                       # number of writebacks
system.cpu06.dcache.writebacks::total           23882                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            9176                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs          24491857                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            9176                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         2669.121295                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1          222                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          221                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses        48083386                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses       48083386                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst     24027929                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total      24027929                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst     24027929                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total       24027929                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst     24027929                       # number of overall hits
system.cpu06.icache.overall_hits::total      24027929                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         9176                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         9176                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         9176                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         9176                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         9176                       # number of overall misses
system.cpu06.icache.overall_misses::total         9176                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst     24037105                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total     24037105                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst     24037105                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total     24037105                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst     24037105                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total     24037105                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.000382                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000382                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.000382                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000382                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.000382                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000382                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         9176                       # number of writebacks
system.cpu06.icache.writebacks::total            9176                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                     88                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                   343723                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                    485     39.02%     39.02% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    25      2.01%     41.03% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    85      6.84%     47.87% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   648     52.13%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total               1243                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                     485     48.21%     48.21% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     25      2.49%     50.70% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     85      8.45%     59.15% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                    411     40.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                1006                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0            24642730000     99.03%     99.03% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               1225000      0.00%     99.04% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30              10914000      0.04%     99.08% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31             229136500      0.92%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total        24884005500                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.634259                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.809332                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                    1                       # number of syscalls executed
system.cpu07.kern.callpal::wripir                  27      0.33%      0.33% # number of callpals executed
system.cpu07.kern.callpal::swpctx                 126      1.54%      1.87% # number of callpals executed
system.cpu07.kern.callpal::swpipl                 936     11.43%     13.30% # number of callpals executed
system.cpu07.kern.callpal::rdps                    62      0.76%     14.06% # number of callpals executed
system.cpu07.kern.callpal::rti                    197      2.41%     16.46% # number of callpals executed
system.cpu07.kern.callpal::callsys                 86      1.05%     17.51% # number of callpals executed
system.cpu07.kern.callpal::rdunique              6755     82.49%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                 8189                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel             323                       # number of protection mode switches
system.cpu07.kern.mode_switch::user               109                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel               109                      
system.cpu07.kern.mode_good::user                 109                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel     0.337461                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     0.504630                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel     985664721000     98.82%     98.82% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user        11752584500      1.18%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                    126                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements          480518                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         501.191389                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           3590735                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs          480518                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs            7.472634                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   501.191389                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.978889                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.978889                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses         8156269                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses        8156269                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data      2556840                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total       2556840                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data       769889                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total       769889                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data        12309                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total        12309                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data        12035                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total        12035                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data      3326729                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        3326729                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data      3326729                       # number of overall hits
system.cpu07.dcache.overall_hits::total       3326729                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data       477410                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total       477410                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data         6721                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         6721                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data          501                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total          501                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data          728                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total          728                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data       484131                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       484131                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data       484131                       # number of overall misses
system.cpu07.dcache.overall_misses::total       484131                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data      3034250                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      3034250                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data       776610                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       776610                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data        12810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total        12810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data        12763                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total        12763                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data      3810860                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      3810860                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data      3810860                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      3810860                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.157340                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.157340                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.008654                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.008654                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.039110                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.039110                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.057040                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.057040                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.127040                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.127040                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.127040                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.127040                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks        25238                       # number of writebacks
system.cpu07.dcache.writebacks::total           25238                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements            8833                       # number of replacements
system.cpu07.icache.tags.tagsinuse         510.976039                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs          24690603                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            8833                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         2795.268086                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    37.369418                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   473.606621                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.072987                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.925013                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.998000                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1          297                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          172                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses        48123354                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses       48123354                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst     24048420                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total      24048420                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst     24048420                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total       24048420                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst     24048420                       # number of overall hits
system.cpu07.icache.overall_hits::total      24048420                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst         8838                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         8838                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst         8838                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         8838                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst         8838                       # number of overall misses
system.cpu07.icache.overall_misses::total         8838                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst     24057258                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total     24057258                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst     24057258                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total     24057258                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst     24057258                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total     24057258                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.000367                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000367                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.000367                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000367                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.000367                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000367                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks         8833                       # number of writebacks
system.cpu07.icache.writebacks::total            8833                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                     90                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                   346006                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                    498     39.24%     39.24% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    25      1.97%     41.21% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    87      6.86%     48.07% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   659     51.93%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total               1269                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     498     48.35%     48.35% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     25      2.43%     50.78% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     87      8.45%     59.22% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    420     40.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                1030                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            24638742000     99.01%     99.01% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               1225000      0.00%     99.02% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              11168500      0.04%     99.06% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31             232912500      0.94%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        24884048000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.637329                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.811663                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    1                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                  28      0.34%      0.34% # number of callpals executed
system.cpu08.kern.callpal::swpctx                 130      1.58%      1.92% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 953     11.60%     13.53% # number of callpals executed
system.cpu08.kern.callpal::rdps                    64      0.78%     14.30% # number of callpals executed
system.cpu08.kern.callpal::rti                    204      2.48%     16.79% # number of callpals executed
system.cpu08.kern.callpal::callsys                 90      1.10%     17.88% # number of callpals executed
system.cpu08.kern.callpal::rdunique              6745     82.12%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                 8214                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel             334                       # number of protection mode switches
system.cpu08.kern.mode_switch::user               112                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel               112                      
system.cpu08.kern.mode_good::user                 112                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.335329                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.502242                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel     985289855500     98.82%     98.82% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user        11778808000      1.18%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                    130                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements          478738                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         501.279416                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           3625882                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs          478738                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            7.573834                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   501.279416                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.979061                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.979061                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2          309                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses         8173396                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses        8173396                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data      2566501                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total       2566501                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data       771536                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       771536                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data        12115                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total        12115                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data        11853                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total        11853                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data      3338037                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        3338037                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data      3338037                       # number of overall hits
system.cpu08.dcache.overall_hits::total       3338037                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data       476196                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total       476196                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data         6265                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         6265                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data          523                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          523                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data          727                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total          727                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data       482461                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       482461                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data       482461                       # number of overall misses
system.cpu08.dcache.overall_misses::total       482461                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data      3042697                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      3042697                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data       777801                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       777801                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data        12638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total        12638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data        12580                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total        12580                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data      3820498                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      3820498                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data      3820498                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      3820498                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.156505                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.156505                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.008055                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.008055                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.041383                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.041383                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.057790                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.057790                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.126282                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.126282                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.126282                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.126282                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks        23874                       # number of writebacks
system.cpu08.dcache.writebacks::total           23874                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            9223                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs          24713666                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            9223                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         2679.569121                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1          295                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          175                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses        48254729                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses       48254729                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst     24113530                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total      24113530                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst     24113530                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total       24113530                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst     24113530                       # number of overall hits
system.cpu08.icache.overall_hits::total      24113530                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst         9223                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         9223                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst         9223                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         9223                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst         9223                       # number of overall misses
system.cpu08.icache.overall_misses::total         9223                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst     24122753                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total     24122753                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst     24122753                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total     24122753                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst     24122753                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total     24122753                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.000382                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000382                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.000382                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000382                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.000382                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000382                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         9223                       # number of writebacks
system.cpu08.icache.writebacks::total            9223                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                     88                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                   349241                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                    476     39.14%     39.14% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    25      2.06%     41.20% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    82      6.74%     47.94% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   633     52.06%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total               1216                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     476     48.32%     48.32% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     25      2.54%     50.86% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     82      8.32%     59.19% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    402     40.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 985                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0            24654754500     99.08%     99.08% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               1225000      0.00%     99.08% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              10534000      0.04%     99.13% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31             217577000      0.87%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total        24884090500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.635071                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.810033                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    1                       # number of syscalls executed
system.cpu09.kern.callpal::wripir                  39      0.48%      0.48% # number of callpals executed
system.cpu09.kern.callpal::swpctx                 122      1.49%      1.97% # number of callpals executed
system.cpu09.kern.callpal::swpipl                 916     11.20%     13.17% # number of callpals executed
system.cpu09.kern.callpal::rdps                    65      0.79%     13.96% # number of callpals executed
system.cpu09.kern.callpal::rti                    193      2.36%     16.32% # number of callpals executed
system.cpu09.kern.callpal::callsys                 84      1.03%     17.35% # number of callpals executed
system.cpu09.kern.callpal::rdunique              6760     82.65%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                 8179                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel             315                       # number of protection mode switches
system.cpu09.kern.mode_switch::user               105                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel               105                      
system.cpu09.kern.mode_good::user                 105                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.333333                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.500000                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel     985203885500     98.81%     98.81% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user        11817764500      1.19%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                    122                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements          479185                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         501.813013                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           3680944                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs          479185                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs            7.681676                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   501.813013                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.980104                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.980104                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1          139                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          308                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses         8169588                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses        8169588                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data      2565397                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total       2565397                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data       770194                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       770194                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data        12151                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total        12151                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data        11895                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total        11895                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data      3335591                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        3335591                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data      3335591                       # number of overall hits
system.cpu09.dcache.overall_hits::total       3335591                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data       476226                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total       476226                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data         6613                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         6613                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data          509                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total          509                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data          709                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total          709                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data       482839                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       482839                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data       482839                       # number of overall misses
system.cpu09.dcache.overall_misses::total       482839                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data      3041623                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total      3041623                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data       776807                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       776807                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data        12660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total        12660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data        12604                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total        12604                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data      3818430                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      3818430                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data      3818430                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      3818430                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.156570                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.156570                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.008513                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.008513                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.040205                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.040205                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.056252                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.056252                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.126450                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.126450                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.126450                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.126450                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks        24879                       # number of writebacks
system.cpu09.dcache.writebacks::total           24879                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            8914                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs          24646486                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            8914                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         2764.918779                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst     7.207532                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   504.792468                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.014077                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.985923                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1          291                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          172                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses        48353152                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses       48353152                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst     24163205                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total      24163205                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst     24163205                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total       24163205                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst     24163205                       # number of overall hits
system.cpu09.icache.overall_hits::total      24163205                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst         8914                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         8914                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst         8914                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         8914                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst         8914                       # number of overall misses
system.cpu09.icache.overall_misses::total         8914                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst     24172119                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total     24172119                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst     24172119                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total     24172119                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst     24172119                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total     24172119                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.000369                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000369                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.000369                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000369                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.000369                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000369                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         8914                       # number of writebacks
system.cpu09.icache.writebacks::total            8914                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                     91                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                   343914                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                    490     39.23%     39.23% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    25      2.00%     41.23% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    85      6.81%     48.04% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   649     51.96%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total               1249                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                     490     48.42%     48.42% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     25      2.47%     50.89% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     85      8.40%     59.29% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                    412     40.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                1012                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0            24647121500     99.05%     99.05% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               1225000      0.00%     99.05% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30              10982000      0.04%     99.10% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31             224804500      0.90%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total        24884133000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.634823                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.810248                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                    1                       # number of syscalls executed
system.cpu10.kern.callpal::wripir                  27      0.33%      0.33% # number of callpals executed
system.cpu10.kern.callpal::swpctx                 126      1.52%      1.85% # number of callpals executed
system.cpu10.kern.callpal::swpipl                 938     11.33%     13.18% # number of callpals executed
system.cpu10.kern.callpal::rdps                    63      0.76%     13.94% # number of callpals executed
system.cpu10.kern.callpal::rti                    201      2.43%     16.37% # number of callpals executed
system.cpu10.kern.callpal::callsys                 90      1.09%     17.46% # number of callpals executed
system.cpu10.kern.callpal::rdunique              6832     82.54%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                 8277                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel             327                       # number of protection mode switches
system.cpu10.kern.mode_switch::user               109                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel               109                      
system.cpu10.kern.mode_good::user                 109                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel     0.333333                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     0.500000                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel     3253320376000     99.64%     99.64% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user        11759900500      0.36%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                    126                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements          476782                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         502.247022                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           4329847                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs          476782                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs            9.081398                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    3240802675000                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data     0.848074                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   501.398948                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.001656                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.979295                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.980951                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2          309                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         8158746                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        8158746                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data      2561520                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total       2561520                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data       772234                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total       772234                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data        12139                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total        12139                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data        11868                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total        11868                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data      3333754                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        3333754                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data      3333754                       # number of overall hits
system.cpu10.dcache.overall_hits::total       3333754                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data       474434                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total       474434                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data         5976                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         5976                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data          514                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total          514                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data          721                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total          721                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data       480410                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       480410                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data       480410                       # number of overall misses
system.cpu10.dcache.overall_misses::total       480410                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data      3035954                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      3035954                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data       778210                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       778210                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data        12653                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total        12653                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data        12589                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total        12589                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data      3814164                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      3814164                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data      3814164                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      3814164                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.156272                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.156272                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.007679                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.007679                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.040623                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.040623                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.057272                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.057272                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.125954                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.125954                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.125954                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.125954                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks        23522                       # number of writebacks
system.cpu10.dcache.writebacks::total           23522                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements            9040                       # number of replacements
system.cpu10.icache.tags.tagsinuse         474.141624                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs          25663544                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            9040                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         2838.887611                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   159.183088                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst   314.958536                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.310904                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.615153                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.926058                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1          310                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          153                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses        48142179                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses       48142179                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst     24057423                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total      24057423                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst     24057423                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total       24057423                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst     24057423                       # number of overall hits
system.cpu10.icache.overall_hits::total      24057423                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst         9111                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         9111                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst         9111                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         9111                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst         9111                       # number of overall misses
system.cpu10.icache.overall_misses::total         9111                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst     24066534                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total     24066534                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst     24066534                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total     24066534                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst     24066534                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total     24066534                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.000379                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000379                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.000379                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000379                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.000379                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000379                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks         9040                       # number of writebacks
system.cpu10.icache.writebacks::total            9040                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                     93                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                   347915                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                    485     39.27%     39.27% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    25      2.02%     41.30% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    86      6.96%     48.26% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   639     51.74%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total               1235                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                     485     48.40%     48.40% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     25      2.50%     50.90% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     86      8.58%     59.48% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                    406     40.52%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                1002                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0            24645950500     99.04%     99.04% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               1225000      0.00%     99.05% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              11254500      0.05%     99.09% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31             225745500      0.91%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        24884175500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.635368                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.811336                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.syscall::1                        1     50.00%     50.00% # number of syscalls executed
system.cpu11.kern.syscall::17                       1     50.00%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                    2                       # number of syscalls executed
system.cpu11.kern.callpal::wripir                  25      0.30%      0.30% # number of callpals executed
system.cpu11.kern.callpal::swpctx                 131      1.57%      1.87% # number of callpals executed
system.cpu11.kern.callpal::swpipl                 928     11.15%     13.02% # number of callpals executed
system.cpu11.kern.callpal::rdps                    61      0.73%     13.76% # number of callpals executed
system.cpu11.kern.callpal::rti                    197      2.37%     16.12% # number of callpals executed
system.cpu11.kern.callpal::callsys                 86      1.03%     17.16% # number of callpals executed
system.cpu11.kern.callpal::rdunique              6895     82.84%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                 8323                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel             328                       # number of protection mode switches
system.cpu11.kern.mode_switch::user               103                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel               103                      
system.cpu11.kern.mode_good::user                 103                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel     0.314024                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     0.477958                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel     3253281030500     99.64%     99.64% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user        11801184000      0.36%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                    131                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements          495952                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         501.839760                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           4246521                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs          495952                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs            8.562363                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    3240843084500                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data     0.847782                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   500.991977                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.001656                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.978500                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.980156                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          470                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2          353                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses         8191635                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses        8191635                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data      2549958                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total       2549958                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data       771887                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total       771887                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data        12056                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total        12056                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data        11791                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total        11791                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data      3321845                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        3321845                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data      3321845                       # number of overall hits
system.cpu11.dcache.overall_hits::total       3321845                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data       492319                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total       492319                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data         7199                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         7199                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data          505                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total          505                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data          703                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total          703                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data       499518                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       499518                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data       499518                       # number of overall misses
system.cpu11.dcache.overall_misses::total       499518                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data      3042277                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total      3042277                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data       779086                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       779086                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data        12561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total        12561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data        12494                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total        12494                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data      3821363                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      3821363                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data      3821363                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      3821363                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.161826                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.161826                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.009240                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.009240                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.040204                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.040204                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.056267                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.056267                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.130717                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.130717                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.130717                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.130717                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks        33892                       # number of writebacks
system.cpu11.dcache.writebacks::total           33892                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements            8916                       # number of replacements
system.cpu11.icache.tags.tagsinuse         485.145040                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs          20266156                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            8916                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         2273.009870                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   100.868127                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst   384.276914                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.197008                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.750541                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.947549                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          205                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses        48310925                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses       48310925                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst     24141979                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total      24141979                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst     24141979                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total       24141979                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst     24141979                       # number of overall hits
system.cpu11.icache.overall_hits::total      24141979                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst         8989                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         8989                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst         8989                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         8989                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst         8989                       # number of overall misses
system.cpu11.icache.overall_misses::total         8989                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst     24150968                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total     24150968                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst     24150968                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total     24150968                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst     24150968                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total     24150968                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.000372                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000372                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.000372                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000372                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.000372                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000372                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks         8916                       # number of writebacks
system.cpu11.icache.writebacks::total            8916                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                     56                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                   686488                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                    700     37.14%     37.14% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    25      1.33%     38.46% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    93      4.93%     43.40% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                  1067     56.60%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total               1885                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                     700     47.88%     47.88% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     25      1.71%     49.59% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     93      6.36%     55.95% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                    644     44.05%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                1462                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            24649882500     99.06%     99.06% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               1225000      0.00%     99.06% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30              11384500      0.05%     99.11% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31             221726000      0.89%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        24884218000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.603561                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.775597                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.syscall::1                        2    100.00%    100.00% # number of syscalls executed
system.cpu12.kern.syscall::total                    2                       # number of syscalls executed
system.cpu12.kern.callpal::wripir                  76      0.48%      0.48% # number of callpals executed
system.cpu12.kern.callpal::swpctx                 178      1.13%      1.62% # number of callpals executed
system.cpu12.kern.callpal::swpipl                1514      9.64%     11.26% # number of callpals executed
system.cpu12.kern.callpal::rdps                    50      0.32%     11.58% # number of callpals executed
system.cpu12.kern.callpal::rti                    255      1.62%     13.20% # number of callpals executed
system.cpu12.kern.callpal::callsys                136      0.87%     14.07% # number of callpals executed
system.cpu12.kern.callpal::rdunique             13490     85.93%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                15699                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel             433                       # number of protection mode switches
system.cpu12.kern.mode_switch::user               196                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel               196                      
system.cpu12.kern.mode_good::user                 196                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel     0.452656                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     0.623211                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel     3241596407000     99.28%     99.28% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user        23491318000      0.72%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                    178                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements          954937                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         510.777321                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           7379171                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs          954937                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs            7.727390                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    3240845059000                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data     0.980708                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   509.796614                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.001915                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.995697                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.997612                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1          169                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2          295                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses        16051715                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses       16051715                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data      5028331                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total       5028331                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data      1509325                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total      1509325                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data        24169                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total        24169                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data        23738                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total        23738                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data      6537656                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        6537656                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data      6537656                       # number of overall hits
system.cpu12.dcache.overall_hits::total       6537656                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data       947395                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total       947395                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data        11957                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total        11957                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data          675                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total          675                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data         1025                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total         1025                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data       959352                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       959352                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data       959352                       # number of overall misses
system.cpu12.dcache.overall_misses::total       959352                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data      5975726                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      5975726                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data      1521282                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total      1521282                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data        24844                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total        24844                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data        24763                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total        24763                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data      7497008                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      7497008                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data      7497008                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      7497008                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.158541                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.158541                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.007860                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.007860                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.027170                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.027170                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.041392                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.041392                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.127965                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.127965                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.127965                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.127965                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks        50388                       # number of writebacks
system.cpu12.dcache.writebacks::total           50388                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements           11920                       # number of replacements
system.cpu12.icache.tags.tagsinuse         485.329667                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs          40930353                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs           11920                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         3433.754446                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   110.469966                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst   374.859701                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.215762                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.732148                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.947910                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1          263                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          199                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses        95139814                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses       95139814                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst     47551916                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total      47551916                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst     47551916                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total       47551916                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst     47551916                       # number of overall hits
system.cpu12.icache.overall_hits::total      47551916                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst        11994                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total        11994                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst        11994                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total        11994                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst        11994                       # number of overall misses
system.cpu12.icache.overall_misses::total        11994                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst     47563910                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total     47563910                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst     47563910                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total     47563910                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst     47563910                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total     47563910                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.000252                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000252                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.000252                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000252                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.000252                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000252                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks        11920                       # number of writebacks
system.cpu12.icache.writebacks::total           11920                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                     45                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                   695385                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                    812     34.32%     34.32% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    25      1.06%     35.38% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    81      3.42%     38.80% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                  1448     61.20%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total               2366                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                     812     48.22%     48.22% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     25      1.48%     49.70% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     81      4.81%     54.51% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                    766     45.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                1684                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0            24602777000     98.85%     98.85% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               1225000      0.00%     98.86% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30               9955500      0.04%     98.90% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31             275018500      1.10%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total        24888976000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.529006                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.711750                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.syscall::1                        2     66.67%     66.67% # number of syscalls executed
system.cpu13.kern.syscall::17                       1     33.33%    100.00% # number of syscalls executed
system.cpu13.kern.syscall::total                    3                       # number of syscalls executed
system.cpu13.kern.callpal::wripir                 184      1.13%      1.13% # number of callpals executed
system.cpu13.kern.callpal::swpctx                 166      1.02%      2.15% # number of callpals executed
system.cpu13.kern.callpal::swpipl                2004     12.32%     14.47% # number of callpals executed
system.cpu13.kern.callpal::rdps                    51      0.31%     14.78% # number of callpals executed
system.cpu13.kern.callpal::rti                    256      1.57%     16.36% # number of callpals executed
system.cpu13.kern.callpal::callsys                146      0.90%     17.25% # number of callpals executed
system.cpu13.kern.callpal::rdunique             13461     82.75%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                16268                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel             422                       # number of protection mode switches
system.cpu13.kern.mode_switch::user               210                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel               210                      
system.cpu13.kern.mode_good::user                 210                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel     0.497630                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     0.664557                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel     3241450924500     99.28%     99.28% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user        23648816500      0.72%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                    166                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements          963856                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         510.638086                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           7594290                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs          963856                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs            7.879071                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    3240880203500                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data     1.071685                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   509.566401                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.002093                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.995247                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.997340                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          469                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1          326                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2          143                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.916016                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses        16214998                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses       16214998                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data      5079614                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total       5079614                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data      1523825                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total      1523825                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data        24433                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total        24433                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data        23956                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total        23956                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data      6603439                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        6603439                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data      6603439                       # number of overall hits
system.cpu13.dcache.overall_hits::total       6603439                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data       956049                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total       956049                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data        13516                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total        13516                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data          841                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total          841                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data         1240                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total         1240                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data       969565                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       969565                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data       969565                       # number of overall misses
system.cpu13.dcache.overall_misses::total       969565                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data      6035663                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total      6035663                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data      1537341                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total      1537341                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data        25274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total        25274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data        25196                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total        25196                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data      7573004                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      7573004                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data      7573004                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      7573004                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.158400                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.158400                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.008792                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.008792                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.033275                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.033275                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.049214                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.049214                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.128029                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.128029                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.128029                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.128029                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks        52422                       # number of writebacks
system.cpu13.dcache.writebacks::total           52422                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements           12584                       # number of replacements
system.cpu13.icache.tags.tagsinuse         489.578392                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs          50558280                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs           12584                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         4017.663700                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    99.092916                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst   390.485476                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.193541                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.762667                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.956208                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1          353                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          126                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses        96027764                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses       96027764                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst     47994886                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total      47994886                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst     47994886                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total       47994886                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst     47994886                       # number of overall hits
system.cpu13.icache.overall_hits::total      47994886                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst        12664                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total        12664                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst        12664                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total        12664                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst        12664                       # number of overall misses
system.cpu13.icache.overall_misses::total        12664                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst     48007550                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total     48007550                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst     48007550                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total     48007550                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst     48007550                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total     48007550                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.000264                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000264                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.000264                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000264                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.000264                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000264                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks        12584                       # number of writebacks
system.cpu13.icache.writebacks::total           12584                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                     96                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                   343398                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                    485     39.18%     39.18% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    25      2.02%     41.20% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    89      7.19%     48.38% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   639     51.62%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total               1238                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                     485     48.31%     48.31% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     25      2.49%     50.80% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     89      8.86%     59.66% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                    405     40.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                1004                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0            24643993500     99.03%     99.03% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               1225000      0.00%     99.04% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              11251000      0.05%     99.08% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31             227888000      0.92%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total        24884357500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.633803                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.810985                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                    1                       # number of syscalls executed
system.cpu14.kern.callpal::wripir                  25      0.31%      0.31% # number of callpals executed
system.cpu14.kern.callpal::swpctx                 126      1.55%      1.86% # number of callpals executed
system.cpu14.kern.callpal::swpipl                 930     11.43%     13.29% # number of callpals executed
system.cpu14.kern.callpal::rdps                    64      0.79%     14.07% # number of callpals executed
system.cpu14.kern.callpal::rti                    198      2.43%     16.51% # number of callpals executed
system.cpu14.kern.callpal::callsys                 88      1.08%     17.59% # number of callpals executed
system.cpu14.kern.callpal::rdunique              6704     82.41%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                 8135                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel             324                       # number of protection mode switches
system.cpu14.kern.mode_switch::user               101                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel               101                      
system.cpu14.kern.mode_good::user                 101                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel     0.311728                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     0.475294                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel     3253326677500     99.64%     99.64% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user        11756175500      0.36%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                    126                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements          484639                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         501.261300                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           4308843                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs          484639                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs            8.890830                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    3240874064000                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     1.178549                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   500.082751                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.002302                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.976724                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.979026                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses         8165753                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses        8165753                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data      2555177                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       2555177                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data       770404                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total       770404                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data        12300                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total        12300                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data        12009                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total        12009                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data      3325581                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        3325581                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data      3325581                       # number of overall hits
system.cpu14.dcache.overall_hits::total       3325581                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data       481521                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       481521                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data         6454                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         6454                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data          504                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total          504                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data          725                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total          725                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data       487975                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       487975                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data       487975                       # number of overall misses
system.cpu14.dcache.overall_misses::total       487975                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data      3036698                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      3036698                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data       776858                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       776858                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data        12804                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total        12804                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data        12734                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total        12734                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data      3813556                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      3813556                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data      3813556                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      3813556                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.158567                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.158567                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.008308                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.008308                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.039363                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.039363                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.056934                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.056934                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.127958                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.127958                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.127958                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.127958                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks        25615                       # number of writebacks
system.cpu14.dcache.writebacks::total           25615                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements            8634                       # number of replacements
system.cpu14.icache.tags.tagsinuse         473.725810                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs          20158488                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            8634                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         2334.779708                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   161.031951                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst   312.693860                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.314516                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.610730                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.925246                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          490                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          195                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses        48135450                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses       48135450                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst     24054678                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total      24054678                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst     24054678                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total       24054678                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst     24054678                       # number of overall hits
system.cpu14.icache.overall_hits::total      24054678                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst         8698                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         8698                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst         8698                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         8698                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst         8698                       # number of overall misses
system.cpu14.icache.overall_misses::total         8698                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst     24063376                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total     24063376                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst     24063376                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total     24063376                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst     24063376                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total     24063376                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.000361                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000361                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.000361                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000361                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.000361                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000361                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks         8634                       # number of writebacks
system.cpu14.icache.writebacks::total            8634                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                     50                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                      593                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                    149     27.64%     27.64% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    25      4.64%     32.28% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    40      7.42%     39.70% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   325     60.30%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                539                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                     149     42.21%     42.21% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     25      7.08%     49.29% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     40     11.33%     60.62% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                    139     39.38%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 353                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            24863699000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               1225000      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30               4570000      0.02%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              14807000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        24884301000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.427692                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.654917                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                 439     80.85%     80.85% # number of callpals executed
system.cpu15.kern.callpal::rdps                    54      9.94%     90.79% # number of callpals executed
system.cpu15.kern.callpal::rti                     50      9.21%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  543                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel              50                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements             567                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         463.986437                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs              9813                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             567                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           17.306878                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   155.384884                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   308.601553                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.303486                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.602737                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.906224                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           53103                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          53103                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data        16468                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         16468                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data         8181                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         8181                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data          190                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          190                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data           76                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data        24649                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          24649                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data        24649                       # number of overall hits
system.cpu15.dcache.overall_hits::total         24649                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data          746                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          746                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data          265                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          265                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data           53                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           53                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data          131                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total          131                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data         1011                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         1011                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data         1011                       # number of overall misses
system.cpu15.dcache.overall_misses::total         1011                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data        17214                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        17214                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data         8446                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         8446                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data          243                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          243                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data          207                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          207                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data        25660                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        25660                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data        25660                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        25660                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.043337                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.043337                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.031376                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.031376                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.218107                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.218107                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.632850                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.632850                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.039400                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.039400                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.039400                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.039400                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          102                       # number of writebacks
system.cpu15.dcache.writebacks::total             102                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             358                       # number of replacements
system.cpu15.icache.tags.tagsinuse         439.757307                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs            443035                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             358                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         1237.527933                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   280.337780                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst   159.419527                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.547535                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.311366                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.858901                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses          182333                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses         182333                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst        90616                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         90616                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst        90616                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          90616                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst        90616                       # number of overall hits
system.cpu15.icache.overall_hits::total         90616                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst          367                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          367                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst          367                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          367                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst          367                       # number of overall misses
system.cpu15.icache.overall_misses::total          367                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst        90983                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        90983                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst        90983                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        90983                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst        90983                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        90983                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.004034                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.004034                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.004034                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.004034                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.004034                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.004034                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          358                       # number of writebacks
system.cpu15.icache.writebacks::total             358                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  333                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 333                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2826                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2826                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5316                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          442                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         6318                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    6318                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        21264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          606                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        22150                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    22150                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   5955424                       # number of replacements
system.l2.tags.tagsinuse                  4089.343838                       # Cycle average of tags in use
system.l2.tags.total_refs                     6710643                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5955424                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.126812                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       99.361831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.inst     0.140330                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.data     0.043910                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.inst     0.008514                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.data     0.021365                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.inst     3.998957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.data     6.494008                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.inst     1.551894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.data   170.430462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst     3.885482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data   645.702151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst     3.256820                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data   659.163629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst     1.086372                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data   164.881236                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.inst     1.364490                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.data   165.519922                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.inst     1.021405                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.data   166.219790                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.inst     1.970327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.data   166.340703                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.inst     0.961282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.data   164.697257                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.inst     1.041682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.data   166.662041                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.inst     2.904995                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.data   656.196273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.inst     4.158056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.data   661.283739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.inst     1.604477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.data   167.261888                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.inst     0.075935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.data     0.032612                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.024258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.inst     0.000034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.data     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.inst     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.data     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.inst     0.000976                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.data     0.001585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.inst     0.000379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.data     0.041609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.000949                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.157642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.000795                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.160929                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.000265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.040254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.inst     0.000333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.data     0.040410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.inst     0.000249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.data     0.040581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.inst     0.000481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.data     0.040611                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.inst     0.000235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.data     0.040209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.inst     0.000254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.data     0.040689                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.inst     0.000709                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.data     0.160204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.inst     0.001015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.data     0.161446                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.inst     0.000392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.data     0.040835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.inst     0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.data     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998375                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4080                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          221                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3056                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          801                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 116348823                       # Number of tag accesses
system.l2.tags.data_accesses                116348823                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       420783                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           420783                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        10781                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            10781                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus01.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus02.data           34                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus03.data           57                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus04.data           82                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus05.data          103                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus06.data           55                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus07.data           58                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus08.data           46                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus09.data           54                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus10.data           44                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus11.data          135                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus12.data          108                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus13.data          151                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus14.data           35                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus15.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  965                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus00.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus02.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus03.data           64                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus04.data          104                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus05.data          105                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus06.data           72                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus07.data           78                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus08.data           57                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus09.data           80                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus10.data           69                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus11.data           64                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus12.data           97                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus13.data           80                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus14.data           60                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus15.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                939                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus00.data           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus01.data            4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus02.data          430                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus03.data         3999                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus04.data         7953                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus05.data         7849                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus06.data         3558                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus07.data         3943                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus08.data         3626                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus09.data         3847                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus10.data         3479                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus11.data         4275                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus12.data         7060                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus13.data         7826                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus14.data         4012                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 61875                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus00.inst          356                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus01.inst          347                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus02.inst         5863                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus03.inst         7921                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst         8325                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst         8735                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst         7959                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus07.inst         7425                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus08.inst         7984                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus09.inst         7519                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus10.inst         8060                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus11.inst         7590                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus12.inst         8940                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus13.inst         8662                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus14.inst         6913                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus15.inst          232                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             102831                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data          138                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus01.data          224                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus02.data         3996                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus03.data       116120                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data       234433                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data       231598                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data       114101                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data       116366                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus08.data       114007                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus09.data       115590                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus10.data       113659                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus11.data       130791                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus12.data       228017                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus13.data       231051                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus14.data       119736                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus15.data          134                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1869961                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.inst          356                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus00.data          152                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.inst          347                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.data          228                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.inst         5863                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.data         4426                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.inst         7921                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.data       120119                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst         8325                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data       242386                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst         8735                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data       239447                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst         7959                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data       117659                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.inst         7425                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data       120309                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.inst         7984                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.data       117633                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.inst         7519                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.data       119437                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.inst         8060                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.data       117138                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.inst         7590                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.data       135066                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.inst         8940                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.data       235077                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.inst         8662                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.data       238877                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.inst         6913                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.data       123748                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.inst          232                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.data          134                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2034667                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.inst          356                       # number of overall hits
system.l2.overall_hits::switch_cpus00.data          152                       # number of overall hits
system.l2.overall_hits::switch_cpus01.inst          347                       # number of overall hits
system.l2.overall_hits::switch_cpus01.data          228                       # number of overall hits
system.l2.overall_hits::switch_cpus02.inst         5863                       # number of overall hits
system.l2.overall_hits::switch_cpus02.data         4426                       # number of overall hits
system.l2.overall_hits::switch_cpus03.inst         7921                       # number of overall hits
system.l2.overall_hits::switch_cpus03.data       120119                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst         8325                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data       242386                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst         8735                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data       239447                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst         7959                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data       117659                       # number of overall hits
system.l2.overall_hits::switch_cpus07.inst         7425                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data       120309                       # number of overall hits
system.l2.overall_hits::switch_cpus08.inst         7984                       # number of overall hits
system.l2.overall_hits::switch_cpus08.data       117633                       # number of overall hits
system.l2.overall_hits::switch_cpus09.inst         7519                       # number of overall hits
system.l2.overall_hits::switch_cpus09.data       119437                       # number of overall hits
system.l2.overall_hits::switch_cpus10.inst         8060                       # number of overall hits
system.l2.overall_hits::switch_cpus10.data       117138                       # number of overall hits
system.l2.overall_hits::switch_cpus11.inst         7590                       # number of overall hits
system.l2.overall_hits::switch_cpus11.data       135066                       # number of overall hits
system.l2.overall_hits::switch_cpus12.inst         8940                       # number of overall hits
system.l2.overall_hits::switch_cpus12.data       235077                       # number of overall hits
system.l2.overall_hits::switch_cpus13.inst         8662                       # number of overall hits
system.l2.overall_hits::switch_cpus13.data       238877                       # number of overall hits
system.l2.overall_hits::switch_cpus14.inst         6913                       # number of overall hits
system.l2.overall_hits::switch_cpus14.data       123748                       # number of overall hits
system.l2.overall_hits::switch_cpus15.inst          232                       # number of overall hits
system.l2.overall_hits::switch_cpus15.data          134                       # number of overall hits
system.l2.overall_hits::total                 2034667                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus00.data           87                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus01.data           60                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus02.data          124                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus03.data          313                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus04.data          228                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data          238                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data          295                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data          453                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus08.data          285                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus09.data          447                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus10.data          299                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus11.data          366                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus12.data          214                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data          320                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data          303                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data          149                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4181                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus00.data           29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus01.data           31                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus02.data           53                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus03.data          127                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data          208                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus05.data          238                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data          140                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data          133                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus08.data          124                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus09.data          118                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus10.data          120                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus11.data          120                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus12.data          217                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data          259                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data          154                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data           51                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2122                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus00.data           25                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus01.data            8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus02.data         5267                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus03.data         1365                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus04.data         3018                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data         2688                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data         1346                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus07.data         1225                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus08.data         1365                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus09.data         1328                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus10.data         1172                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus11.data         1425                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus12.data         3163                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus13.data         3111                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus14.data         1197                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data           24                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27727                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus00.inst          159                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus01.inst           13                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus02.inst         2573                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus03.inst         1526                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst         3518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus05.inst         3064                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst         1217                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus07.inst         1413                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus08.inst         1239                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus09.inst         1395                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus10.inst         1051                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus11.inst         1399                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus12.inst         3054                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus13.inst         4002                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus14.inst         1785                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus15.inst          135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            27543                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus00.data           61                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus01.data           46                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus02.data         3185                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus03.data       363012                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data       712248                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data       720016                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data       355919                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus07.data       357399                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus08.data       358270                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus09.data       357113                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus10.data       356947                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus11.data       357780                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus12.data       713786                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus13.data       718564                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus14.data       357956                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus15.data           68                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5732370                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus00.inst          159                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus00.data           86                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.data           54                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.inst         2573                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.data         8452                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.inst         1526                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.data       364377                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.inst         3518                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data       715266                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.inst         3064                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data       722704                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst         1217                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data       357265                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.inst         1413                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.data       358624                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.inst         1239                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.data       359635                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.inst         1395                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.data       358441                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.inst         1051                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.data       358119                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.inst         1399                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.data       359205                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.inst         3054                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.data       716949                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.inst         4002                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.data       721675                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.inst         1785                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.data       359153                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.inst          135                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data           92                       # number of demand (read+write) misses
system.l2.demand_misses::total                5787640                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus00.inst          159                       # number of overall misses
system.l2.overall_misses::switch_cpus00.data           86                       # number of overall misses
system.l2.overall_misses::switch_cpus01.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus01.data           54                       # number of overall misses
system.l2.overall_misses::switch_cpus02.inst         2573                       # number of overall misses
system.l2.overall_misses::switch_cpus02.data         8452                       # number of overall misses
system.l2.overall_misses::switch_cpus03.inst         1526                       # number of overall misses
system.l2.overall_misses::switch_cpus03.data       364377                       # number of overall misses
system.l2.overall_misses::switch_cpus04.inst         3518                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data       715266                       # number of overall misses
system.l2.overall_misses::switch_cpus05.inst         3064                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data       722704                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst         1217                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data       357265                       # number of overall misses
system.l2.overall_misses::switch_cpus07.inst         1413                       # number of overall misses
system.l2.overall_misses::switch_cpus07.data       358624                       # number of overall misses
system.l2.overall_misses::switch_cpus08.inst         1239                       # number of overall misses
system.l2.overall_misses::switch_cpus08.data       359635                       # number of overall misses
system.l2.overall_misses::switch_cpus09.inst         1395                       # number of overall misses
system.l2.overall_misses::switch_cpus09.data       358441                       # number of overall misses
system.l2.overall_misses::switch_cpus10.inst         1051                       # number of overall misses
system.l2.overall_misses::switch_cpus10.data       358119                       # number of overall misses
system.l2.overall_misses::switch_cpus11.inst         1399                       # number of overall misses
system.l2.overall_misses::switch_cpus11.data       359205                       # number of overall misses
system.l2.overall_misses::switch_cpus12.inst         3054                       # number of overall misses
system.l2.overall_misses::switch_cpus12.data       716949                       # number of overall misses
system.l2.overall_misses::switch_cpus13.inst         4002                       # number of overall misses
system.l2.overall_misses::switch_cpus13.data       721675                       # number of overall misses
system.l2.overall_misses::switch_cpus14.inst         1785                       # number of overall misses
system.l2.overall_misses::switch_cpus14.data       359153                       # number of overall misses
system.l2.overall_misses::switch_cpus15.inst          135                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data           92                       # number of overall misses
system.l2.overall_misses::total               5787640                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       420783                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       420783                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        10781                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        10781                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus00.data           87                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus01.data           61                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus02.data          158                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus03.data          370                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data          310                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data          341                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data          350                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data          511                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus08.data          331                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus09.data          501                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus10.data          343                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus11.data          501                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus12.data          322                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data          471                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data          338                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data          151                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             5146                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus00.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus01.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus02.data           59                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus03.data          191                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data          312                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus05.data          343                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data          212                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data          211                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus08.data          181                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus09.data          198                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus10.data          189                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus11.data          184                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus12.data          314                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data          339                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data          214                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data           52                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3061                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus00.data           39                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus01.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus02.data         5697                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus03.data         5364                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data        10971                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data        10537                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data         4904                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus07.data         5168                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus08.data         4991                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus09.data         5175                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus10.data         4651                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus11.data         5700                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus12.data        10223                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus13.data        10937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus14.data         5209                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             89602                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus00.inst          515                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus01.inst          360                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus02.inst         8436                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus03.inst         9447                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst        11843                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst        11799                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst         9176                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus07.inst         8838                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus08.inst         9223                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus09.inst         8914                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus10.inst         9111                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus11.inst         8989                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus12.inst        11994                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus13.inst        12664                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus14.inst         8698                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus15.inst          367                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         130374                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data          199                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus01.data          270                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus02.data         7181                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus03.data       479132                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data       946681                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data       951614                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data       470020                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data       473765                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus08.data       472277                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus09.data       472703                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus10.data       470606                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus11.data       488571                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus12.data       941803                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus13.data       949615                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus14.data       477692                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus15.data          202                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7602331                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.inst          515                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus00.data          238                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.inst          360                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.data          282                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.inst         8436                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.data        12878                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.inst         9447                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.data       484496                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst        11843                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data       957652                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst        11799                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data       962151                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst         9176                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data       474924                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.inst         8838                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data       478933                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.inst         9223                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.data       477268                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.inst         8914                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.data       477878                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.inst         9111                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.data       475257                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.inst         8989                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.data       494271                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.inst        11994                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.data       952026                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.inst        12664                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.data       960552                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.inst         8698                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.data       482901                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.inst          367                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data          226                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7822307                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.inst          515                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data          238                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.inst          360                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.data          282                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.inst         8436                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.data        12878                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.inst         9447                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.data       484496                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst        11843                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data       957652                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst        11799                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data       962151                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst         9176                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data       474924                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.inst         8838                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data       478933                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.inst         9223                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.data       477268                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.inst         8914                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.data       477878                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.inst         9111                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.data       475257                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.inst         8989                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.data       494271                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.inst        11994                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.data       952026                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.inst        12664                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.data       960552                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.inst         8698                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.data       482901                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.inst          367                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data          226                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7822307                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus01.data     0.983607                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus02.data     0.784810                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus03.data     0.845946                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.735484                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data     0.697947                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data     0.842857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data     0.886497                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus08.data     0.861027                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus09.data     0.892216                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus10.data     0.871720                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus11.data     0.730539                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus12.data     0.664596                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data     0.679406                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data     0.896450                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data     0.986755                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.812476                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus00.data     0.935484                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus02.data     0.898305                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus03.data     0.664921                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus05.data     0.693878                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data     0.660377                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data     0.630332                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus08.data     0.685083                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus09.data     0.595960                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus10.data     0.634921                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus11.data     0.652174                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus12.data     0.691083                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data     0.764012                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data     0.719626                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data     0.980769                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.693238                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus00.data     0.641026                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus01.data     0.666667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus02.data     0.924522                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus03.data     0.254474                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.275089                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data     0.255101                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data     0.274470                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus07.data     0.237036                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus08.data     0.273492                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus09.data     0.256618                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus10.data     0.251989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus11.data     0.250000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus12.data     0.309400                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus13.data     0.284447                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus14.data     0.229795                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.309446                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus00.inst     0.308738                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus01.inst     0.036111                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus02.inst     0.305002                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus03.inst     0.161533                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.297053                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus05.inst     0.259683                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.132629                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus07.inst     0.159878                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus08.inst     0.134338                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus09.inst     0.156495                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus10.inst     0.115355                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus11.inst     0.155635                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus12.inst     0.254627                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus13.inst     0.316014                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus14.inst     0.205220                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus15.inst     0.367847                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.211261                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus00.data     0.306533                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus01.data     0.170370                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus02.data     0.443532                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus03.data     0.757645                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.752363                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.756626                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.757242                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus07.data     0.754380                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus08.data     0.758601                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus09.data     0.755470                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus10.data     0.758484                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus11.data     0.732299                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus12.data     0.757893                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus13.data     0.756690                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus14.data     0.749345                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus15.data     0.336634                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.754028                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus00.inst     0.308738                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus00.data     0.361345                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.inst     0.036111                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.data     0.191489                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.inst     0.305002                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.data     0.656313                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.inst     0.161533                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.data     0.752074                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.297053                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.746896                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.inst     0.259683                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.751134                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.132629                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.752257                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.inst     0.159878                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.data     0.748798                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.inst     0.134338                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.data     0.753528                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.inst     0.156495                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.data     0.750068                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.inst     0.115355                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.data     0.753527                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.inst     0.155635                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.data     0.726737                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.inst     0.254627                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.data     0.753077                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.inst     0.316014                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.data     0.751313                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.inst     0.205220                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.data     0.743740                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.inst     0.367847                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data     0.407080                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.739889                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus00.inst     0.308738                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus00.data     0.361345                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.inst     0.036111                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.data     0.191489                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.inst     0.305002                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.data     0.656313                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.inst     0.161533                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.data     0.752074                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.297053                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.746896                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.inst     0.259683                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.751134                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.132629                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.752257                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.inst     0.159878                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.data     0.748798                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.inst     0.134338                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.data     0.753528                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.inst     0.156495                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.data     0.750068                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.inst     0.115355                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.data     0.753527                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.inst     0.155635                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.data     0.726737                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.inst     0.254627                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.data     0.753077                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.inst     0.316014                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.data     0.751313                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.inst     0.205220                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.data     0.743740                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.inst     0.367847                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data     0.407080                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.739889                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               297300                       # number of writebacks
system.l2.writebacks::total                    297300                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 333                       # Transaction distribution
system.membus.trans_dist::ReadResp            5760246                       # Transaction distribution
system.membus.trans_dist::WriteReq               2826                       # Transaction distribution
system.membus.trans_dist::WriteResp              2826                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       297300                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5178316                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            15976                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          10164                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            6367                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31083                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27663                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5759913                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         6318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17086695                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     17093013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17093013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        22150                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    389432064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    389454214                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               389454214                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          11295911                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                11295911    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            11295911                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits              35358                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits             18501                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits              53859                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits             15972                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses         15972                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles               48937663                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts            175771                       # Number of instructions committed
system.switch_cpus00.committedOps              175771                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses       169732                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls             10677                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts        15508                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts             169732                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads       228713                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes       131857                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs               54019                       # number of memory refs
system.switch_cpus00.num_load_insts             35468                       # Number of load instructions
system.switch_cpus00.num_store_insts            18551                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     48762330.371584                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     175332.628416                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.003583                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.996417                       # Percentage of idle cycles
system.switch_cpus00.Branches                   28644                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass          705      0.40%      0.40% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu          114202     64.97%     65.37% # Class of executed instruction
system.switch_cpus00.op_class::IntMult            384      0.22%     65.59% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     65.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     65.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     65.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     65.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     65.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     65.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     65.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     65.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     65.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     65.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     65.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     65.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     65.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     65.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     65.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     65.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     65.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     65.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     65.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     65.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     65.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     65.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     65.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     65.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     65.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     65.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     65.59% # Class of executed instruction
system.switch_cpus00.op_class::MemRead          37275     21.21%     86.80% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite         18602     10.58%     97.38% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess         4603      2.62%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total           175771                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits              17019                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits              8299                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits              25318                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits              7483                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses          7483                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles               49767547                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts             87943                       # Number of instructions committed
system.switch_cpus01.committedOps               87943                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses        85255                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls              3060                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts         9179                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts              85255                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads       120950                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes        66864                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs               25368                       # number of memory refs
system.switch_cpus01.num_load_insts             17019                       # Number of load instructions
system.switch_cpus01.num_store_insts             8349                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     49678362.586545                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     89184.413455                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.001792                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.998208                       # Percentage of idle cycles
system.switch_cpus01.Branches                   13560                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass          369      0.42%      0.42% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu           59176     67.29%     67.71% # Class of executed instruction
system.switch_cpus01.op_class::IntMult            279      0.32%     68.03% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     68.03% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     68.03% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     68.03% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     68.03% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     68.03% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     68.03% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     68.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     68.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     68.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     68.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     68.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     68.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     68.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     68.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     68.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     68.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     68.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     68.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     68.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     68.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     68.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     68.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     68.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     68.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     68.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     68.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     68.03% # Class of executed instruction
system.switch_cpus01.op_class::MemRead          17444     19.84%     87.86% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite          8349      9.49%     97.36% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess         2326      2.64%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total            87943                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits              92367                       # DTB read hits
system.switch_cpus02.dtb.read_misses              429                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses           5975                       # DTB read accesses
system.switch_cpus02.dtb.write_hits             77455                       # DTB write hits
system.switch_cpus02.dtb.write_misses             106                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses          4559                       # DTB write accesses
system.switch_cpus02.dtb.data_hits             169822                       # DTB hits
system.switch_cpus02.dtb.data_misses              535                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses          10534                       # DTB accesses
system.switch_cpus02.itb.fetch_hits             66270                       # ITB hits
system.switch_cpus02.itb.fetch_misses             228                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses         66498                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles               49046931                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts            585077                       # Number of instructions committed
system.switch_cpus02.committedOps              585077                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses       559017                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses         1564                       # Number of float alu accesses
system.switch_cpus02.num_func_calls             14768                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts        89430                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts             559017                       # number of integer instructions
system.switch_cpus02.num_fp_insts                1564                       # number of float instructions
system.switch_cpus02.num_int_register_reads       755832                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes       386308                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads          726                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes          748                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs              171595                       # number of memory refs
system.switch_cpus02.num_load_insts             93572                       # Number of load instructions
system.switch_cpus02.num_store_insts            78023                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     48461121.627764                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     585809.372236                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.011944                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.988056                       # Percentage of idle cycles
system.switch_cpus02.Branches                  109935                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass        12007      2.05%      2.05% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu          381672     65.17%     67.23% # Class of executed instruction
system.switch_cpus02.op_class::IntMult            833      0.14%     67.37% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     67.37% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd           134      0.02%     67.39% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     67.39% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             0      0.00%     67.39% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             0      0.00%     67.39% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     67.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     67.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     67.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     67.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     67.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     67.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     67.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus02.op_class::MemRead          99248     16.95%     84.34% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite         78459     13.40%     97.74% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess        13259      2.26%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total           585612                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits            3001536                       # DTB read hits
system.switch_cpus03.dtb.read_misses           333405                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses        3225058                       # DTB read accesses
system.switch_cpus03.dtb.write_hits            796998                       # DTB write hits
system.switch_cpus03.dtb.write_misses            4097                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses        745749                       # DTB write accesses
system.switch_cpus03.dtb.data_hits            3798534                       # DTB hits
system.switch_cpus03.dtb.data_misses           337502                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses        3970807                       # DTB accesses
system.switch_cpus03.itb.fetch_hits          23643171                       # ITB hits
system.switch_cpus03.itb.fetch_misses              56                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses      23643227                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles               49767751                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts          23858741                       # Number of instructions committed
system.switch_cpus03.committedOps            23858741                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses     17586468                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses      5228800                       # Number of float alu accesses
system.switch_cpus03.num_func_calls            361247                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts      1488782                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts           17586468                       # number of integer instructions
system.switch_cpus03.num_fp_insts             5228800                       # number of float instructions
system.switch_cpus03.num_int_register_reads     27709329                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes     13626536                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads      6699733                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes      5007638                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs             4205527                       # number of memory refs
system.switch_cpus03.num_load_insts           3403850                       # Number of load instructions
system.switch_cpus03.num_store_insts           801677                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     25215915.873124                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     24551835.126876                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.493328                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.506672                       # Percentage of idle cycles
system.switch_cpus03.Branches                 2116090                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass      1841572      7.61%      7.61% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu         9504331     39.28%     46.89% # Class of executed instruction
system.switch_cpus03.op_class::IntMult           2430      0.01%     46.90% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     46.90% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd       3609688     14.92%     61.82% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp         88505      0.37%     62.19% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt       1088684      4.50%     66.68% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult       134525      0.56%     67.24% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv         17826      0.07%     67.31% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     67.31% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     67.31% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     67.31% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     67.31% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     67.31% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     67.31% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     67.31% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus03.op_class::MemRead        3716166     15.36%     82.67% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite        801814      3.31%     85.99% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess      3390702     14.01%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total         24196243                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits            5821816                       # DTB read hits
system.switch_cpus04.dtb.read_misses           656952                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses        6364022                       # DTB read accesses
system.switch_cpus04.dtb.write_hits           1536637                       # DTB write hits
system.switch_cpus04.dtb.write_misses            7097                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses       1477374                       # DTB write accesses
system.switch_cpus04.dtb.data_hits            7358453                       # DTB hits
system.switch_cpus04.dtb.data_misses           664049                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses        7841396                       # DTB accesses
system.switch_cpus04.itb.fetch_hits          46693608                       # ITB hits
system.switch_cpus04.itb.fetch_misses             115                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses      46693723                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles               49767795                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts          46558030                       # Number of instructions committed
system.switch_cpus04.committedOps            46558030                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses     34191569                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses     10277936                       # Number of float alu accesses
system.switch_cpus04.num_func_calls            703738                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts      2874050                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts           34191569                       # number of integer instructions
system.switch_cpus04.num_fp_insts            10277936                       # number of float instructions
system.switch_cpus04.num_int_register_reads     53877114                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes     26497507                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads     13177480                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes      9839922                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs             8167091                       # number of memory refs
system.switch_cpus04.num_load_insts           6622597                       # Number of load instructions
system.switch_cpus04.num_store_insts          1544494                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     1851565.240272                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     47916229.759728                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.962796                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.037204                       # Percentage of idle cycles
system.switch_cpus04.Branches                 4091500                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass      3665885      7.76%      7.76% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu        18399140     38.96%     46.73% # Class of executed instruction
system.switch_cpus04.op_class::IntMult           2851      0.01%     46.73% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     46.73% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd       7092091     15.02%     61.75% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp        176806      0.37%     62.13% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt       2135882      4.52%     66.65% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult       266710      0.56%     67.21% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv         35692      0.08%     67.29% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     67.29% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     67.29% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     67.29% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     67.29% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     67.29% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     67.29% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     67.29% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus04.op_class::MemRead        7235686     15.32%     82.61% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite       1544783      3.27%     85.88% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess      6666553     14.12%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total         47222079                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits            5889808                       # DTB read hits
system.switch_cpus05.dtb.read_misses           668768                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses        6422097                       # DTB read accesses
system.switch_cpus05.dtb.write_hits           1548366                       # DTB write hits
system.switch_cpus05.dtb.write_misses            7245                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses       1476874                       # DTB write accesses
system.switch_cpus05.dtb.data_hits            7438174                       # DTB hits
system.switch_cpus05.dtb.data_misses           676013                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses        7898971                       # DTB accesses
system.switch_cpus05.itb.fetch_hits          47280771                       # ITB hits
system.switch_cpus05.itb.fetch_misses              72                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses      47280843                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles               49767875                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts          47233285                       # Number of instructions committed
system.switch_cpus05.committedOps            47233285                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses     34680648                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses     10423692                       # Number of float alu accesses
system.switch_cpus05.num_func_calls            708952                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts      2920588                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts           34680648                       # number of integer instructions
system.switch_cpus05.num_fp_insts            10423692                       # number of float instructions
system.switch_cpus05.num_int_register_reads     54634815                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes     26878812                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads     13361760                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes      9984021                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs             8269101                       # number of memory refs
system.switch_cpus05.num_load_insts           6712723                       # Number of load instructions
system.switch_cpus05.num_store_insts          1556378                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     1154285.858102                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     48613589.141898                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.976807                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.023193                       # Percentage of idle cycles
system.switch_cpus05.Branches                 4151993                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass      3725418      7.78%      7.78% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu        18651548     38.93%     46.71% # Class of executed instruction
system.switch_cpus05.op_class::IntMult           3104      0.01%     46.71% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     46.71% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd       7197956     15.02%     61.74% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp        177182      0.37%     62.11% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt       2170225      4.53%     66.64% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult       269101      0.56%     67.20% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv         35700      0.07%     67.27% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     67.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     67.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     67.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     67.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     67.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     67.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     67.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus05.op_class::MemRead        7334287     15.31%     82.58% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite       1556979      3.25%     85.83% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess      6787798     14.17%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total         47909298                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits            2965782                       # DTB read hits
system.switch_cpus06.dtb.read_misses           333688                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses        3192395                       # DTB read accesses
system.switch_cpus06.dtb.write_hits            789912                       # DTB write hits
system.switch_cpus06.dtb.write_misses            3614                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses        737977                       # DTB write accesses
system.switch_cpus06.dtb.data_hits            3755694                       # DTB hits
system.switch_cpus06.dtb.data_misses           337302                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses        3930372                       # DTB accesses
system.switch_cpus06.itb.fetch_hits          23496908                       # ITB hits
system.switch_cpus06.itb.fetch_misses              42                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses      23496950                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles               49768014                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts          23699803                       # Number of instructions committed
system.switch_cpus06.committedOps            23699803                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses     17476644                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses      5158662                       # Number of float alu accesses
system.switch_cpus06.num_func_calls            360727                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts      1479548                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts           17476644                       # number of integer instructions
system.switch_cpus06.num_fp_insts             5158662                       # number of float instructions
system.switch_cpus06.num_int_register_reads     27479333                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes     13551000                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads      6612429                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes      4937376                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs             4170539                       # number of memory refs
system.switch_cpus06.num_load_insts           3376490                       # Number of load instructions
system.switch_cpus06.num_store_insts           794049                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     25377549.184037                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     24390464.815963                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.490083                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.509917                       # Percentage of idle cycles
system.switch_cpus06.Branches                 2100685                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass      1856031      7.72%      7.72% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu         9443891     39.29%     47.01% # Class of executed instruction
system.switch_cpus06.op_class::IntMult           2432      0.01%     47.02% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     47.02% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd       3556243     14.79%     61.82% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp         88649      0.37%     62.18% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt       1070722      4.45%     66.64% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult       135150      0.56%     67.20% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv         17878      0.07%     67.28% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     67.28% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     67.28% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     67.28% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     67.28% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     67.28% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     67.28% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     67.28% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus06.op_class::MemRead        3683650     15.32%     82.60% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite        794135      3.30%     85.90% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess      3388324     14.10%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total         24037105                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits            2970351                       # DTB read hits
system.switch_cpus07.dtb.read_misses           331793                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses        3196944                       # DTB read accesses
system.switch_cpus07.dtb.write_hits            789207                       # DTB write hits
system.switch_cpus07.dtb.write_misses            3588                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses        739505                       # DTB write accesses
system.switch_cpus07.dtb.data_hits            3759558                       # DTB hits
system.switch_cpus07.dtb.data_misses           335381                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses        3936449                       # DTB accesses
system.switch_cpus07.itb.fetch_hits          23530166                       # ITB hits
system.switch_cpus07.itb.fetch_misses              43                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses      23530209                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles               49768099                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts          23721877                       # Number of instructions committed
system.switch_cpus07.committedOps            23721877                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses     17484146                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses      5175880                       # Number of float alu accesses
system.switch_cpus07.num_func_calls            360367                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts      1480736                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts           17484146                       # number of integer instructions
system.switch_cpus07.num_fp_insts             5175880                       # number of float instructions
system.switch_cpus07.num_int_register_reads     27514370                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes     13555622                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads      6632743                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes      4955235                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs             4172163                       # number of memory refs
system.switch_cpus07.num_load_insts           3378853                       # Number of load instructions
system.switch_cpus07.num_store_insts           793310                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     25357142.177056                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     24410956.822944                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.490494                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.509506                       # Percentage of idle cycles
system.switch_cpus07.Branches                 2102906                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass      1854001      7.71%      7.71% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu         9462765     39.33%     47.04% # Class of executed instruction
system.switch_cpus07.op_class::IntMult           2366      0.01%     47.05% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     47.05% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd       3572010     14.85%     61.90% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp         88403      0.37%     62.27% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt       1076514      4.47%     66.74% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult       133044      0.55%     67.29% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv         17822      0.07%     67.37% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     67.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     67.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     67.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     67.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     67.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     67.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     67.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus07.op_class::MemRead        3687897     15.33%     82.70% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite        793391      3.30%     86.00% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess      3369045     14.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total         24057258                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits            2978120                       # DTB read hits
system.switch_cpus08.dtb.read_misses           334039                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses        3203834                       # DTB read accesses
system.switch_cpus08.dtb.write_hits            790219                       # DTB write hits
system.switch_cpus08.dtb.write_misses            3598                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses        738108                       # DTB write accesses
system.switch_cpus08.dtb.data_hits            3768339                       # DTB hits
system.switch_cpus08.dtb.data_misses           337637                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses        3941942                       # DTB accesses
system.switch_cpus08.itb.fetch_hits          23583275                       # ITB hits
system.switch_cpus08.itb.fetch_misses              43                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses      23583318                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles               49768186                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts          23785116                       # Number of instructions committed
system.switch_cpus08.committedOps            23785116                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses     17530345                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses      5189969                       # Number of float alu accesses
system.switch_cpus08.num_func_calls            360689                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts      1484523                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts           17530345                       # number of integer instructions
system.switch_cpus08.num_fp_insts             5189969                       # number of float instructions
system.switch_cpus08.num_int_register_reads     27579092                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes     13591151                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads      6650788                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes      4968847                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs             4183721                       # number of memory refs
system.switch_cpus08.num_load_insts           3389374                       # Number of load instructions
system.switch_cpus08.num_store_insts           794347                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     25290730.360961                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     24477455.639039                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.491829                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.508171                       # Percentage of idle cycles
system.switch_cpus08.Branches                 2107306                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass      1860203      7.71%      7.71% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu         9474468     39.28%     46.99% # Class of executed instruction
system.switch_cpus08.op_class::IntMult           2402      0.01%     47.00% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     47.00% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd       3581023     14.85%     61.84% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp         88486      0.37%     62.21% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt       1079245      4.47%     66.68% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult       134088      0.56%     67.24% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv         17831      0.07%     67.31% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     67.31% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     67.31% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     67.31% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     67.31% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     67.31% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     67.31% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     67.31% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus08.op_class::MemRead        3698773     15.33%     82.65% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite        794432      3.29%     85.94% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess      3391802     14.06%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total         24122753                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits            2976625                       # DTB read hits
system.switch_cpus09.dtb.read_misses           337271                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses        3211315                       # DTB read accesses
system.switch_cpus09.dtb.write_hits            789264                       # DTB write hits
system.switch_cpus09.dtb.write_misses            3642                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses        740518                       # DTB write accesses
system.switch_cpus09.dtb.data_hits            3765889                       # DTB hits
system.switch_cpus09.dtb.data_misses           340913                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses        3951833                       # DTB accesses
system.switch_cpus09.itb.fetch_hits          23660138                       # ITB hits
system.switch_cpus09.itb.fetch_misses              42                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses      23660180                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles               49768269                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts          23831206                       # Number of instructions committed
system.switch_cpus09.committedOps            23831206                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses     17566249                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses      5190350                       # Number of float alu accesses
system.switch_cpus09.num_func_calls            360467                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts      1487381                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts           17566249                       # number of integer instructions
system.switch_cpus09.num_fp_insts             5190350                       # number of float instructions
system.switch_cpus09.num_int_register_reads     27610490                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes     13622064                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads      6650927                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes      4968847                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs             4184972                       # number of memory refs
system.switch_cpus09.num_load_insts           3391554                       # Number of load instructions
system.switch_cpus09.num_store_insts           793418                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     25240679.462178                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     24527589.537822                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.492836                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.507164                       # Percentage of idle cycles
system.switch_cpus09.Branches                 2110264                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass      1868411      7.73%      7.73% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu         9480161     39.22%     46.95% # Class of executed instruction
system.switch_cpus09.op_class::IntMult           2309      0.01%     46.96% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     46.96% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd       3581391     14.82%     61.77% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp         88724      0.37%     62.14% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt       1079474      4.47%     66.61% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult       133660      0.55%     67.16% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv         17917      0.07%     67.23% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     67.23% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     67.23% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     67.23% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     67.23% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     67.23% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     67.23% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     67.23% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     67.23% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     67.23% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     67.23% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     67.23% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     67.23% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     67.23% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     67.23% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     67.23% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     67.23% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     67.23% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     67.23% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     67.23% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     67.23% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     67.23% # Class of executed instruction
system.switch_cpus09.op_class::MemRead        3702399     15.32%     82.55% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite        793508      3.28%     85.83% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess      3424165     14.17%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total         24172119                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits            2971621                       # DTB read hits
system.switch_cpus10.dtb.read_misses           331860                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses        3198132                       # DTB read accesses
system.switch_cpus10.dtb.write_hits            790650                       # DTB write hits
system.switch_cpus10.dtb.write_misses            3624                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses        741278                       # DTB write accesses
system.switch_cpus10.dtb.data_hits            3762271                       # DTB hits
system.switch_cpus10.dtb.data_misses           335484                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses        3939410                       # DTB accesses
system.switch_cpus10.itb.fetch_hits          23545010                       # ITB hits
system.switch_cpus10.itb.fetch_misses              43                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses      23545053                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles               49768357                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts          23731050                       # Number of instructions committed
system.switch_cpus10.committedOps            23731050                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses     17492355                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses      5177017                       # Number of float alu accesses
system.switch_cpus10.num_func_calls            361107                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts      1481419                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts           17492355                       # number of integer instructions
system.switch_cpus10.num_fp_insts             5177017                       # number of float instructions
system.switch_cpus10.num_int_register_reads     27520806                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes     13561234                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads      6634018                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes      4955362                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs             4175256                       # number of memory refs
system.switch_cpus10.num_load_insts           3380467                       # Number of load instructions
system.switch_cpus10.num_store_insts           794789                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     25347864.228089                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     24420492.771911                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.490683                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.509317                       # Percentage of idle cycles
system.switch_cpus10.Branches                 2104418                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass      1854967      7.71%      7.71% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu         9467215     39.34%     47.05% # Class of executed instruction
system.switch_cpus10.op_class::IntMult           2305      0.01%     47.05% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     47.05% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd       3571765     14.84%     61.90% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp         88731      0.37%     62.26% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt       1076288      4.47%     66.74% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult       133149      0.55%     67.29% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv         17906      0.07%     67.36% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     67.36% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     67.36% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     67.36% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     67.36% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     67.36% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     67.36% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     67.36% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     67.36% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     67.36% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     67.36% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     67.36% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     67.36% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     67.36% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     67.36% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     67.36% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     67.36% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     67.36% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     67.36% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     67.36% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     67.36% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     67.36% # Class of executed instruction
system.switch_cpus10.op_class::MemRead        3689134     15.33%     82.69% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite        794870      3.30%     86.00% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess      3370204     14.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total         24066534                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits            2977246                       # DTB read hits
system.switch_cpus11.dtb.read_misses           335812                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses        3207756                       # DTB read accesses
system.switch_cpus11.dtb.write_hits            791418                       # DTB write hits
system.switch_cpus11.dtb.write_misses            3609                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses        741031                       # DTB write accesses
system.switch_cpus11.dtb.data_hits            3768664                       # DTB hits
system.switch_cpus11.dtb.data_misses           339421                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses        3948787                       # DTB accesses
system.switch_cpus11.itb.fetch_hits          23627495                       # ITB hits
system.switch_cpus11.itb.fetch_misses              61                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses      23627556                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles               49768444                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts          23811547                       # Number of instructions committed
system.switch_cpus11.committedOps            23811547                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses     17556314                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses      5184685                       # Number of float alu accesses
system.switch_cpus11.num_func_calls            360949                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts      1487088                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts           17556314                       # number of integer instructions
system.switch_cpus11.num_fp_insts             5184685                       # number of float instructions
system.switch_cpus11.num_int_register_reads     27596572                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes     13612868                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads      6643190                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes      4962948                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs             4186205                       # number of memory refs
system.switch_cpus11.num_load_insts           3390650                       # Number of load instructions
system.switch_cpus11.num_store_insts           795555                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     25262216.168790                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     24506227.831210                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.492405                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.507595                       # Percentage of idle cycles
system.switch_cpus11.Branches                 2110332                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass      1864979      7.72%      7.72% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu         9482875     39.26%     46.99% # Class of executed instruction
system.switch_cpus11.op_class::IntMult           2302      0.01%     47.00% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     47.00% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd       3578084     14.82%     61.81% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp         88665      0.37%     62.18% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt       1078519      4.47%     66.65% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult       132607      0.55%     67.19% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv         17878      0.07%     67.27% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     67.27% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     67.27% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     67.27% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     67.27% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     67.27% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     67.27% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     67.27% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus11.op_class::MemRead        3699757     15.32%     82.59% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite        795633      3.29%     85.88% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess      3409669     14.12%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total         24150968                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits            5847418                       # DTB read hits
system.switch_cpus12.dtb.read_misses           663461                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses        6392279                       # DTB read accesses
system.switch_cpus12.dtb.write_hits           1545802                       # DTB write hits
system.switch_cpus12.dtb.write_misses            7151                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses       1482794                       # DTB write accesses
system.switch_cpus12.dtb.data_hits            7393220                       # DTB hits
system.switch_cpus12.dtb.data_misses           670612                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses        7875073                       # DTB accesses
system.switch_cpus12.itb.fetch_hits          47017230                       # ITB hits
system.switch_cpus12.itb.fetch_misses              61                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses      47017291                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles               49768492                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts          46893298                       # Number of instructions committed
system.switch_cpus12.committedOps            46893298                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses     34444715                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses     10338366                       # Number of float alu accesses
system.switch_cpus12.num_func_calls            705162                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts      2900501                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts           34444715                       # number of integer instructions
system.switch_cpus12.num_fp_insts            10338366                       # number of float instructions
system.switch_cpus12.num_int_register_reads     54251679                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes     26691837                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads     13250023                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes      9894599                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs             8217710                       # number of memory refs
system.switch_cpus12.num_load_insts           6664031                       # Number of load instructions
system.switch_cpus12.num_store_insts          1553679                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     1504803.100811                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     48263688.899189                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.969764                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.030236                       # Percentage of idle cycles
system.switch_cpus12.Branches                 4121682                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass      3704872      7.79%      7.79% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu        18535629     38.97%     46.76% # Class of executed instruction
system.switch_cpus12.op_class::IntMult           2878      0.01%     46.77% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     46.77% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd       7127267     14.98%     61.75% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp        178021      0.37%     62.12% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt       2145237      4.51%     66.63% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult       269522      0.57%     67.20% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv         35755      0.08%     67.28% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     67.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     67.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     67.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     67.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     67.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     67.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     67.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     67.28% # Class of executed instruction
system.switch_cpus12.op_class::MemRead        7278752     15.30%     82.58% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite       1553947      3.27%     85.85% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess      6732030     14.15%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total         47563910                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits            5906370                       # DTB read hits
system.switch_cpus13.dtb.read_misses           671686                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses        6431704                       # DTB read accesses
system.switch_cpus13.dtb.write_hits           1562331                       # DTB write hits
system.switch_cpus13.dtb.write_misses            7255                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses       1485444                       # DTB write accesses
system.switch_cpus13.dtb.data_hits            7468701                       # DTB hits
system.switch_cpus13.dtb.data_misses           678941                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses        7917148                       # DTB accesses
system.switch_cpus13.itb.fetch_hits          47337169                       # ITB hits
system.switch_cpus13.itb.fetch_misses              70                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses      47337239                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles               49778057                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts          47328609                       # Number of instructions committed
system.switch_cpus13.committedOps            47328609                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses     34792544                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses     10411862                       # Number of float alu accesses
system.switch_cpus13.num_func_calls            710062                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts      2935376                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts           34792544                       # number of integer instructions
system.switch_cpus13.num_fp_insts            10411862                       # number of float instructions
system.switch_cpus13.num_int_register_reads     54773097                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes     26959157                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads     13339709                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes      9964709                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs             8302997                       # number of memory refs
system.switch_cpus13.num_load_insts           6732623                       # Number of load instructions
system.switch_cpus13.num_store_insts          1570374                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     1054818.534688                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     48723238.465312                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.978810                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.021190                       # Percentage of idle cycles
system.switch_cpus13.Branches                 4166089                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass      3730098      7.77%      7.77% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu        18712340     38.98%     46.75% # Class of executed instruction
system.switch_cpus13.op_class::IntMult           3293      0.01%     46.75% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     46.75% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd       7174891     14.95%     61.70% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp        178640      0.37%     62.07% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt       2159047      4.50%     66.57% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult       272185      0.57%     67.14% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv         35680      0.07%     67.21% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     67.21% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     67.21% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     67.21% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     67.21% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     67.21% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     67.21% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     67.21% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     67.21% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     67.21% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     67.21% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     67.21% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     67.21% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     67.21% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     67.21% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     67.21% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     67.21% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     67.21% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     67.21% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     67.21% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     67.21% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     67.21% # Class of executed instruction
system.switch_cpus13.op_class::MemRead        7353202     15.32%     82.53% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite       1570993      3.27%     85.80% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess      6817181     14.20%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total         48007550                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits            2972836                       # DTB read hits
system.switch_cpus14.dtb.read_misses           331496                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses        3198465                       # DTB read accesses
system.switch_cpus14.dtb.write_hits            789442                       # DTB write hits
system.switch_cpus14.dtb.write_misses            3621                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses        739993                       # DTB write accesses
system.switch_cpus14.dtb.data_hits            3762278                       # DTB hits
system.switch_cpus14.dtb.data_misses           335117                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses        3938458                       # DTB accesses
system.switch_cpus14.itb.fetch_hits          23537367                       # ITB hits
system.switch_cpus14.itb.fetch_misses              36                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses      23537403                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles               49768811                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts          23728259                       # Number of instructions committed
system.switch_cpus14.committedOps            23728259                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses     17488795                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses      5179276                       # Number of float alu accesses
system.switch_cpus14.num_func_calls            360431                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts      1481428                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts           17488795                       # number of integer instructions
system.switch_cpus14.num_fp_insts             5179276                       # number of float instructions
system.switch_cpus14.num_int_register_reads     27524717                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes     13558790                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads      6637429                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes      4958344                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs             4174574                       # number of memory refs
system.switch_cpus14.num_load_insts           3380998                       # Number of load instructions
system.switch_cpus14.num_store_insts           793576                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     25351312.116514                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     24417498.883486                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.490618                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.509382                       # Percentage of idle cycles
system.switch_cpus14.Branches                 2103498                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass      1853639      7.70%      7.70% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu         9467134     39.34%     47.05% # Class of executed instruction
system.switch_cpus14.op_class::IntMult           2344      0.01%     47.06% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     47.06% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd       3573214     14.85%     61.90% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp         88544      0.37%     62.27% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt       1076744      4.47%     66.75% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult       133993      0.56%     67.30% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv         17866      0.07%     67.38% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     67.38% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     67.38% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     67.38% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     67.38% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     67.38% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     67.38% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     67.38% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     67.38% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     67.38% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     67.38% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     67.38% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     67.38% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     67.38% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     67.38% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     67.38% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     67.38% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     67.38% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     67.38% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     67.38% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     67.38% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     67.38% # Class of executed instruction
system.switch_cpus14.op_class::MemRead        3689965     15.33%     82.71% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite        793657      3.30%     86.01% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess      3366276     13.99%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total         24063376                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits              17457                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits              8739                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits              26196                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits              8113                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses          8113                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles               49768652                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts             90983                       # Number of instructions committed
system.switch_cpus15.committedOps               90983                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses        88067                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls              3188                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts         9241                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts              88067                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads       124867                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes        69214                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs               26246                       # number of memory refs
system.switch_cpus15.num_load_insts             17457                       # Number of load instructions
system.switch_cpus15.num_store_insts             8789                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     49676380.871098                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     92271.128902                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.001854                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.998146                       # Percentage of idle cycles
system.switch_cpus15.Branches                   13865                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass          363      0.40%      0.40% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu           61015     67.06%     67.46% # Class of executed instruction
system.switch_cpus15.op_class::IntMult            279      0.31%     67.77% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     67.77% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     67.77% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     67.77% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     67.77% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     67.77% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     67.77% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     67.77% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     67.77% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     67.77% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     67.77% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     67.77% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     67.77% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     67.77% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     67.77% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     67.77% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     67.77% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     67.77% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     67.77% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     67.77% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     67.77% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     67.77% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     67.77% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     67.77% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     67.77% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     67.77% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     67.77% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     67.77% # Class of executed instruction
system.switch_cpus15.op_class::MemRead          17916     19.69%     87.46% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite          8804      9.68%     97.14% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess         2606      2.86%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total            90983                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     15765302                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      6505952                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      3304963                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        3016951                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      2797058                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       219893                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                333                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           7796992                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2826                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2826                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       420783                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        10781                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5524814                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           16877                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         11103                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          27980                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            93022                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           93022                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        130374                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7666285                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side         1164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side         3276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side          737                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         2025                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side        21880                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side        42280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side        19291                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side      1354498                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side        24439                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side      2676668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side        24373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side      2697625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side        18512                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side      1327311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side        17889                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side      1338409                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side        18688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side      1334515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side        18080                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side      1335997                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side        18400                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side      1328940                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side        18201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side      1380037                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side        24753                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side      2663091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side        26676                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side      2691297                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side        17651                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side      1347802                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side          795                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         2718                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21798018                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        41536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side        57662                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        24128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        53392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side       860416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side      1395696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side       630016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side     32918008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       806144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side     65072424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       804736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side     65352704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       597504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side     32209368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side       579264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side     32554120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       605760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side     32374752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side       586624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side     32454224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side       594496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side     32222280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side       589568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side     34093304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side       816576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side     64569408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side       896768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side     65312528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side       572992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side     32844600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        27392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        63440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              532581830                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5955424                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         21723885                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.109152                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.586965                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14851251     68.36%     68.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3891000     17.91%     86.27% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 468307      2.16%     88.43% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 219625      1.01%     89.44% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 165254      0.76%     90.20% # Request fanout histogram
system.tol2bus.snoop_fanout::5                 200030      0.92%     91.12% # Request fanout histogram
system.tol2bus.snoop_fanout::6                 269710      1.24%     92.36% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 326306      1.50%     93.87% # Request fanout histogram
system.tol2bus.snoop_fanout::8                 345000      1.59%     95.45% # Request fanout histogram
system.tol2bus.snoop_fanout::9                 301491      1.39%     96.84% # Request fanout histogram
system.tol2bus.snoop_fanout::10                248971      1.15%     97.99% # Request fanout histogram
system.tol2bus.snoop_fanout::11                283357      1.30%     99.29% # Request fanout histogram
system.tol2bus.snoop_fanout::12                 93187      0.43%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::13                 22134      0.10%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::14                 18066      0.08%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::15                 17070      0.08%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::16                  3126      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21723885                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.083222                       # Number of seconds simulated
sim_ticks                                 83222104000                       # Number of ticks simulated
final_tick                               3348395473500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               20045158                       # Simulator instruction rate (inst/s)
host_op_rate                                 20045154                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              618164590                       # Simulator tick rate (ticks/s)
host_mem_usage                                 838988                       # Number of bytes of host memory used
host_seconds                                   134.63                       # Real time elapsed on the host
sim_insts                                  2698633426                       # Number of instructions simulated
sim_ops                                    2698633426                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus00.inst        27456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus00.data        11456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.inst         4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.data        16896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.inst       332352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.data    292327040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.inst        39808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.data        88128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.inst       111296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data       617792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.inst          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data         3840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data         3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.inst          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.data         3072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.data         9024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.data         2880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.data        13760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.data         3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.data         3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.data         4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.data         3968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.inst         8064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          293646336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus00.inst        27456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus01.inst         4480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus02.inst       332352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus03.inst        39808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst       111296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus05.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus07.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus09.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus12.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus13.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus14.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus15.inst         8064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        530176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     72906176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        72906176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus00.inst          429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus00.data          179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.inst           70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.data          264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.inst         5193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.data      4567610                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.inst          622                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.data         1377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.inst         1739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data         9653                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data           49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.data           48                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.data          141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.data           45                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.data          215                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.data           49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.data           55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.data           72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.data           62                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.inst          126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4588224                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1139159                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1139159                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus00.inst       329912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus00.data       137656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.inst        53832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.data       203023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.inst      3993554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.data   3512612947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.inst       478334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.data      1058949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.inst      1337337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data      7423412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.inst         5383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data        46142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst          769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data        37682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.inst         3845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.data        36913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.data       108433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.inst         2307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.data        34606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.data       165341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.data        37682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.inst         1538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.data        42296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.inst        46911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.data        55370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.inst        19995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.data        47680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.inst        96897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data        46911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3528465659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus00.inst       329912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus01.inst        53832                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus02.inst      3993554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus03.inst       478334                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst      1337337                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus05.inst         5383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst          769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus07.inst         3845                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus09.inst         2307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus12.inst         1538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus13.inst        46911                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus14.inst        19995                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus15.inst        96897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6370615                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       876043413                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            876043413                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       876043413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.inst       329912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.data       137656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.inst        53832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.data       203023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.inst      3993554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.data   3512612947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.inst       478334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.data      1058949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst      1337337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data      7423412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.inst         5383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data        46142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst          769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data        37682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.inst         3845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.data        36913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.data       108433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.inst         2307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.data        34606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.data       165341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.data        37682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.inst         1538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.data        42296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.inst        46911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.data        55370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.inst        19995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.data        47680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.inst        96897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data        46911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4404509071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                     89                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                     2557                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                    719     30.16%     30.16% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                   123      5.16%     35.32% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    85      3.57%     38.88% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1      0.04%     38.93% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                  1456     61.07%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total               2384                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     719     43.68%     43.68% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                    123      7.47%     51.15% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     85      5.16%     56.32% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1      0.06%     56.38% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    718     43.62%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                1646                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0            82937548000     99.84%     99.84% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               9225000      0.01%     99.85% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               4165000      0.01%     99.86% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.00%     99.86% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             119213500      0.14%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total        83070316000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.493132                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.690436                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpipl                1966     83.73%     83.73% # number of callpals executed
system.cpu00.kern.callpal::rdps                   173      7.37%     91.10% # number of callpals executed
system.cpu00.kern.callpal::rti                    209      8.90%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                 2348                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel             209                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements            1209                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         467.736107                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            539532                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs            1675                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs          322.108657                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data           66                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   401.736107                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.128906                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.784641                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.913547                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          466                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          444                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          248891                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         248891                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data        78506                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         78506                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data        41093                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        41093                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data         1367                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total         1367                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data         1235                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1235                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data       119599                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         119599                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data       119599                       # number of overall hits
system.cpu00.dcache.overall_hits::total        119599                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data         1268                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         1268                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data          226                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total          226                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data           28                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           28                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data           36                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           36                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data         1494                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         1494                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data         1494                       # number of overall misses
system.cpu00.dcache.overall_misses::total         1494                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data        79774                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        79774                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data        41319                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        41319                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data         1395                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1395                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data         1271                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1271                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data       121093                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       121093                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data       121093                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       121093                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.015895                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.015895                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.005470                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.005470                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.020072                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.020072                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.028324                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.028324                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.012338                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.012338                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.012338                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.012338                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks          166                       # number of writebacks
system.cpu00.dcache.writebacks::total             166                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             905                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs           1952089                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            1417                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs         1377.621030                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst          285                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst          227                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.556641                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.443359                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          469                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          779447                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         779447                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst       388366                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        388366                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst       388366                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         388366                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst       388366                       # number of overall hits
system.cpu00.icache.overall_hits::total        388366                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst          905                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          905                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst          905                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          905                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst          905                       # number of overall misses
system.cpu00.icache.overall_misses::total          905                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst       389271                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       389271                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst       389271                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       389271                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst       389271                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       389271                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.002325                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.002325                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.002325                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.002325                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.002325                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.002325                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks          905                       # number of writebacks
system.cpu00.icache.writebacks::total             905                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                     86                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                     1493                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                    341     25.77%     25.77% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    85      6.42%     32.20% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1      0.08%     32.28% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   896     67.72%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total               1323                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                     341     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     85     11.08%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1      0.13%     55.67% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                    340     44.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 767                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0            83021832500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               4165000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              44154000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total        83070316000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.379464                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.579743                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpipl                1151     81.81%     81.81% # number of callpals executed
system.cpu01.kern.callpal::rdps                   170     12.08%     93.89% # number of callpals executed
system.cpu01.kern.callpal::rti                     86      6.11%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                 1407                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                86                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements            1197                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         444.670448                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs            443277                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs            1641                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs          270.126143                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data           77                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   367.670448                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.150391                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.718106                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.868497                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          115913                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         115913                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data        37071                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         37071                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data        18141                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total        18141                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data          245                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total          245                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data          255                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total          255                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data        55212                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          55212                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data        55212                       # number of overall hits
system.cpu01.dcache.overall_hits::total         55212                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data         1428                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         1428                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data           45                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data           20                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           20                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            8                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data         1473                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         1473                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data         1473                       # number of overall misses
system.cpu01.dcache.overall_misses::total         1473                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data        38499                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        38499                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data        18186                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total        18186                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data          265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data          263                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          263                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data        56685                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        56685                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data        56685                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        56685                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.037092                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.037092                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.002474                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.002474                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.075472                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.075472                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.030418                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.030418                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.025986                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.025986                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.025986                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.025986                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu01.dcache.writebacks::total              89                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             600                       # number of replacements
system.cpu01.icache.tags.tagsinuse                500                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs           6910632                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            1100                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         6282.392727                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst          348                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst          152                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.679688                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.296875                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.976562                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses          365822                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses         365822                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst       182011                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        182011                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst       182011                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         182011                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst       182011                       # number of overall hits
system.cpu01.icache.overall_hits::total        182011                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst          600                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          600                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst          600                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          600                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst          600                       # number of overall misses
system.cpu01.icache.overall_misses::total          600                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst       182611                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       182611                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst       182611                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       182611                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst       182611                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       182611                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.003286                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.003286                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.003286                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.003286                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.003286                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.003286                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          600                       # number of writebacks
system.cpu01.icache.writebacks::total             600                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                      6                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                  3085090                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                   6211     47.09%     47.09% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                     1      0.01%     47.10% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    85      0.64%     47.74% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1      0.01%     47.75% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                  6892     52.25%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total              13190                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                    6211     49.66%     49.66% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                      1      0.01%     49.66% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     85      0.68%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1      0.01%     50.35% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                   6210     49.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total               12508                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0            81697603500     98.41%     98.41% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21                 71500      0.00%     98.41% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               4165000      0.01%     98.42% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                164500      0.00%     98.42% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31            1313876000      1.58%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total        83015880500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.901045                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.948294                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::2                        1      9.09%      9.09% # number of syscalls executed
system.cpu02.kern.syscall::3                        1      9.09%     18.18% # number of syscalls executed
system.cpu02.kern.syscall::4                        5     45.45%     63.64% # number of syscalls executed
system.cpu02.kern.syscall::19                       1      9.09%     72.73% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      9.09%     81.82% # number of syscalls executed
system.cpu02.kern.syscall::71                       1      9.09%     90.91% # number of syscalls executed
system.cpu02.kern.syscall::73                       1      9.09%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   11                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                   1      0.01%      0.01% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  41      0.31%      0.31% # number of callpals executed
system.cpu02.kern.callpal::tbi                      2      0.01%      0.33% # number of callpals executed
system.cpu02.kern.callpal::swpipl               12973     96.89%     97.22% # number of callpals executed
system.cpu02.kern.callpal::rdps                   175      1.31%     98.53% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    1      0.01%     98.54% # number of callpals executed
system.cpu02.kern.callpal::rti                    130      0.97%     99.51% # number of callpals executed
system.cpu02.kern.callpal::callsys                 20      0.15%     99.66% # number of callpals executed
system.cpu02.kern.callpal::imb                      5      0.04%     99.69% # number of callpals executed
system.cpu02.kern.callpal::rdunique                41      0.31%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                13389                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel             172                       # number of protection mode switches
system.cpu02.kern.mode_switch::user               126                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel               127                      
system.cpu02.kern.mode_good::user                 126                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.738372                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.848993                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel       2057903500      2.48%      2.48% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user        80884826500     97.52%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     41                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements         5558643                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         511.968446                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs          30746623                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs         5559145                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs            5.530819                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   511.968446                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.999938                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.999938                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          502                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses        78141332                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses       78141332                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data     18563176                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total      18563176                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data     10009001                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total     10009001                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data       986360                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total       986360                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data      1173454                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total      1173454                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data     28572177                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total       28572177                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data     28572177                       # number of overall hits
system.cpu02.dcache.overall_hits::total      28572177                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data      5324652                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total      5324652                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data        47369                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        47369                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data       187176                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total       187176                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data           58                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           58                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data      5372021                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total      5372021                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data      5372021                       # number of overall misses
system.cpu02.dcache.overall_misses::total      5372021                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data     23887828                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total     23887828                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data     10056370                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total     10056370                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data      1173536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total      1173536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data      1173512                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total      1173512                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data     33944198                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total     33944198                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data     33944198                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total     33944198                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.222902                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.222902                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.004710                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.004710                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.159497                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.159497                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.000049                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.000049                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.158260                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.158260                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.158260                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.158260                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks      1160050                       # number of writebacks
system.cpu02.dcache.writebacks::total         1160050                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements            7745                       # number of replacements
system.cpu02.icache.tags.tagsinuse         511.999465                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs         166083243                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs            8257                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs        20114.235558                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   511.999465                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     0.999999                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses       331773532                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses      331773532                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst    165875141                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total     165875141                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst    165875141                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total      165875141                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst    165875141                       # number of overall hits
system.cpu02.icache.overall_hits::total     165875141                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst         7750                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         7750                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst         7750                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         7750                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst         7750                       # number of overall misses
system.cpu02.icache.overall_misses::total         7750                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst    165882891                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total    165882891                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst    165882891                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total    165882891                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst    165882891                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total    165882891                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.000047                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.000047                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks         7745                       # number of writebacks
system.cpu02.icache.writebacks::total            7745                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                     87                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                     2277                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                    452     29.72%     29.72% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    85      5.59%     35.31% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     2      0.13%     35.44% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   982     64.56%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total               1521                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                     452     45.70%     45.70% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     85      8.59%     54.30% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      2      0.20%     54.50% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                    450     45.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 989                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0            83013718500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               4165000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                330500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              52154000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total        83070368000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.458248                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.650230                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu03.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu03.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    3                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                   1      0.06%      0.06% # number of callpals executed
system.cpu03.kern.callpal::swpctx                  58      3.45%      3.51% # number of callpals executed
system.cpu03.kern.callpal::tbi                      5      0.30%      3.81% # number of callpals executed
system.cpu03.kern.callpal::swpipl                1280     76.19%     80.00% # number of callpals executed
system.cpu03.kern.callpal::rdps                   171     10.18%     90.18% # number of callpals executed
system.cpu03.kern.callpal::rti                    154      9.17%     99.35% # number of callpals executed
system.cpu03.kern.callpal::callsys                  9      0.54%     99.88% # number of callpals executed
system.cpu03.kern.callpal::imb                      2      0.12%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                 1680                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel             212                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                67                      
system.cpu03.kern.mode_good::user                  67                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.316038                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.480287                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel      83069964000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user            8186500      0.01%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements            2338                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         456.829474                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             88218                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs            2785                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           31.676122                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   456.829474                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.892245                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.892245                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          447                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses          162669                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses         162669                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data        48932                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         48932                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data        26854                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total        26854                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data          742                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total          742                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data          741                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total          741                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data        75786                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          75786                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data        75786                       # number of overall hits
system.cpu03.dcache.overall_hits::total         75786                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data         1950                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         1950                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data          702                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          702                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data           54                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           54                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data           41                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           41                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data         2652                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         2652                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data         2652                       # number of overall misses
system.cpu03.dcache.overall_misses::total         2652                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data        50882                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        50882                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data        27556                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total        27556                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data          796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data          782                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          782                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data        78438                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        78438                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data        78438                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        78438                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.038324                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.038324                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.025475                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.025475                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.067839                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.067839                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.052430                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.052430                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.033810                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.033810                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.033810                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.033810                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          971                       # number of writebacks
system.cpu03.dcache.writebacks::total             971                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            1680                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs            868151                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            2192                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          396.054288                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst     6.988503                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   505.011497                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.013649                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.986351                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          448                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses          518622                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses         518622                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst       256791                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        256791                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst       256791                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         256791                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst       256791                       # number of overall hits
system.cpu03.icache.overall_hits::total        256791                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         1680                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1680                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         1680                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1680                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         1680                       # number of overall misses
system.cpu03.icache.overall_misses::total         1680                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst       258471                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       258471                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst       258471                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       258471                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst       258471                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       258471                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.006500                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.006500                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.006500                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.006500                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.006500                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.006500                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         1680                       # number of writebacks
system.cpu03.icache.writebacks::total            1680                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                     85                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                     2690                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    598     33.28%     33.28% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    85      4.73%     38.01% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.06%     38.06% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                  1113     61.94%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total               1797                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     596     46.67%     46.67% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     85      6.66%     53.33% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.08%     53.41% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    595     46.59%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                1277                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0            83218431000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               4165000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                112000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              53670000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total        83276378000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                0.996656                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.534591                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.710629                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu04.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu04.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu04.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu04.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu04.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                   12                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                  15      0.76%      0.76% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  53      2.69%      3.46% # number of callpals executed
system.cpu04.kern.callpal::swpipl                1526     77.54%     81.00% # number of callpals executed
system.cpu04.kern.callpal::rdps                   171      8.69%     89.68% # number of callpals executed
system.cpu04.kern.callpal::wrusp                    1      0.05%     89.74% # number of callpals executed
system.cpu04.kern.callpal::rti                    185      9.40%     99.14% # number of callpals executed
system.cpu04.kern.callpal::callsys                 15      0.76%     99.90% # number of callpals executed
system.cpu04.kern.callpal::imb                      2      0.10%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                 1968                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel             237                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                96                      
system.cpu04.kern.mode_good::user                  97                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.405063                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.577844                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel      83234023000     99.91%     99.91% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           75533000      0.09%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements           12792                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         461.368208                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs            206319                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           13304                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           15.508043                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   461.368208                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.901110                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.901110                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0          451                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          439261                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         439261                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data       102191                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total        102191                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        94659                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        94659                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data         1442                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         1442                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data         1503                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         1503                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data       196850                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total         196850                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data       196850                       # number of overall hits
system.cpu04.dcache.overall_hits::total        196850                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         6005                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         6005                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         7066                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         7066                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          144                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          144                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           57                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           57                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data        13071                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        13071                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data        13071                       # number of overall misses
system.cpu04.dcache.overall_misses::total        13071                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data       108196                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total       108196                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data       101725                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       101725                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data         1586                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total         1586                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data         1560                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total         1560                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data       209921                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total       209921                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data       209921                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total       209921                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.055501                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.055501                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.069462                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.069462                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.090794                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.090794                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.036538                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.036538                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.062266                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.062266                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.062266                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.062266                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         8133                       # number of writebacks
system.cpu04.dcache.writebacks::total            8133                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            4869                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.999439                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs          12851876                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            5380                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         2388.824535                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   511.999439                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.999999                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          317                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         1146760                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        1146760                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       566075                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        566075                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       566075                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         566075                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       566075                       # number of overall hits
system.cpu04.icache.overall_hits::total        566075                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         4870                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         4870                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         4870                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         4870                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         4870                       # number of overall misses
system.cpu04.icache.overall_misses::total         4870                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       570945                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       570945                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       570945                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       570945                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       570945                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       570945                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.008530                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.008530                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.008530                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.008530                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.008530                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.008530                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         4869                       # number of writebacks
system.cpu04.icache.writebacks::total            4869                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                     86                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                     1479                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                    352     26.89%     26.89% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    85      6.49%     33.38% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     1      0.08%     33.46% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   871     66.54%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total               1309                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                     352     44.61%     44.61% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     85     10.77%     55.39% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      1      0.13%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                    351     44.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 789                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0            83021475000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               4165000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              44467000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        83070271500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.402985                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.602750                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::swpipl                1137     81.62%     81.62% # number of callpals executed
system.cpu05.kern.callpal::rdps                   170     12.20%     93.83% # number of callpals executed
system.cpu05.kern.callpal::rti                     86      6.17%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                 1393                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel              86                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements             254                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         451.251204                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             45404                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             648                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           70.067901                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   451.251204                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.881350                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.881350                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          387                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           80566                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          80566                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data        25294                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         25294                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data        13738                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        13738                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data          282                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          282                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data          243                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          243                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data        39032                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          39032                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data        39032                       # number of overall hits
system.cpu05.dcache.overall_hits::total         39032                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data          387                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total          387                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data           83                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total           83                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data           10                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data           32                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           32                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data          470                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total          470                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data          470                       # number of overall misses
system.cpu05.dcache.overall_misses::total          470                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data        25681                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        25681                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data        13821                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        13821                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data          292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data          275                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          275                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data        39502                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        39502                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data        39502                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        39502                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.015070                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.015070                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.006005                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.006005                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.034247                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.034247                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.116364                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.116364                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.011898                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.011898                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.011898                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.011898                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks           16                       # number of writebacks
system.cpu05.dcache.writebacks::total              16                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             367                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs           1274987                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             879                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         1450.497156                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst           18                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst          494                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.035156                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.964844                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          229001                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         229001                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst       113950                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        113950                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst       113950                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         113950                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst       113950                       # number of overall hits
system.cpu05.icache.overall_hits::total        113950                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst          367                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          367                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst          367                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          367                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst          367                       # number of overall misses
system.cpu05.icache.overall_misses::total          367                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst       114317                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       114317                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst       114317                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       114317                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst       114317                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       114317                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.003210                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.003210                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.003210                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.003210                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.003210                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.003210                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks          367                       # number of writebacks
system.cpu05.icache.writebacks::total             367                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                     86                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     1469                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    347     26.71%     26.71% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    85      6.54%     33.26% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.08%     33.33% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   866     66.67%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total               1299                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     347     44.54%     44.54% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     85     10.91%     55.46% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.13%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    346     44.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 779                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0            83021986000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               4165000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              43956000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total        83070271500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.399538                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.599692                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpipl                1127     81.49%     81.49% # number of callpals executed
system.cpu06.kern.callpal::rdps                   170     12.29%     93.78% # number of callpals executed
system.cpu06.kern.callpal::rti                     86      6.22%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                 1383                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel              86                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements             255                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         451.890417                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             45969                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             639                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           71.938967                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   451.890417                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.882598                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.882598                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          384                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          378                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           79501                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          79501                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data        24881                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         24881                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data        13672                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        13672                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data          275                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total          275                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data          240                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          240                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data        38553                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          38553                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data        38553                       # number of overall hits
system.cpu06.dcache.overall_hits::total         38553                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data          371                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total          371                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data           70                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data            9                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data           29                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data          441                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total          441                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data          441                       # number of overall misses
system.cpu06.dcache.overall_misses::total          441                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data        25252                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        25252                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data        13742                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        13742                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data          284                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          284                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data          269                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          269                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data        38994                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        38994                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data        38994                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        38994                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.014692                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.014692                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.005094                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.005094                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.031690                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.031690                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.107807                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.107807                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.011309                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.011309                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.011309                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.011309                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks           10                       # number of writebacks
system.cpu06.dcache.writebacks::total              10                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             350                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            712834                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             862                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          826.953596                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          226102                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         226102                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst       112526                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        112526                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst       112526                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         112526                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst       112526                       # number of overall hits
system.cpu06.icache.overall_hits::total        112526                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst          350                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          350                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst          350                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          350                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst          350                       # number of overall misses
system.cpu06.icache.overall_misses::total          350                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst       112876                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       112876                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst       112876                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       112876                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst       112876                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       112876                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.003101                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.003101                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.003101                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.003101                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.003101                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.003101                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          350                       # number of writebacks
system.cpu06.icache.writebacks::total             350                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                     86                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                     1469                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                    347     26.71%     26.71% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    85      6.54%     33.26% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1      0.08%     33.33% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   866     66.67%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total               1299                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                     347     44.54%     44.54% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     85     10.91%     55.46% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1      0.13%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                    346     44.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 779                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0            83021755000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               4165000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31              44187000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total        83070271500                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.399538                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.599692                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::swpipl                1127     81.49%     81.49% # number of callpals executed
system.cpu07.kern.callpal::rdps                   170     12.29%     93.78% # number of callpals executed
system.cpu07.kern.callpal::rti                     86      6.22%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                 1383                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel              86                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements             243                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         450.780363                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             46501                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             632                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           73.577532                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   450.780363                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.880430                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.880430                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          389                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          383                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.759766                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           79924                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          79924                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data        25081                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         25081                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data        13679                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        13679                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data          277                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          277                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data          240                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          240                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data        38760                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          38760                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data        38760                       # number of overall hits
system.cpu07.dcache.overall_hits::total         38760                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data          371                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total          371                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data           71                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total           71                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data           10                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data           29                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data          442                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total          442                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data          442                       # number of overall misses
system.cpu07.dcache.overall_misses::total          442                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data        25452                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        25452                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data        13750                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total        13750                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data          287                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          287                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data          269                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          269                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data        39202                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        39202                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data        39202                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        39202                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.014576                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.014576                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.005164                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.005164                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.034843                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.034843                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.107807                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.107807                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.011275                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.011275                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.011275                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.011275                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks           11                       # number of writebacks
system.cpu07.dcache.writebacks::total              11                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             363                       # number of replacements
system.cpu07.icache.tags.tagsinuse                511                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs            672791                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             874                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          769.783753                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    26.064107                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   484.935893                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.050906                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.947140                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses          227039                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses         227039                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst       112975                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        112975                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst       112975                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         112975                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst       112975                       # number of overall hits
system.cpu07.icache.overall_hits::total        112975                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst          363                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          363                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst          363                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          363                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst          363                       # number of overall misses
system.cpu07.icache.overall_misses::total          363                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst       113338                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       113338                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst       113338                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       113338                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst       113338                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       113338                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.003203                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.003203                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.003203                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.003203                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.003203                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.003203                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          363                       # number of writebacks
system.cpu07.icache.writebacks::total             363                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                     86                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                     1469                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                    347     26.71%     26.71% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    85      6.54%     33.26% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1      0.08%     33.33% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   866     66.67%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total               1299                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     347     44.54%     44.54% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     85     10.91%     55.46% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1      0.13%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    346     44.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 779                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            83021656000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               4165000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              44286000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        83070271500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.399538                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.599692                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::swpipl                1127     81.49%     81.49% # number of callpals executed
system.cpu08.kern.callpal::rdps                   170     12.29%     93.78% # number of callpals executed
system.cpu08.kern.callpal::rti                     86      6.22%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                 1383                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel              86                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements             521                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         451.528471                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             45819                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             900                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           50.910000                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   451.528471                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.881892                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.881892                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          370                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           80417                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          80417                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data        24922                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         24922                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data        13672                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        13672                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data          278                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          278                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data          240                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          240                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data        38594                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          38594                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data        38594                       # number of overall hits
system.cpu08.dcache.overall_hits::total         38594                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data          645                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total          645                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data           70                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data           11                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data           29                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data          715                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total          715                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data          715                       # number of overall misses
system.cpu08.dcache.overall_misses::total          715                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data        25567                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        25567                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data        13742                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        13742                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data          289                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          289                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data          269                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          269                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data        39309                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        39309                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data        39309                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        39309                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.025228                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.025228                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.005094                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.005094                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.038062                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.038062                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.107807                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.107807                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.018189                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.018189                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.018189                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.018189                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          189                       # number of writebacks
system.cpu08.dcache.writebacks::total             189                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             351                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            647882                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             863                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          750.732329                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses          227423                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses         227423                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst       113185                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        113185                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst       113185                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         113185                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst       113185                       # number of overall hits
system.cpu08.icache.overall_hits::total        113185                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst          351                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          351                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst          351                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          351                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst          351                       # number of overall misses
system.cpu08.icache.overall_misses::total          351                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst       113536                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       113536                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst       113536                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       113536                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst       113536                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       113536                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.003092                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.003092                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.003092                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.003092                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.003092                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.003092                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          351                       # number of writebacks
system.cpu08.icache.writebacks::total             351                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                     86                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                     1469                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                    347     26.71%     26.71% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    85      6.54%     33.26% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     1      0.08%     33.33% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   866     66.67%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total               1299                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     347     44.54%     44.54% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     85     10.91%     55.46% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      1      0.13%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    346     44.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 779                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0            83021524500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               4165000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              44417500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total        83070271500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.399538                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.599692                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::swpipl                1127     81.49%     81.49% # number of callpals executed
system.cpu09.kern.callpal::rdps                   170     12.29%     93.78% # number of callpals executed
system.cpu09.kern.callpal::rti                     86      6.22%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                 1383                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel              86                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements             251                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         454.911363                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             52218                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             642                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           81.336449                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   454.911363                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.888499                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.888499                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          391                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          385                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.763672                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           80385                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          80385                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data        25287                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         25287                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data        13679                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        13679                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data          279                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          279                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data          240                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          240                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data        38966                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          38966                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data        38966                       # number of overall hits
system.cpu09.dcache.overall_hits::total         38966                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data          384                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total          384                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data           71                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           71                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data           12                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data           29                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data          455                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total          455                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data          455                       # number of overall misses
system.cpu09.dcache.overall_misses::total          455                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data        25671                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        25671                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data        13750                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        13750                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data          291                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          291                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data          269                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          269                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data        39421                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        39421                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data        39421                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        39421                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.014959                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.014959                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.005164                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.005164                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.041237                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.041237                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.107807                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.107807                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.011542                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.011542                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.011542                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.011542                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks           15                       # number of writebacks
system.cpu09.dcache.writebacks::total              15                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             366                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            700476                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             878                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs          797.808656                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst            4                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst          508                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.007812                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.992188                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses          227964                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses         227964                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst       113433                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        113433                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst       113433                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         113433                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst       113433                       # number of overall hits
system.cpu09.icache.overall_hits::total        113433                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst          366                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          366                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst          366                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          366                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst          366                       # number of overall misses
system.cpu09.icache.overall_misses::total          366                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst       113799                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       113799                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst       113799                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       113799                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst       113799                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       113799                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.003216                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.003216                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.003216                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.003216                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.003216                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.003216                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          366                       # number of writebacks
system.cpu09.icache.writebacks::total             366                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                     86                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                     1469                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                    347     26.71%     26.71% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    85      6.54%     33.26% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1      0.08%     33.33% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   866     66.67%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total               1299                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                     347     44.54%     44.54% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     85     10.91%     55.46% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1      0.13%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                    346     44.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 779                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0            83021426000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               4165000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              44516000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total        83070271500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.399538                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.599692                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpipl                1127     81.49%     81.49% # number of callpals executed
system.cpu10.kern.callpal::rdps                   170     12.29%     93.78% # number of callpals executed
system.cpu10.kern.callpal::rti                     86      6.22%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                 1383                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel              86                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements             428                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         456.416692                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             42744                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             812                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           52.640394                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   456.416692                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.891439                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.891439                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          384                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          377                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           80777                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          80777                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data        25224                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         25224                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data        13673                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        13673                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data          280                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          280                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data          240                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total          240                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data        38897                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          38897                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data        38897                       # number of overall hits
system.cpu10.dcache.overall_hits::total         38897                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data          561                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total          561                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data           69                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           69                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data           13                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data           29                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data          630                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          630                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data          630                       # number of overall misses
system.cpu10.dcache.overall_misses::total          630                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data        25785                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        25785                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data        13742                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total        13742                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data          293                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          293                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data          269                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          269                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data        39527                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        39527                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data        39527                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        39527                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.021757                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.021757                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.005021                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.005021                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.044369                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.044369                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.107807                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.107807                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.015938                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.015938                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.015938                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.015938                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks           17                       # number of writebacks
system.cpu10.dcache.writebacks::total              17                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             352                       # number of replacements
system.cpu10.icache.tags.tagsinuse         498.871783                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs           1551039                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             851                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         1822.607521                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    82.710638                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst   416.161145                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.161544                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.812815                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.974359                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses          228346                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses         228346                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst       113642                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        113642                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst       113642                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         113642                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst       113642                       # number of overall hits
system.cpu10.icache.overall_hits::total        113642                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst          354                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          354                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst          354                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          354                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst          354                       # number of overall misses
system.cpu10.icache.overall_misses::total          354                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst       113996                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       113996                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst       113996                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       113996                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst       113996                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       113996                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.003105                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.003105                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.003105                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.003105                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.003105                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.003105                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          352                       # number of writebacks
system.cpu10.icache.writebacks::total             352                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                     86                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                     1469                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                    347     26.71%     26.71% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    85      6.54%     33.26% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1      0.08%     33.33% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   866     66.67%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total               1299                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                     347     44.54%     44.54% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     85     10.91%     55.46% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1      0.13%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                    346     44.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 779                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0            83021079500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               4165000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              44862500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        83070271500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.399538                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.599692                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpipl                1127     81.49%     81.49% # number of callpals executed
system.cpu11.kern.callpal::rdps                   170     12.29%     93.78% # number of callpals executed
system.cpu11.kern.callpal::rti                     86      6.22%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                 1383                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel              86                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements             270                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         468.363086                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             44402                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             665                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           66.769925                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   468.363086                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.914772                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.914772                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          389                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           81234                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          81234                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data        25669                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         25669                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data        13689                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total        13689                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data          282                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          282                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data          240                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          240                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data        39358                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          39358                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data        39358                       # number of overall hits
system.cpu11.dcache.overall_hits::total         39358                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data          397                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          397                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data           77                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           77                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data           14                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data           29                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data          474                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          474                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data          474                       # number of overall misses
system.cpu11.dcache.overall_misses::total          474                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data        26066                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        26066                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data        13766                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total        13766                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data          296                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          296                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data          269                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          269                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data        39832                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        39832                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data        39832                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        39832                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.015231                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.015231                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.005593                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.005593                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.047297                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.047297                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.107807                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.107807                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.011900                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.011900                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.011900                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.011900                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks           18                       # number of writebacks
system.cpu11.dcache.writebacks::total              18                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             354                       # number of replacements
system.cpu11.icache.tags.tagsinuse         500.871783                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs           6961538                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             855                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         8142.149708                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    69.256435                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst   431.615348                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.135266                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.842999                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.978265                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses          229734                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses         229734                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst       114333                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        114333                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst       114333                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         114333                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst       114333                       # number of overall hits
system.cpu11.icache.overall_hits::total        114333                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst          356                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          356                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst          356                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          356                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst          356                       # number of overall misses
system.cpu11.icache.overall_misses::total          356                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst       114689                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       114689                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst       114689                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       114689                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst       114689                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       114689                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.003104                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.003104                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.003104                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.003104                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.003104                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.003104                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          354                       # number of writebacks
system.cpu11.icache.writebacks::total             354                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                     86                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                     1473                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                    350     26.86%     26.86% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    85      6.52%     33.38% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1      0.08%     33.46% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   867     66.54%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total               1303                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                     350     44.59%     44.59% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     85     10.83%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1      0.13%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                    349     44.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 785                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            83021817000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               4165000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              44125000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        83070271500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.402537                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.602456                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpipl                1131     81.54%     81.54% # number of callpals executed
system.cpu12.kern.callpal::rdps                   170     12.26%     93.80% # number of callpals executed
system.cpu12.kern.callpal::rti                     86      6.20%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                 1387                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel              86                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements             279                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         458.692458                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             46114                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             664                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           69.448795                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   458.692458                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.895884                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.895884                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          385                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          379                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.751953                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           79905                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          79905                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data        24978                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         24978                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data        13700                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total        13700                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data          278                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          278                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data          241                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          241                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data        38678                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          38678                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data        38678                       # number of overall hits
system.cpu12.dcache.overall_hits::total         38678                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data          403                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          403                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data           81                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           81                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data           14                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data           34                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           34                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data          484                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          484                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data          484                       # number of overall misses
system.cpu12.dcache.overall_misses::total          484                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data        25381                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        25381                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data        13781                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total        13781                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data          292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data          275                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          275                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data        39162                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        39162                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data        39162                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        39162                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.015878                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.015878                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.005878                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.005878                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.047945                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.047945                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.123636                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.123636                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.012359                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.012359                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.012359                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.012359                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks           23                       # number of writebacks
system.cpu12.dcache.writebacks::total              23                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             368                       # number of replacements
system.cpu12.icache.tags.tagsinuse         502.878081                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs           9711427                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             871                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        11149.743972                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    58.162559                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst   444.715522                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.113599                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.868585                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.982184                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses          227347                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses         227347                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst       113117                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        113117                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst       113117                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         113117                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst       113117                       # number of overall hits
system.cpu12.icache.overall_hits::total        113117                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst          371                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          371                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst          371                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          371                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst          371                       # number of overall misses
system.cpu12.icache.overall_misses::total          371                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst       113488                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       113488                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst       113488                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       113488                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst       113488                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       113488                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.003269                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.003269                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.003269                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.003269                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.003269                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.003269                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          368                       # number of writebacks
system.cpu12.icache.writebacks::total             368                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                     86                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                     1473                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                    350     26.86%     26.86% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    85      6.52%     33.38% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1      0.08%     33.46% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   867     66.54%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total               1303                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                     350     44.59%     44.59% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     85     10.83%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1      0.13%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                    349     44.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 785                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0            83017260500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               4165000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              43966000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total        83065556000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.402537                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.602456                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpipl                1131     81.54%     81.54% # number of callpals executed
system.cpu13.kern.callpal::rdps                   170     12.26%     93.80% # number of callpals executed
system.cpu13.kern.callpal::rti                     86      6.20%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                 1387                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel              86                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements             260                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         460.527580                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             48230                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             634                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           76.072555                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   460.527580                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.899468                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.899468                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          374                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           79574                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          79574                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data        24854                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         24854                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data        13700                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total        13700                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data          277                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          277                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data          244                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          244                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data        38554                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          38554                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data        38554                       # number of overall hits
system.cpu13.dcache.overall_hits::total         38554                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data          382                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          382                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data           77                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           77                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data           11                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data           31                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           31                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data          459                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          459                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data          459                       # number of overall misses
system.cpu13.dcache.overall_misses::total          459                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data        25236                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        25236                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data        13777                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total        13777                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data          288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data          275                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          275                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data        39013                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        39013                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data        39013                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        39013                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.015137                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.015137                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.005589                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.005589                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.038194                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.038194                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.112727                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.112727                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.011765                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.011765                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.011765                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.011765                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks           23                       # number of writebacks
system.cpu13.dcache.writebacks::total              23                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             386                       # number of replacements
system.cpu13.icache.tags.tagsinuse         506.959360                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs            524693                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             893                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          587.562150                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    26.203198                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst   480.756162                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.051178                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.938977                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.990155                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses          226687                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses         226687                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst       112763                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        112763                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst       112763                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         112763                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst       112763                       # number of overall hits
system.cpu13.icache.overall_hits::total        112763                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst          387                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          387                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst          387                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          387                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst          387                       # number of overall misses
system.cpu13.icache.overall_misses::total          387                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst       113150                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       113150                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst       113150                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       113150                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst       113150                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       113150                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.003420                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.003420                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.003420                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.003420                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.003420                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.003420                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          386                       # number of writebacks
system.cpu13.icache.writebacks::total             386                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                     86                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                     1475                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                    350     26.82%     26.82% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    85      6.51%     33.33% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1      0.08%     33.41% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   869     66.59%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total               1305                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                     350     44.59%     44.59% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     85     10.83%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1      0.13%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                    349     44.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 785                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0            83020863500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               4165000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31              45024000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total        83070217000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.401611                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.601533                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpipl                1133     81.57%     81.57% # number of callpals executed
system.cpu14.kern.callpal::rdps                   170     12.24%     93.81% # number of callpals executed
system.cpu14.kern.callpal::rti                     86      6.19%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                 1389                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel              86                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements             280                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         473.269643                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             43152                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             643                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           67.110420                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   473.269643                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.924355                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.924355                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          363                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          356                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.708984                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           81699                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          81699                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data        25874                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         25874                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data        13711                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total        13711                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data          283                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total          283                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data          239                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total          239                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data        39585                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          39585                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data        39585                       # number of overall hits
system.cpu14.dcache.overall_hits::total         39585                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data          407                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total          407                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data           67                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           67                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data           15                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data           30                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           30                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data          474                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          474                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data          474                       # number of overall misses
system.cpu14.dcache.overall_misses::total          474                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data        26281                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        26281                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data        13778                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total        13778                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data          298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data          269                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total          269                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data        40059                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        40059                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data        40059                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        40059                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.015486                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.015486                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.004863                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.004863                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.050336                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.050336                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.111524                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.111524                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.011833                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.011833                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.011833                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.011833                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks           23                       # number of writebacks
system.cpu14.dcache.writebacks::total              23                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements             354                       # number of replacements
system.cpu14.icache.tags.tagsinuse         493.743566                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs           6985259                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             848                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         8237.333726                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    98.384650                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst   395.358915                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.192158                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.772185                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.964343                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses          230748                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses         230748                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst       114837                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        114837                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst       114837                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         114837                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst       114837                       # number of overall hits
system.cpu14.icache.overall_hits::total        114837                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst          358                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          358                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst          358                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          358                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst          358                       # number of overall misses
system.cpu14.icache.overall_misses::total          358                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst       115195                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       115195                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst       115195                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       115195                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst       115195                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       115195                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.003108                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.003108                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.003108                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.003108                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.003108                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.003108                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks          354                       # number of writebacks
system.cpu14.icache.writebacks::total             354                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                     86                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                     1495                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                    341     25.74%     25.74% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    85      6.42%     32.15% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2      0.15%     32.30% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   897     67.70%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total               1325                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                     341     44.34%     44.34% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     85     11.05%     55.40% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2      0.26%     55.66% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                    341     44.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 769                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            83021832500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               4165000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              44168500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        83070361000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.380156                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.580377                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                1153     81.83%     81.83% # number of callpals executed
system.cpu15.kern.callpal::rdps                   170     12.07%     93.90% # number of callpals executed
system.cpu15.kern.callpal::rti                     86      6.10%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                 1409                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel              86                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements            1256                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         460.733755                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs            830551                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs            1720                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs          482.878488                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   152.997526                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   307.736229                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.298823                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.601047                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.899871                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          446                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses          116384                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses         116384                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data        37205                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         37205                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data        18111                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total        18111                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data          259                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          259                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data          237                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total          237                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data        55316                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          55316                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data        55316                       # number of overall hits
system.cpu15.dcache.overall_hits::total         55316                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data         1476                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         1476                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data           87                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           87                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data           21                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data           27                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           27                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data         1563                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         1563                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data         1563                       # number of overall misses
system.cpu15.dcache.overall_misses::total         1563                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data        38681                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        38681                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data        18198                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total        18198                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data          280                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          280                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data          264                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          264                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data        56879                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        56879                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data        56879                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        56879                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.038158                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.038158                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.004781                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.004781                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.075000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.075000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.102273                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.102273                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.027479                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.027479                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.027479                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.027479                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks           94                       # number of writebacks
system.cpu15.dcache.writebacks::total              94                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             600                       # number of replacements
system.cpu15.icache.tags.tagsinuse                441                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs           2891179                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            1041                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         2777.309318                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst          277                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst          164                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.541016                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.320312                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.861328                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          424                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses          366842                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses         366842                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst       182521                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        182521                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst       182521                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         182521                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst       182521                       # number of overall hits
system.cpu15.icache.overall_hits::total        182521                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst          600                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          600                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst          600                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          600                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst          600                       # number of overall misses
system.cpu15.icache.overall_misses::total          600                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst       183121                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       183121                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst       183121                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       183121                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst       183121                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       183121                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.003277                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.003277                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.003277                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.003277                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.003277                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.003277                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          600                       # number of writebacks
system.cpu15.icache.writebacks::total             600                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   9                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    73728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          9                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  751                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 751                       # Transaction distribution
system.iobus.trans_dist::WriteReq                3061                       # Transaction distribution
system.iobus.trans_dist::WriteResp               3061                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         3040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1242                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5314                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         2310                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         2310                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    7624                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        12160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1353                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          621                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        14161                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        73752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        73752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    87913                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 1155                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1171                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                10395                       # Number of tag accesses
system.iocache.tags.data_accesses               10395                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1152                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            3                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 3                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            3                       # number of overall misses
system.iocache.overall_misses::total                3                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            3                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               3                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            3                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              3                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1152                       # number of writebacks
system.iocache.writebacks::total                 1152                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   4590332                       # number of replacements
system.l2.tags.tagsinuse                  4089.063021                       # Cycle average of tags in use
system.l2.tags.total_refs                     6150584                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4594379                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.338719                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       74.132384                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.inst     0.373863                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.data     0.051166                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.inst     0.058708                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.data     0.207870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.inst    11.234564                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.data  3995.245302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.inst     0.627393                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.data     0.748702                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst     1.924816                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data     3.329531                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst     0.024707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data     0.046359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst     0.000974                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data     0.009550                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.inst     0.006151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.data     0.013349                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.inst     0.000442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.data     0.189197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.inst     0.069106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.data     0.033419                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.inst     0.010479                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.data     0.132369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.inst     0.000126                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.data     0.015168                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.inst     0.005928                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.data     0.151896                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.inst     0.066197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.data     0.161581                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.inst     0.010529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.data     0.020181                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.inst     0.113513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.data     0.047501                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.018099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.inst     0.000091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.data     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.inst     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.data     0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.inst     0.002743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.data     0.975402                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.inst     0.000153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.data     0.000183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.000470                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.000813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.inst     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.data     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.data     0.000046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.inst     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.data     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.inst     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.data     0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.data     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.inst     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.data     0.000037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.inst     0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.data     0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.inst     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.data     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.inst     0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.data     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998306                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4047                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1007                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2928                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.988037                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  90883819                       # Number of tag accesses
system.l2.tags.data_accesses                 90883819                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1169848                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1169848                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         9250                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             9250                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus03.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus04.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus10.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus13.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus00.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus02.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus04.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus13.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus00.data           17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus02.data         4819                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus03.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus04.data          568                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5456                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus00.inst          476                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus01.inst          530                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus02.inst         2557                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus03.inst         1058                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst         3130                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst          360                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst          349                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus07.inst          358                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus08.inst          351                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus09.inst          363                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus10.inst          354                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus11.inst          356                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus12.inst          369                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus13.inst          326                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus14.inst          332                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus15.inst          474                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              11743                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data          223                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus01.data          344                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus02.data       985741                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus03.data          919                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data         2595                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data          210                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data          216                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data          212                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus08.data          393                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus09.data          222                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus10.data          229                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus11.data          224                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus12.data          233                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus13.data          212                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus14.data          223                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus15.data          368                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            992564                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.inst          476                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus00.data          240                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.inst          530                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.data          344                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.inst         2557                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.data       990560                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.inst         1058                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.data          971                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst         3130                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data         3163                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst          360                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data          210                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst          349                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data          216                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.inst          358                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data          212                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.inst          351                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.data          393                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.inst          363                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.data          222                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.inst          354                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.data          229                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.inst          356                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.data          224                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.inst          369                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.data          233                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.inst          326                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.data          212                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.inst          332                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.data          223                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.inst          474                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.data          368                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1009763                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.inst          476                       # number of overall hits
system.l2.overall_hits::switch_cpus00.data          240                       # number of overall hits
system.l2.overall_hits::switch_cpus01.inst          530                       # number of overall hits
system.l2.overall_hits::switch_cpus01.data          344                       # number of overall hits
system.l2.overall_hits::switch_cpus02.inst         2557                       # number of overall hits
system.l2.overall_hits::switch_cpus02.data       990560                       # number of overall hits
system.l2.overall_hits::switch_cpus03.inst         1058                       # number of overall hits
system.l2.overall_hits::switch_cpus03.data          971                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst         3130                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data         3163                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst          360                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data          210                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst          349                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data          216                       # number of overall hits
system.l2.overall_hits::switch_cpus07.inst          358                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data          212                       # number of overall hits
system.l2.overall_hits::switch_cpus08.inst          351                       # number of overall hits
system.l2.overall_hits::switch_cpus08.data          393                       # number of overall hits
system.l2.overall_hits::switch_cpus09.inst          363                       # number of overall hits
system.l2.overall_hits::switch_cpus09.data          222                       # number of overall hits
system.l2.overall_hits::switch_cpus10.inst          354                       # number of overall hits
system.l2.overall_hits::switch_cpus10.data          229                       # number of overall hits
system.l2.overall_hits::switch_cpus11.inst          356                       # number of overall hits
system.l2.overall_hits::switch_cpus11.data          224                       # number of overall hits
system.l2.overall_hits::switch_cpus12.inst          369                       # number of overall hits
system.l2.overall_hits::switch_cpus12.data          233                       # number of overall hits
system.l2.overall_hits::switch_cpus13.inst          326                       # number of overall hits
system.l2.overall_hits::switch_cpus13.data          212                       # number of overall hits
system.l2.overall_hits::switch_cpus14.inst          332                       # number of overall hits
system.l2.overall_hits::switch_cpus14.data          223                       # number of overall hits
system.l2.overall_hits::switch_cpus15.inst          474                       # number of overall hits
system.l2.overall_hits::switch_cpus15.data          368                       # number of overall hits
system.l2.overall_hits::total                 1009763                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus00.data          139                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus01.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus02.data          328                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus03.data           44                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus04.data           46                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data           44                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data           40                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data           41                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus08.data           41                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus09.data           40                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus10.data           41                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus11.data           41                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus12.data           42                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data           44                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data           40                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                988                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus00.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus01.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus02.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus03.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus05.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus08.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus09.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus10.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus11.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus12.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              305                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus00.data           43                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus01.data           22                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus02.data        42153                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus03.data          578                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus04.data         6384                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data           23                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data           25                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus07.data           23                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus08.data           25                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus09.data           23                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus10.data           23                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus11.data           24                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus12.data           24                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus13.data           26                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus14.data           23                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data           10                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               49429                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus00.inst          429                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus01.inst           70                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus02.inst         5193                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus03.inst          622                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst         1739                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus05.inst            7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus07.inst            5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus09.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus12.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus13.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus14.inst           26                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus15.inst          126                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8284                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus00.data          136                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus01.data          259                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus02.data      4525457                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus03.data          799                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data         3273                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data           37                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data           24                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus07.data           25                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus08.data          116                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus09.data           22                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus10.data          192                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus11.data           25                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus12.data           31                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus13.data           46                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus14.data           39                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus15.data           54                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4530535                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus00.inst          429                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus00.data          179                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.inst           70                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.data          281                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.inst         5193                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.data      4567610                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.inst          622                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.data         1377                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.inst         1739                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data         9657                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.inst            7                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data           60                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data           49                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.inst            5                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.data           48                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.data          141                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.inst            3                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.data           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.data          215                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.data           49                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.data           55                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.data           72                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.data           62                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.inst          126                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data           64                       # number of demand (read+write) misses
system.l2.demand_misses::total                4588248                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus00.inst          429                       # number of overall misses
system.l2.overall_misses::switch_cpus00.data          179                       # number of overall misses
system.l2.overall_misses::switch_cpus01.inst           70                       # number of overall misses
system.l2.overall_misses::switch_cpus01.data          281                       # number of overall misses
system.l2.overall_misses::switch_cpus02.inst         5193                       # number of overall misses
system.l2.overall_misses::switch_cpus02.data      4567610                       # number of overall misses
system.l2.overall_misses::switch_cpus03.inst          622                       # number of overall misses
system.l2.overall_misses::switch_cpus03.data         1377                       # number of overall misses
system.l2.overall_misses::switch_cpus04.inst         1739                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data         9657                       # number of overall misses
system.l2.overall_misses::switch_cpus05.inst            7                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data           60                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst            1                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data           49                       # number of overall misses
system.l2.overall_misses::switch_cpus07.inst            5                       # number of overall misses
system.l2.overall_misses::switch_cpus07.data           48                       # number of overall misses
system.l2.overall_misses::switch_cpus08.data          141                       # number of overall misses
system.l2.overall_misses::switch_cpus09.inst            3                       # number of overall misses
system.l2.overall_misses::switch_cpus09.data           45                       # number of overall misses
system.l2.overall_misses::switch_cpus10.data          215                       # number of overall misses
system.l2.overall_misses::switch_cpus11.data           49                       # number of overall misses
system.l2.overall_misses::switch_cpus12.inst            2                       # number of overall misses
system.l2.overall_misses::switch_cpus12.data           55                       # number of overall misses
system.l2.overall_misses::switch_cpus13.inst           61                       # number of overall misses
system.l2.overall_misses::switch_cpus13.data           72                       # number of overall misses
system.l2.overall_misses::switch_cpus14.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus14.data           62                       # number of overall misses
system.l2.overall_misses::switch_cpus15.inst          126                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data           64                       # number of overall misses
system.l2.overall_misses::total               4588248                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      1169848                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1169848                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         9250                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         9250                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus00.data          139                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus01.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus02.data          328                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus03.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus08.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus09.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus10.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus11.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus12.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              997                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus00.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus01.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus02.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus03.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus05.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus08.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus09.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus10.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus11.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus12.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            309                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus00.data           60                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus01.data           22                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus02.data        46972                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus03.data          630                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data         6952                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data           23                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data           25                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus07.data           23                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus08.data           25                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus09.data           23                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus10.data           23                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus11.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus12.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus13.data           26                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus14.data           23                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data           10                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             54885                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus00.inst          905                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus01.inst          600                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus02.inst         7750                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus03.inst         1680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst         4869                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst          367                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst          350                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus07.inst          363                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus08.inst          351                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus09.inst          366                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus10.inst          354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus11.inst          356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus12.inst          371                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus13.inst          387                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus14.inst          358                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus15.inst          600                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          20027                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data          359                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus01.data          603                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus02.data      5511198                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus03.data         1718                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data         5868                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data          247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data          240                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data          237                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus08.data          509                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus09.data          244                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus10.data          421                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus11.data          249                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus12.data          264                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus13.data          258                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus14.data          262                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus15.data          422                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5523099                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.inst          905                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus00.data          419                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.inst          600                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.data          625                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.inst         7750                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.data      5558170                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.inst         1680                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.data         2348                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst         4869                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data        12820                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst          367                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data          270                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst          350                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data          265                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.inst          363                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data          260                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.inst          351                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.data          534                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.inst          366                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.data          267                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.inst          354                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.data          444                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.inst          356                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.data          273                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.inst          371                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.data          288                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.inst          387                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.data          284                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.inst          358                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.data          285                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.inst          600                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data          432                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5598011                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.inst          905                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data          419                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.inst          600                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.data          625                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.inst         7750                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.data      5558170                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.inst         1680                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.data         2348                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst         4869                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data        12820                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst          367                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data          270                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst          350                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data          265                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.inst          363                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data          260                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.inst          351                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.data          534                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.inst          366                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.data          267                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.inst          354                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.data          444                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.inst          356                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.data          273                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.inst          371                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.data          288                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.inst          387                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.data          284                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.inst          358                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.data          285                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.inst          600                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data          432                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5598011                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus03.data     0.936170                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.938776                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus10.data     0.976190                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data     0.956522                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.990973                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus00.data     0.958333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus02.data     0.941176                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data     0.958333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data     0.956522                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.987055                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus00.data     0.716667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus02.data     0.897407                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus03.data     0.917460                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.918297                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.900592                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus00.inst     0.474033                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus01.inst     0.116667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus02.inst     0.670065                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus03.inst     0.370238                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.357158                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus05.inst     0.019074                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.002857                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus07.inst     0.013774                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus09.inst     0.008197                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus12.inst     0.005391                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus13.inst     0.157623                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus14.inst     0.072626                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus15.inst     0.210000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.413642                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus00.data     0.378830                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus01.data     0.429519                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus02.data     0.821139                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus03.data     0.465076                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.557771                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.149798                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.100000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus07.data     0.105485                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus08.data     0.227898                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus09.data     0.090164                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus10.data     0.456057                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus11.data     0.100402                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus12.data     0.117424                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus13.data     0.178295                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus14.data     0.148855                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus15.data     0.127962                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.820289                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus00.inst     0.474033                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus00.data     0.427208                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.inst     0.116667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.data     0.449600                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.inst     0.670065                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.data     0.821783                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.inst     0.370238                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.data     0.586457                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.357158                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.753276                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.inst     0.019074                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.222222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.002857                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.184906                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.inst     0.013774                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.data     0.184615                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.data     0.264045                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.inst     0.008197                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.data     0.168539                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.data     0.484234                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.data     0.179487                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.inst     0.005391                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.data     0.190972                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.inst     0.157623                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.data     0.253521                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.inst     0.072626                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.data     0.217544                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.inst     0.210000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data     0.148148                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.819621                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus00.inst     0.474033                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus00.data     0.427208                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.inst     0.116667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.data     0.449600                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.inst     0.670065                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.data     0.821783                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.inst     0.370238                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.data     0.586457                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.357158                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.753276                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.inst     0.019074                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.222222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.002857                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.184906                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.inst     0.013774                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.data     0.184615                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.data     0.264045                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.inst     0.008197                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.data     0.168539                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.data     0.484234                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.data     0.179487                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.inst     0.005391                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.data     0.190972                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.inst     0.157623                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.data     0.253521                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.inst     0.072626                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.data     0.217544                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.inst     0.210000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data     0.148148                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.819621                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1138007                       # number of writebacks
system.l2.writebacks::total                   1138007                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 748                       # Transaction distribution
system.membus.trans_dist::ReadResp            4539570                       # Transaction distribution
system.membus.trans_dist::WriteReq               1909                       # Transaction distribution
system.membus.trans_dist::WriteResp              1909                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1139159                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3355656                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1189                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            524                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1317                       # Transaction distribution
system.membus.trans_dist::ReadExReq             49577                       # Transaction distribution
system.membus.trans_dist::ReadExResp            49405                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4538822                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1152                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         3462                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         3462                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         5314                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13673313                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     13678627                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13682089                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        73920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        73920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        14161                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    366478784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    366492945                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               366566865                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           9088739                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 9088739    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             9088739                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits              81661                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits             43294                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits             124955                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits             37354                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses         37354                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles              166140721                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts            389271                       # Number of instructions committed
system.switch_cpus00.committedOps              389271                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses       374951                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls             24958                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts        28355                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts             374951                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads       498860                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes       294563                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs              125287                       # number of memory refs
system.switch_cpus00.num_load_insts             81907                       # Number of load instructions
system.switch_cpus00.num_store_insts            43380                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     165752248.617233                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     388472.382767                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.002338                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.997662                       # Percentage of idle cycles
system.switch_cpus00.Branches                   59459                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass         1568      0.40%      0.40% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu          246013     63.20%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::IntMult           1026      0.26%     63.86% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     63.86% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     63.86% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     63.86% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     63.86% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     63.86% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     63.86% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     63.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     63.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     63.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     63.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     63.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     63.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     63.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     63.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     63.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     63.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     63.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     63.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     63.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     63.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     63.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     63.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     63.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     63.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     63.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     63.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     63.86% # Class of executed instruction
system.switch_cpus00.op_class::MemRead          85697     22.01%     85.88% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite         43550     11.19%     97.07% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess        11417      2.93%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total           389271                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits              38764                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits             18537                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits              57301                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits             17833                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses         17833                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles              166140718                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts            182611                       # Number of instructions committed
system.switch_cpus01.committedOps              182611                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses       176263                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls              7242                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts        14696                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts             176263                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads       243640                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes       141079                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs               57387                       # number of memory refs
system.switch_cpus01.num_load_insts             38764                       # Number of load instructions
system.switch_cpus01.num_store_insts            18623                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     165958525.811296                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     182192.188704                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.001097                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.998903                       # Percentage of idle cycles
system.switch_cpus01.Branches                   25339                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass          818      0.45%      0.45% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu          117057     64.10%     64.55% # Class of executed instruction
system.switch_cpus01.op_class::IntMult            733      0.40%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::MemRead          39314     21.53%     86.48% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite         18623     10.20%     96.68% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess         6066      3.32%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total           182611                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits           24599097                       # DTB read hits
system.switch_cpus02.dtb.read_misses          3034259                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses       26934742                       # DTB read accesses
system.switch_cpus02.dtb.write_hits          11229926                       # DTB write hits
system.switch_cpus02.dtb.write_misses           37021                       # DTB write misses
system.switch_cpus02.dtb.write_acv                 12                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses      10909778                       # DTB write accesses
system.switch_cpus02.dtb.data_hits           35829023                       # DTB hits
system.switch_cpus02.dtb.data_misses          3071280                       # DTB misses
system.switch_cpus02.dtb.data_acv                  12                       # DTB access violations
system.switch_cpus02.dtb.data_accesses       37844520                       # DTB accesses
system.switch_cpus02.itb.fetch_hits         161896045                       # ITB hits
system.switch_cpus02.itb.fetch_misses             322                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses     161896367                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles              166031523                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts         162811599                       # Number of instructions committed
system.switch_cpus02.committedOps           162811599                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses    139007837                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses      8406668                       # Number of float alu accesses
system.switch_cpus02.num_func_calls           3778050                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts     17932578                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts          139007837                       # number of integer instructions
system.switch_cpus02.num_fp_insts             8406668                       # number of float instructions
system.switch_cpus02.num_int_register_reads    177671203                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes    103909569                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads     10804356                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes      8404284                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs            39362802                       # number of memory refs
system.switch_cpus02.num_load_insts          28095633                       # Number of load instructions
system.switch_cpus02.num_store_insts         11267169                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     559608.339460                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     165471914.660540                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.996630                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.003370                       # Percentage of idle cycles
system.switch_cpus02.Branches                23699468                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass     12913927      7.78%      7.78% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu        71931509     43.36%     51.15% # Class of executed instruction
system.switch_cpus02.op_class::IntMult          16911      0.01%     51.16% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     51.16% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd       6402054      3.86%     55.02% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             2      0.00%     55.02% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt       2001147      1.21%     56.22% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            2      0.00%     56.22% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv           396      0.00%     56.22% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     56.22% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     56.22% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     56.22% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     56.22% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     56.22% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     56.22% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     56.22% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus02.op_class::MemRead       30580235     18.43%     74.66% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite      11267478      6.79%     81.45% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess     30769230     18.55%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total        165882891                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits              51132                       # DTB read hits
system.switch_cpus03.dtb.read_misses              326                       # DTB read misses
system.switch_cpus03.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses           1824                       # DTB read accesses
system.switch_cpus03.dtb.write_hits             28330                       # DTB write hits
system.switch_cpus03.dtb.write_misses              38                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses           875                       # DTB write accesses
system.switch_cpus03.dtb.data_hits              79462                       # DTB hits
system.switch_cpus03.dtb.data_misses              364                       # DTB misses
system.switch_cpus03.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus03.dtb.data_accesses           2699                       # DTB accesses
system.switch_cpus03.itb.fetch_hits             40934                       # ITB hits
system.switch_cpus03.itb.fetch_misses             125                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses         41059                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles              166140823                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts            258086                       # Number of instructions committed
system.switch_cpus03.committedOps              258086                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses       247257                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses          296                       # Number of float alu accesses
system.switch_cpus03.num_func_calls              7817                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts        25485                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts             247257                       # number of integer instructions
system.switch_cpus03.num_fp_insts                 296                       # number of float instructions
system.switch_cpus03.num_int_register_reads       331144                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes       191417                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs               80655                       # number of memory refs
system.switch_cpus03.num_load_insts             52016                       # Number of load instructions
system.switch_cpus03.num_store_insts            28639                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     165882785.195450                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     258037.804550                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.001553                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.998447                       # Percentage of idle cycles
system.switch_cpus03.Branches                   36944                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass         3595      1.39%      1.39% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu          159608     61.75%     63.14% # Class of executed instruction
system.switch_cpus03.op_class::IntMult            540      0.21%     63.35% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     63.35% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd            24      0.01%     63.36% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     63.36% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     63.36% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             3      0.00%     63.36% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     63.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     63.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     63.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     63.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     63.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     63.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     63.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus03.op_class::MemRead          53626     20.75%     84.11% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite         28648     11.08%     95.19% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess        12427      4.81%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total           258471                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits             109310                       # DTB read hits
system.switch_cpus04.dtb.read_misses              373                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses          34050                       # DTB read accesses
system.switch_cpus04.dtb.write_hits            103329                       # DTB write hits
system.switch_cpus04.dtb.write_misses             106                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses         15516                       # DTB write accesses
system.switch_cpus04.dtb.data_hits             212639                       # DTB hits
system.switch_cpus04.dtb.data_misses              479                       # DTB misses
system.switch_cpus04.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          49566                       # DTB accesses
system.switch_cpus04.itb.fetch_hits            179559                       # ITB hits
system.switch_cpus04.itb.fetch_misses             152                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses        179711                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles              166553234                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            570461                       # Number of instructions committed
system.switch_cpus04.committedOps              570461                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       547924                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses         3618                       # Number of float alu accesses
system.switch_cpus04.num_func_calls             13537                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        56159                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             547924                       # number of integer instructions
system.switch_cpus04.num_fp_insts                3618                       # number of float instructions
system.switch_cpus04.num_int_register_reads       778654                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       383423                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs              213855                       # number of memory refs
system.switch_cpus04.num_load_insts            110155                       # Number of load instructions
system.switch_cpus04.num_store_insts           103700                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     165981848.968497                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     571385.031503                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.003431                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.996569                       # Percentage of idle cycles
system.switch_cpus04.Branches                   75118                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass        10625      1.86%      1.86% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu          326267     57.15%     59.01% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            944      0.17%     59.17% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     59.17% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd          1172      0.21%     59.38% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv           227      0.04%     59.42% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     59.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     59.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     59.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     59.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     59.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     59.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     59.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     59.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     59.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     59.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     59.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     59.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     59.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     59.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     59.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     59.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     59.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     59.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     59.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     59.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     59.42% # Class of executed instruction
system.switch_cpus04.op_class::MemRead         112956     19.78%     79.20% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite        103780     18.18%     97.38% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess        14974      2.62%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           570945                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits              25973                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.write_hits             14196                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.data_hits              40169                       # DTB hits
system.switch_cpus05.dtb.data_misses                0                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus05.itb.fetch_hits             17707                       # ITB hits
system.switch_cpus05.itb.fetch_misses               0                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses         17707                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles              166140629                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts            114317                       # Number of instructions committed
system.switch_cpus05.committedOps              114317                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses       108896                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus05.num_func_calls              4878                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts         7790                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts             108896                       # number of integer instructions
system.switch_cpus05.num_fp_insts                   0                       # number of float instructions
system.switch_cpus05.num_int_register_reads       147303                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes        86146                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs               40255                       # number of memory refs
system.switch_cpus05.num_load_insts             25973                       # Number of load instructions
system.switch_cpus05.num_store_insts            14282                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     166026606.346889                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     114022.653111                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.000686                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.999314                       # Percentage of idle cycles
system.switch_cpus05.Branches                   15211                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass          761      0.67%      0.67% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu           66310     58.01%     58.67% # Class of executed instruction
system.switch_cpus05.op_class::IntMult            429      0.38%     59.05% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     59.05% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             0      0.00%     59.05% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     59.05% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     59.05% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     59.05% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     59.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     59.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     59.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     59.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     59.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     59.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     59.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus05.op_class::MemRead          26525     23.20%     82.25% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite         14282     12.49%     94.74% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess         6010      5.26%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total           114317                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits              25536                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits             14110                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits              39646                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits             17617                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses         17617                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles              166140629                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts            112876                       # Number of instructions committed
system.switch_cpus06.committedOps              112876                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses       107496                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_func_calls              4850                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts         7451                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts             107496                       # number of integer instructions
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_int_register_reads       145550                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes        85171                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs               39732                       # number of memory refs
system.switch_cpus06.num_load_insts             25536                       # Number of load instructions
system.switch_cpus06.num_store_insts            14196                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     166028044.718637                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     112584.281363                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.000678                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.999322                       # Percentage of idle cycles
system.switch_cpus06.Branches                   14826                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass          757      0.67%      0.67% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu           65447     57.98%     58.65% # Class of executed instruction
system.switch_cpus06.op_class::IntMult            427      0.38%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::MemRead          26079     23.10%     82.13% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite         14196     12.58%     94.71% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess         5970      5.29%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total           112876                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits              25739                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits             14121                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits              39860                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits             17617                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses         17617                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles              166140629                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts            113338                       # Number of instructions committed
system.switch_cpus07.committedOps              113338                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses       107953                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls              4850                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts         7652                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts             107953                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads       146042                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes        85419                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs               39946                       # number of memory refs
system.switch_cpus07.num_load_insts             25739                       # Number of load instructions
system.switch_cpus07.num_store_insts            14207                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     166027583.561283                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     113045.438717                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.000680                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.999320                       # Percentage of idle cycles
system.switch_cpus07.Branches                   15030                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass          759      0.67%      0.67% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu           65693     57.96%     58.63% # Class of executed instruction
system.switch_cpus07.op_class::IntMult            427      0.38%     59.01% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     59.01% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     59.01% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     59.01% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     59.01% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     59.01% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     59.01% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     59.01% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     59.01% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     59.01% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     59.01% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     59.01% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     59.01% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus07.op_class::MemRead          26282     23.19%     82.20% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite         14207     12.54%     94.73% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess         5970      5.27%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total           113338                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits              25856                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits             14115                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits              39971                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits             17617                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses         17617                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles              166140629                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts            113536                       # Number of instructions committed
system.switch_cpus08.committedOps              113536                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses       108151                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls              4850                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts         7776                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts             108151                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads       146210                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes        85501                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs               40057                       # number of memory refs
system.switch_cpus08.num_load_insts             25856                       # Number of load instructions
system.switch_cpus08.num_store_insts            14201                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     166027385.922417                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     113243.077583                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.000682                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.999318                       # Percentage of idle cycles
system.switch_cpus08.Branches                   15156                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass          757      0.67%      0.67% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu           65782     57.94%     58.61% # Class of executed instruction
system.switch_cpus08.op_class::IntMult            427      0.38%     58.98% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     58.98% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus08.op_class::MemRead          26399     23.25%     82.23% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite         14201     12.51%     94.74% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess         5970      5.26%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total           113536                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits              25962                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits             14125                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits              40087                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits             17617                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses         17617                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles              166140629                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts            113799                       # Number of instructions committed
system.switch_cpus09.committedOps              113799                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses       108410                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls              4850                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts         7879                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts             108410                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads       146502                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes        85649                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs               40173                       # number of memory refs
system.switch_cpus09.num_load_insts             25962                       # Number of load instructions
system.switch_cpus09.num_store_insts            14211                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     166027123.402105                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     113505.597895                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.000683                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.999317                       # Percentage of idle cycles
system.switch_cpus09.Branches                   15261                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass          759      0.67%      0.67% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu           65927     57.93%     58.60% # Class of executed instruction
system.switch_cpus09.op_class::IntMult            427      0.38%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::MemRead          26505     23.29%     82.27% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite         14211     12.49%     94.75% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess         5970      5.25%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total           113799                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits              26078                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits             14119                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits              40197                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits             17617                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses         17617                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles              166140629                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts            113996                       # Number of instructions committed
system.switch_cpus10.committedOps              113996                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses       108607                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls              4850                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts         8002                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts             108607                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads       146670                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes        85731                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs               40283                       # number of memory refs
system.switch_cpus10.num_load_insts             26078                       # Number of load instructions
system.switch_cpus10.num_store_insts            14205                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     166026926.761415                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     113702.238585                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.000684                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.999316                       # Percentage of idle cycles
system.switch_cpus10.Branches                   15386                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass          757      0.66%      0.66% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu           66016     57.91%     58.57% # Class of executed instruction
system.switch_cpus10.op_class::IntMult            427      0.37%     58.95% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     58.95% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     58.95% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     58.95% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     58.95% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     58.95% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     58.95% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     58.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     58.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     58.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     58.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     58.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     58.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     58.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     58.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     58.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     58.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     58.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     58.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     58.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     58.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     58.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     58.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     58.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     58.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     58.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     58.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     58.95% # Class of executed instruction
system.switch_cpus10.op_class::MemRead          26621     23.35%     82.30% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite         14205     12.46%     94.76% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess         5970      5.24%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total           113996                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits              26362                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits             14146                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits              40508                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits             17617                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses         17617                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles              166140629                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts            114689                       # Number of instructions committed
system.switch_cpus11.committedOps              114689                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses       109293                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls              4850                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts         8276                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts             109293                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads       147452                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes        86119                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs               40594                       # number of memory refs
system.switch_cpus11.num_load_insts             26362                       # Number of load instructions
system.switch_cpus11.num_store_insts            14232                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     166026235.025383                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     114393.974617                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.000689                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.999311                       # Percentage of idle cycles
system.switch_cpus11.Branches                   15665                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass          759      0.66%      0.66% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu           66396     57.89%     58.55% # Class of executed instruction
system.switch_cpus11.op_class::IntMult            427      0.37%     58.93% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     58.93% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus11.op_class::MemRead          26905     23.46%     82.39% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite         14232     12.41%     94.79% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess         5970      5.21%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total           114689                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits              25673                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits             14157                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits              39830                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits             17653                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses         17653                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles              166140629                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts            113488                       # Number of instructions committed
system.switch_cpus12.committedOps              113488                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses       108079                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls              4864                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts         7535                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts             108079                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads       146366                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes        85626                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs               39916                       # number of memory refs
system.switch_cpus12.num_load_insts             25673                       # Number of load instructions
system.switch_cpus12.num_store_insts            14243                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     166027433.834869                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     113195.165131                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.000681                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.999319                       # Percentage of idle cycles
system.switch_cpus12.Branches                   14934                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass          765      0.67%      0.67% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu           65842     58.02%     58.69% # Class of executed instruction
system.switch_cpus12.op_class::IntMult            429      0.38%     59.07% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     59.07% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     59.07% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     59.07% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     59.07% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     59.07% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     59.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     59.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     59.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     59.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     59.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     59.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     59.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus12.op_class::MemRead          26223     23.11%     82.18% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite         14243     12.55%     94.73% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess         5986      5.27%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total           113488                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits              25524                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits             14151                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits              39675                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits             17653                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses         17653                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles              166131138                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts            113150                       # Number of instructions committed
system.switch_cpus13.committedOps              113150                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses       107743                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls              4864                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts         7383                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts             107743                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads       146003                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes        85446                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs               39761                       # number of memory refs
system.switch_cpus13.num_load_insts             25524                       # Number of load instructions
system.switch_cpus13.num_store_insts            14237                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     166018286.665536                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     112851.334464                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.000679                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.999321                       # Percentage of idle cycles
system.switch_cpus13.Branches                   14778                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass          765      0.68%      0.68% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu           65657     58.03%     58.70% # Class of executed instruction
system.switch_cpus13.op_class::IntMult            429      0.38%     59.08% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     59.08% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus13.op_class::MemRead          26075     23.04%     82.13% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite         14238     12.58%     94.71% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess         5986      5.29%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total           113150                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits              26579                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits             14160                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits              40739                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits             17671                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses         17671                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles              166140520                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts            115195                       # Number of instructions committed
system.switch_cpus14.committedOps              115195                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses       109789                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls              4862                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts         8460                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts             109789                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads       147962                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes        86416                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs               40825                       # number of memory refs
system.switch_cpus14.num_load_insts             26579                       # Number of load instructions
system.switch_cpus14.num_store_insts            14246                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     166025621.023663                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     114898.976337                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.000692                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.999308                       # Percentage of idle cycles
system.switch_cpus14.Branches                   15867                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass          757      0.66%      0.66% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu           66649     57.86%     58.51% # Class of executed instruction
system.switch_cpus14.op_class::IntMult            427      0.37%     58.89% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     58.89% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     58.89% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     58.89% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     58.89% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     58.89% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     58.89% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     58.89% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     58.89% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     58.89% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     58.89% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     58.89% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     58.89% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     58.89% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     58.89% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     58.89% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     58.89% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     58.89% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     58.89% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     58.89% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     58.89% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     58.89% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     58.89% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     58.89% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     58.89% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     58.89% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     58.89% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     58.89% # Class of executed instruction
system.switch_cpus14.op_class::MemRead          27122     23.54%     82.43% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite         14246     12.37%     94.80% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess         5994      5.20%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total           115195                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits              38961                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits             18564                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits              57525                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits             17851                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses         17851                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles              166140808                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts            183121                       # Number of instructions committed
system.switch_cpus15.committedOps              183121                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses       176751                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls              7246                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts        14897                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts             176751                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads       244171                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes       141354                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs               57611                       # number of memory refs
system.switch_cpus15.num_load_insts             38961                       # Number of load instructions
system.switch_cpus15.num_store_insts            18650                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     165958106.642246                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     182701.357754                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.001100                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.998900                       # Percentage of idle cycles
system.switch_cpus15.Branches                   25561                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass          818      0.45%      0.45% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu          117332     64.07%     64.52% # Class of executed instruction
system.switch_cpus15.op_class::IntMult            733      0.40%     64.92% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     64.92% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus15.op_class::MemRead          39513     21.58%     86.50% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite         18651     10.19%     96.68% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess         6074      3.32%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total           183121                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     11205922                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      5337781                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       687553                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          99571                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        80612                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        18959                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                748                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           5549425                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1909                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1909                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1169848                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         9250                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4001347                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1174                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           528                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1702                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            55057                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           55057                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         20028                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5528649                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side         2020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side         5955                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         1201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         3280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side        20935                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side     16274883                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         3897                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         7430                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side        12594                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side        38466                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         1244                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          702                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         1187                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          727                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         1177                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          703                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         1908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          743                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         1219                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          709                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         1743                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          713                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         1274                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side          747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         1305                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         1231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          745                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         1279                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         1316                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         3744                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              16396631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        71360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side       102139                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        38464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side       101552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side       843840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side    430009710                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side       141888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side       231616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       494336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side      1361448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        24512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        29104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        22528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        27376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        23296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        27504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        22528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        56496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        24128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        28720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        22720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        40112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        22848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        30000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        24064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        30768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        26688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        29168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        24768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        30768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        45824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side       105136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              434115409                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4592642                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         15801221                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.232668                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.260581                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14857150     94.03%     94.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 393960      2.49%     96.52% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  83817      0.53%     97.05% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  68184      0.43%     97.48% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  60809      0.38%     97.87% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  81550      0.52%     98.38% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  39577      0.25%     98.63% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  61300      0.39%     99.02% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  51662      0.33%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::9                  21114      0.13%     99.48% # Request fanout histogram
system.tol2bus.snoop_fanout::10                 16057      0.10%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::11                 18895      0.12%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::12                 26217      0.17%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::13                  2661      0.02%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::14                  3029      0.02%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::15                 14417      0.09%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::16                   822      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15801221                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
