17:22:54 INFO  : Registering command handlers for SDK TCF services
17:22:55 INFO  : Launching XSCT server: xsct.bat -interactive D:\SingleDGH\ComputerEngineering\img_rot_project\img_rot_project.sdk\temp_xsdb_launch_script.tcl
17:22:58 INFO  : XSCT server has started successfully.
17:23:07 INFO  : Successfully done setting XSCT server connection channel  
17:23:07 INFO  : Processing command line option -hwspec D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper.hdf.
17:23:07 INFO  : Successfully done setting SDK workspace  
17:24:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
17:24:44 INFO  : FPGA configured successfully with bitstream "D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/image_rotator_design_wrapper.bit"
17:24:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
17:24:53 INFO  : 'fpga -state' command is executed.
17:24:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:53 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
17:24:53 INFO  : 'jtag frequency' command is executed.
17:24:53 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:24:53 INFO  : Context for 'APU' is selected.
17:24:53 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
17:24:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:53 INFO  : Context for 'APU' is selected.
17:24:53 INFO  : 'stop' command is executed.
17:24:54 INFO  : 'ps7_init' command is executed.
17:24:54 INFO  : 'ps7_post_config' command is executed.
17:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:54 INFO  : The application 'D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:54 INFO  : Memory regions updated for context APU
17:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:54 INFO  : 'con' command is executed.
17:24:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

17:24:54 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
19:14:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1766146210147,  Project:1766139699090
19:14:18 INFO  : Project image_rotator_design_wrapper_hw_platform_0's source hardware specification located at D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:14:22 INFO  : Copied contents of D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper.hdf into \image_rotator_design_wrapper_hw_platform_0\system.hdf.
19:14:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:14:32 INFO  : 
19:14:33 INFO  : Updating hardware inferred compiler options for image_rot_app.
19:14:33 INFO  : Clearing existing target manager status.
19:14:33 INFO  : Closing and re-opening the MSS file of ther project image_rot_app_bsp
19:14:33 INFO  : Closing and re-opening the MSS file of ther project image_rot_app_bsp
19:14:34 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:14:35 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:14:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
19:14:52 INFO  : FPGA configured successfully with bitstream "D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/image_rotator_design_wrapper.bit"
19:15:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
19:15:23 INFO  : FPGA configured successfully with bitstream "D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/image_rotator_design_wrapper.bit"
19:15:33 INFO  : Disconnected from the channel tcfchan#1.
19:15:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
19:15:34 INFO  : 'fpga -state' command is executed.
19:15:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:35 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
19:15:35 INFO  : 'jtag frequency' command is executed.
19:15:35 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:15:35 INFO  : Context for 'APU' is selected.
19:15:35 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
19:15:35 INFO  : 'configparams force-mem-access 1' command is executed.
19:15:35 INFO  : Context for 'APU' is selected.
19:15:35 INFO  : 'stop' command is executed.
19:15:35 INFO  : 'ps7_init' command is executed.
19:15:35 INFO  : 'ps7_post_config' command is executed.
19:15:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:15:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:35 INFO  : The application 'D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:15:35 INFO  : 'configparams force-mem-access 0' command is executed.
19:15:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:15:35 INFO  : Memory regions updated for context APU
19:15:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:35 INFO  : 'con' command is executed.
19:15:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

19:15:35 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
19:19:20 INFO  : Disconnected from the channel tcfchan#2.
12:27:51 INFO  : Registering command handlers for SDK TCF services
12:27:52 INFO  : Launching XSCT server: xsct.bat -interactive D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\temp_xsdb_launch_script.tcl
12:27:54 INFO  : XSCT server has started successfully.
12:27:57 INFO  : Successfully done setting XSCT server connection channel  
12:27:57 INFO  : Successfully done setting SDK workspace  
12:27:57 INFO  : Processing command line option -hwspec D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper.hdf.
12:29:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
12:29:55 INFO  : FPGA configured successfully with bitstream "D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/image_rotator_design_wrapper.bit"
12:30:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
12:30:05 INFO  : 'fpga -state' command is executed.
12:30:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:05 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
12:30:05 INFO  : 'jtag frequency' command is executed.
12:30:05 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:30:05 INFO  : Context for 'APU' is selected.
12:30:05 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
12:30:05 INFO  : 'configparams force-mem-access 1' command is executed.
12:30:05 INFO  : Context for 'APU' is selected.
12:30:05 INFO  : 'stop' command is executed.
12:30:06 INFO  : 'ps7_init' command is executed.
12:30:06 INFO  : 'ps7_post_config' command is executed.
12:30:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:30:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:06 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:30:06 INFO  : 'configparams force-mem-access 0' command is executed.
12:30:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:30:06 INFO  : Memory regions updated for context APU
12:30:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:06 INFO  : 'con' command is executed.
12:30:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

12:30:06 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
12:41:02 INFO  : Disconnected from the channel tcfchan#1.
12:41:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
12:41:03 INFO  : 'fpga -state' command is executed.
12:41:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:03 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
12:41:03 INFO  : 'jtag frequency' command is executed.
12:41:03 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:41:03 INFO  : Context for 'APU' is selected.
12:41:04 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
12:41:04 INFO  : 'configparams force-mem-access 1' command is executed.
12:41:04 INFO  : Context for 'APU' is selected.
12:41:04 INFO  : 'stop' command is executed.
12:41:04 INFO  : 'ps7_init' command is executed.
12:41:04 INFO  : 'ps7_post_config' command is executed.
12:41:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:41:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:04 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:41:04 INFO  : 'configparams force-mem-access 0' command is executed.
12:41:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:41:05 INFO  : Memory regions updated for context APU
12:41:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:05 INFO  : 'con' command is executed.
12:41:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

12:41:05 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
12:42:11 INFO  : Disconnected from the channel tcfchan#2.
12:42:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
12:42:13 INFO  : 'fpga -state' command is executed.
12:42:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:13 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
12:42:13 INFO  : 'jtag frequency' command is executed.
12:42:13 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:42:13 INFO  : Context for 'APU' is selected.
12:42:13 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
12:42:13 INFO  : 'configparams force-mem-access 1' command is executed.
12:42:13 INFO  : Context for 'APU' is selected.
12:42:13 INFO  : 'stop' command is executed.
12:42:13 INFO  : 'ps7_init' command is executed.
12:42:13 INFO  : 'ps7_post_config' command is executed.
12:42:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:42:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:13 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:42:13 INFO  : 'configparams force-mem-access 0' command is executed.
12:42:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:42:13 INFO  : Memory regions updated for context APU
12:42:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:13 INFO  : 'con' command is executed.
12:42:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

12:42:13 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
12:43:57 INFO  : Disconnected from the channel tcfchan#3.
12:43:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
12:43:58 INFO  : 'fpga -state' command is executed.
12:43:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:43:58 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
12:43:58 INFO  : 'jtag frequency' command is executed.
12:43:58 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:43:58 INFO  : Context for 'APU' is selected.
12:43:58 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
12:43:58 INFO  : 'configparams force-mem-access 1' command is executed.
12:43:58 INFO  : Context for 'APU' is selected.
12:43:58 INFO  : 'stop' command is executed.
12:43:58 INFO  : 'ps7_init' command is executed.
12:43:58 INFO  : 'ps7_post_config' command is executed.
12:43:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:43:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:58 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:43:58 INFO  : 'configparams force-mem-access 0' command is executed.
12:43:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:43:59 INFO  : Memory regions updated for context APU
12:43:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:59 INFO  : 'con' command is executed.
12:43:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

12:43:59 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
12:56:02 INFO  : Disconnected from the channel tcfchan#4.
12:56:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
12:56:03 INFO  : 'fpga -state' command is executed.
12:56:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:03 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
12:56:03 INFO  : 'jtag frequency' command is executed.
12:56:03 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:56:03 INFO  : Context for 'APU' is selected.
12:56:03 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
12:56:03 INFO  : 'configparams force-mem-access 1' command is executed.
12:56:03 INFO  : Context for 'APU' is selected.
12:56:03 INFO  : 'stop' command is executed.
12:56:03 INFO  : 'ps7_init' command is executed.
12:56:03 INFO  : 'ps7_post_config' command is executed.
12:56:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:56:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:04 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:56:04 INFO  : 'configparams force-mem-access 0' command is executed.
12:56:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:56:04 INFO  : Memory regions updated for context APU
12:56:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:04 INFO  : 'con' command is executed.
12:56:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

12:56:04 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
13:21:07 INFO  : Disconnected from the channel tcfchan#5.
13:21:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
13:21:09 INFO  : 'fpga -state' command is executed.
13:21:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:09 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
13:21:09 INFO  : 'jtag frequency' command is executed.
13:21:09 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:21:09 INFO  : Context for 'APU' is selected.
13:21:09 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
13:21:09 INFO  : 'configparams force-mem-access 1' command is executed.
13:21:09 INFO  : Context for 'APU' is selected.
13:21:09 INFO  : 'stop' command is executed.
13:21:09 INFO  : 'ps7_init' command is executed.
13:21:09 INFO  : 'ps7_post_config' command is executed.
13:21:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:21:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:09 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:21:09 INFO  : 'configparams force-mem-access 0' command is executed.
13:21:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:21:09 INFO  : Memory regions updated for context APU
13:21:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:09 INFO  : 'con' command is executed.
13:21:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

13:21:09 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
14:04:46 INFO  : Disconnected from the channel tcfchan#6.
14:04:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
14:04:47 INFO  : 'fpga -state' command is executed.
14:04:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:47 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
14:04:47 INFO  : 'jtag frequency' command is executed.
14:04:47 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:04:47 INFO  : Context for 'APU' is selected.
14:04:47 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
14:04:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:04:47 INFO  : Context for 'APU' is selected.
14:04:47 INFO  : 'stop' command is executed.
14:04:48 INFO  : 'ps7_init' command is executed.
14:04:48 INFO  : 'ps7_post_config' command is executed.
14:04:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:04:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:48 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:04:48 INFO  : 'configparams force-mem-access 0' command is executed.
14:04:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:04:48 INFO  : Memory regions updated for context APU
14:04:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:48 INFO  : 'con' command is executed.
14:04:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

14:04:48 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
14:05:02 INFO  : Disconnected from the channel tcfchan#7.
15:29:47 INFO  : Registering command handlers for SDK TCF services
15:29:48 INFO  : Launching XSCT server: xsct.bat -interactive D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\temp_xsdb_launch_script.tcl
15:29:51 INFO  : XSCT server has started successfully.
15:29:56 INFO  : Processing command line option -hwspec D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper.hdf.
15:29:56 INFO  : Successfully done setting XSCT server connection channel  
15:29:56 INFO  : Successfully done setting SDK workspace  
15:29:56 INFO  : Checking for hwspec changes in the project image_rotator_design_wrapper_hw_platform_1.
15:30:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1766392126248,  Project:1766146210147
15:30:08 INFO  : The hardware specification for project 'image_rotator_design_wrapper_hw_platform_1' is different from D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper.hdf.
15:30:08 INFO  : Copied contents of D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper.hdf into \image_rotator_design_wrapper_hw_platform_1\system.hdf.
15:30:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:30:13 INFO  : Clearing existing target manager status.
15:30:13 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:30:13 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:30:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
15:30:50 INFO  : 'fpga -state' command is executed.
15:30:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:50 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
15:30:50 INFO  : 'jtag frequency' command is executed.
15:30:50 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:30:50 INFO  : Context for 'APU' is selected.
15:30:50 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
15:30:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:50 INFO  : Context for 'APU' is selected.
15:30:50 INFO  : 'stop' command is executed.
15:30:51 INFO  : 'ps7_init' command is executed.
15:30:51 INFO  : 'ps7_post_config' command is executed.
15:30:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:30:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:51 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:51 INFO  : Memory regions updated for context APU
15:30:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:51 INFO  : 'con' command is executed.
15:30:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

15:30:51 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
15:33:16 INFO  : Disconnected from the channel tcfchan#1.
15:33:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
15:33:18 INFO  : 'fpga -state' command is executed.
15:33:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:18 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
15:33:18 INFO  : 'jtag frequency' command is executed.
15:33:18 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:33:18 INFO  : Context for 'APU' is selected.
15:33:19 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
15:33:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:19 INFO  : Context for 'APU' is selected.
15:33:19 INFO  : 'stop' command is executed.
15:33:20 INFO  : 'ps7_init' command is executed.
15:33:20 INFO  : 'ps7_post_config' command is executed.
15:33:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:33:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:20 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:20 INFO  : Memory regions updated for context APU
15:33:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:20 INFO  : 'con' command is executed.
15:33:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

15:33:20 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
15:34:23 INFO  : Disconnected from the channel tcfchan#2.
15:34:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
15:34:24 INFO  : 'fpga -state' command is executed.
15:34:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:24 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
15:34:24 INFO  : 'jtag frequency' command is executed.
15:34:24 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:34:24 INFO  : Context for 'APU' is selected.
15:34:24 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
15:34:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:24 INFO  : Context for 'APU' is selected.
15:34:24 INFO  : 'stop' command is executed.
15:34:25 INFO  : 'ps7_init' command is executed.
15:34:25 INFO  : 'ps7_post_config' command is executed.
15:34:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:34:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:25 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:34:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:25 INFO  : Memory regions updated for context APU
15:34:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:25 INFO  : 'con' command is executed.
15:34:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

15:34:25 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
15:39:14 INFO  : Disconnected from the channel tcfchan#3.
15:39:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
15:39:15 INFO  : 'fpga -state' command is executed.
15:39:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:15 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
15:39:15 INFO  : 'jtag frequency' command is executed.
15:39:15 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:39:15 INFO  : Context for 'APU' is selected.
15:39:15 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
15:39:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:39:15 INFO  : Context for 'APU' is selected.
15:39:15 INFO  : 'stop' command is executed.
15:39:16 INFO  : 'ps7_init' command is executed.
15:39:16 INFO  : 'ps7_post_config' command is executed.
15:39:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:39:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:16 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:39:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:39:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:39:16 INFO  : Memory regions updated for context APU
15:39:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:16 INFO  : 'con' command is executed.
15:39:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

15:39:16 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
15:43:41 INFO  : Disconnected from the channel tcfchan#4.
15:43:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
15:43:42 INFO  : 'fpga -state' command is executed.
15:43:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:42 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
15:43:42 INFO  : 'jtag frequency' command is executed.
15:43:42 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:43:42 INFO  : Context for 'APU' is selected.
15:43:42 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
15:43:42 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:42 INFO  : Context for 'APU' is selected.
15:43:42 INFO  : 'stop' command is executed.
15:43:43 INFO  : 'ps7_init' command is executed.
15:43:43 INFO  : 'ps7_post_config' command is executed.
15:43:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:43:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:44 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:43:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:44 INFO  : Memory regions updated for context APU
15:43:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:44 INFO  : 'con' command is executed.
15:43:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

15:43:44 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
15:44:43 INFO  : Disconnected from the channel tcfchan#5.
15:44:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
15:44:44 INFO  : 'fpga -state' command is executed.
15:44:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:44 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
15:44:44 INFO  : 'jtag frequency' command is executed.
15:44:44 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:44:44 INFO  : Context for 'APU' is selected.
15:44:44 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
15:44:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:44:44 INFO  : Context for 'APU' is selected.
15:44:44 INFO  : 'stop' command is executed.
15:44:45 INFO  : 'ps7_init' command is executed.
15:44:45 INFO  : 'ps7_post_config' command is executed.
15:44:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:44:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:46 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:44:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:44:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:44:46 INFO  : Memory regions updated for context APU
15:44:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:46 INFO  : 'con' command is executed.
15:44:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

15:44:46 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
15:47:59 INFO  : Disconnected from the channel tcfchan#6.
21:52:54 INFO  : Registering command handlers for SDK TCF services
21:52:55 INFO  : Launching XSCT server: xsct.bat -interactive D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\temp_xsdb_launch_script.tcl
21:52:58 INFO  : XSCT server has started successfully.
21:53:01 INFO  : Successfully done setting XSCT server connection channel  
21:53:01 INFO  : Successfully done setting SDK workspace  
21:53:01 INFO  : Processing command line option -hwspec D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper.hdf.
21:53:01 INFO  : Checking for hwspec changes in the project image_rotator_design_wrapper_hw_platform_1.
00:02:32 INFO  : Registering command handlers for SDK TCF services
00:02:33 INFO  : Launching XSCT server: xsct.bat -interactive D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\temp_xsdb_launch_script.tcl
00:02:36 INFO  : XSCT server has started successfully.
00:02:36 INFO  : Successfully done setting XSCT server connection channel  
00:02:40 INFO  : Successfully done setting SDK workspace  
00:02:40 INFO  : Processing command line option -hwspec D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper.hdf.
00:02:40 INFO  : Checking for hwspec changes in the project image_rotator_design_wrapper_hw_platform_1.
00:03:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:03:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
00:03:21 INFO  : FPGA configured successfully with bitstream "D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/image_rotator_design_wrapper.bit"
00:31:41 INFO  : Registering command handlers for SDK TCF services
00:31:42 INFO  : Launching XSCT server: xsct.bat -interactive D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\temp_xsdb_launch_script.tcl
00:31:43 INFO  : XSCT server has started successfully.
00:31:43 INFO  : Successfully done setting XSCT server connection channel  
00:31:43 INFO  : Successfully done setting SDK workspace  
00:31:43 INFO  : Processing command line option -hwspec D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper.hdf.
00:31:43 INFO  : Checking for hwspec changes in the project image_rotator_design_wrapper_hw_platform_1.
00:31:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1766856657998,  Project:1766392126248
00:31:45 INFO  : The hardware specification for project 'image_rotator_design_wrapper_hw_platform_1' is different from D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper.hdf.
00:31:45 INFO  : Copied contents of D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper.hdf into \image_rotator_design_wrapper_hw_platform_1\system.hdf.
00:32:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:32:15 INFO  : Clearing existing target manager status.
00:32:15 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:32:15 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:32:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
00:32:37 INFO  : 'fpga -state' command is executed.
00:32:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:32:37 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
00:32:37 INFO  : 'jtag frequency' command is executed.
00:32:37 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:32:37 INFO  : Context for 'APU' is selected.
00:32:37 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
00:32:37 INFO  : 'configparams force-mem-access 1' command is executed.
00:32:37 INFO  : Context for 'APU' is selected.
00:32:37 INFO  : 'stop' command is executed.
00:32:37 INFO  : 'ps7_init' command is executed.
00:32:37 INFO  : 'ps7_post_config' command is executed.
00:32:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:32:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:38 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:32:38 INFO  : 'configparams force-mem-access 0' command is executed.
00:32:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:32:38 INFO  : Memory regions updated for context APU
00:32:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:38 INFO  : 'con' command is executed.
00:32:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

00:32:38 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
00:34:29 INFO  : Disconnected from the channel tcfchan#1.
00:34:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
00:34:30 INFO  : 'fpga -state' command is executed.
00:34:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:34:31 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
00:34:31 INFO  : 'jtag frequency' command is executed.
00:34:31 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:34:31 INFO  : Context for 'APU' is selected.
00:34:32 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
00:34:32 INFO  : 'configparams force-mem-access 1' command is executed.
00:34:32 INFO  : Context for 'APU' is selected.
00:34:32 INFO  : 'stop' command is executed.
00:34:32 INFO  : 'ps7_init' command is executed.
00:34:32 INFO  : 'ps7_post_config' command is executed.
00:34:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:34:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:33 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:34:33 INFO  : 'configparams force-mem-access 0' command is executed.
00:34:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:34:33 INFO  : Memory regions updated for context APU
00:34:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:33 INFO  : 'con' command is executed.
00:34:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

00:34:33 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
00:39:31 INFO  : Disconnected from the channel tcfchan#2.
00:39:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
00:39:32 INFO  : 'fpga -state' command is executed.
00:39:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:39:32 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
00:39:32 INFO  : 'jtag frequency' command is executed.
00:39:32 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:39:32 INFO  : Context for 'APU' is selected.
00:39:32 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
00:39:32 INFO  : 'configparams force-mem-access 1' command is executed.
00:39:32 INFO  : Context for 'APU' is selected.
00:39:32 INFO  : 'stop' command is executed.
00:39:33 INFO  : 'ps7_init' command is executed.
00:39:33 INFO  : 'ps7_post_config' command is executed.
00:39:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:39:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:33 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:39:33 INFO  : 'configparams force-mem-access 0' command is executed.
00:39:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:39:33 INFO  : Memory regions updated for context APU
00:39:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:33 INFO  : 'con' command is executed.
00:39:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

00:39:33 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
00:43:07 INFO  : Disconnected from the channel tcfchan#3.
00:43:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
00:43:08 INFO  : 'fpga -state' command is executed.
00:43:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:43:09 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
00:43:09 INFO  : 'jtag frequency' command is executed.
00:43:09 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:43:09 INFO  : Context for 'APU' is selected.
00:43:09 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
00:43:09 INFO  : 'configparams force-mem-access 1' command is executed.
00:43:09 INFO  : Context for 'APU' is selected.
00:43:09 INFO  : 'stop' command is executed.
00:43:09 INFO  : 'ps7_init' command is executed.
00:43:09 INFO  : 'ps7_post_config' command is executed.
00:43:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:43:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:09 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:43:09 INFO  : 'configparams force-mem-access 0' command is executed.
00:43:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:43:09 INFO  : Memory regions updated for context APU
00:43:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:09 INFO  : 'con' command is executed.
00:43:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

00:43:09 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
00:45:02 INFO  : Disconnected from the channel tcfchan#4.
00:45:33 INFO  : Registering command handlers for SDK TCF services
00:45:33 INFO  : Launching XSCT server: xsct.bat -interactive D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\temp_xsdb_launch_script.tcl
00:45:35 INFO  : XSCT server has started successfully.
00:45:35 INFO  : Successfully done setting XSCT server connection channel  
00:45:35 INFO  : Successfully done setting SDK workspace  
00:45:35 INFO  : Processing command line option -hwspec D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper.hdf.
00:45:35 INFO  : Checking for hwspec changes in the project image_rotator_design_wrapper_hw_platform_1.
00:46:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
00:46:02 INFO  : 'fpga -state' command is executed.
00:46:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:46:02 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
00:46:02 INFO  : 'jtag frequency' command is executed.
00:46:02 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:46:02 INFO  : Context for 'APU' is selected.
00:46:02 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
00:46:02 INFO  : 'configparams force-mem-access 1' command is executed.
00:46:02 INFO  : Context for 'APU' is selected.
00:46:02 INFO  : 'stop' command is executed.
00:46:02 INFO  : 'ps7_init' command is executed.
00:46:02 INFO  : 'ps7_post_config' command is executed.
00:46:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:46:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:02 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:46:02 INFO  : 'configparams force-mem-access 0' command is executed.
00:46:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:46:02 INFO  : Memory regions updated for context APU
00:46:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:03 INFO  : 'con' command is executed.
00:46:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

00:46:03 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
00:47:11 INFO  : Disconnected from the channel tcfchan#1.
00:52:50 INFO  : Registering command handlers for SDK TCF services
00:52:51 INFO  : Launching XSCT server: xsct.bat -interactive D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\temp_xsdb_launch_script.tcl
00:52:52 INFO  : XSCT server has started successfully.
00:52:52 INFO  : Successfully done setting XSCT server connection channel  
00:52:52 INFO  : Successfully done setting SDK workspace  
00:52:52 INFO  : Processing command line option -hwspec D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper.hdf.
00:52:52 INFO  : Checking for hwspec changes in the project image_rotator_design_wrapper_hw_platform_1.
00:53:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
00:53:03 INFO  : 'fpga -state' command is executed.
00:53:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:53:03 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
00:53:03 INFO  : 'jtag frequency' command is executed.
00:53:03 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:53:03 INFO  : Context for 'APU' is selected.
00:53:04 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
00:53:04 INFO  : 'configparams force-mem-access 1' command is executed.
00:53:04 INFO  : Context for 'APU' is selected.
00:53:04 INFO  : 'stop' command is executed.
00:53:04 INFO  : 'ps7_init' command is executed.
00:53:04 INFO  : 'ps7_post_config' command is executed.
00:53:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:53:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:04 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:53:04 INFO  : 'configparams force-mem-access 0' command is executed.
00:53:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:53:04 INFO  : Memory regions updated for context APU
00:53:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:04 INFO  : 'con' command is executed.
00:53:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

00:53:04 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
00:54:31 INFO  : Disconnected from the channel tcfchan#1.
00:54:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
00:54:32 INFO  : 'fpga -state' command is executed.
00:54:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:54:32 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
00:54:32 INFO  : 'jtag frequency' command is executed.
00:54:32 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:54:32 INFO  : Context for 'APU' is selected.
00:54:33 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
00:54:33 INFO  : 'configparams force-mem-access 1' command is executed.
00:54:33 INFO  : Context for 'APU' is selected.
00:54:33 INFO  : 'stop' command is executed.
00:54:33 INFO  : 'ps7_init' command is executed.
00:54:33 INFO  : 'ps7_post_config' command is executed.
00:54:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:54:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:34 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:54:34 INFO  : 'configparams force-mem-access 0' command is executed.
00:54:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:54:34 INFO  : Memory regions updated for context APU
00:54:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:34 INFO  : 'con' command is executed.
00:54:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

00:54:34 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
00:55:39 INFO  : Disconnected from the channel tcfchan#2.
00:55:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
00:55:40 INFO  : 'fpga -state' command is executed.
00:55:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:55:40 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
00:55:40 INFO  : 'jtag frequency' command is executed.
00:55:40 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:55:40 INFO  : Context for 'APU' is selected.
00:55:40 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
00:55:40 INFO  : 'configparams force-mem-access 1' command is executed.
00:55:40 INFO  : Context for 'APU' is selected.
00:55:40 INFO  : 'stop' command is executed.
00:55:41 INFO  : 'ps7_init' command is executed.
00:55:41 INFO  : 'ps7_post_config' command is executed.
00:55:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:55:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:41 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:55:41 INFO  : 'configparams force-mem-access 0' command is executed.
00:55:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:55:41 INFO  : Memory regions updated for context APU
00:55:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:41 INFO  : 'con' command is executed.
00:55:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

00:55:41 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
00:56:19 INFO  : Disconnected from the channel tcfchan#3.
01:09:07 INFO  : Registering command handlers for SDK TCF services
01:09:07 INFO  : Launching XSCT server: xsct.bat -interactive D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\temp_xsdb_launch_script.tcl
01:09:09 INFO  : XSCT server has started successfully.
01:09:09 INFO  : Successfully done setting XSCT server connection channel  
01:09:09 INFO  : Successfully done setting SDK workspace  
01:09:09 INFO  : Processing command line option -hwspec D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper.hdf.
01:09:09 INFO  : Checking for hwspec changes in the project image_rotator_design_wrapper_hw_platform_1.
01:09:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1766858922402,  Project:1766856657998
01:09:14 INFO  : The hardware specification for project 'image_rotator_design_wrapper_hw_platform_1' is different from D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper.hdf.
01:09:14 INFO  : Copied contents of D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper.hdf into \image_rotator_design_wrapper_hw_platform_1\system.hdf.
01:09:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:09:19 INFO  : Clearing existing target manager status.
01:09:19 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
01:09:19 WARN  : Linker script will not be updated automatically. Users need to update it manually.
01:09:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:09:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
01:09:41 INFO  : FPGA configured successfully with bitstream "D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/image_rotator_design_wrapper.bit"
01:09:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
01:09:48 INFO  : 'fpga -state' command is executed.
01:09:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:09:48 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
01:09:48 INFO  : 'jtag frequency' command is executed.
01:09:48 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:09:48 INFO  : Context for 'APU' is selected.
01:09:48 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
01:09:48 INFO  : 'configparams force-mem-access 1' command is executed.
01:09:48 INFO  : Context for 'APU' is selected.
01:09:49 INFO  : 'stop' command is executed.
01:09:49 INFO  : 'ps7_init' command is executed.
01:09:49 INFO  : 'ps7_post_config' command is executed.
01:09:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:09:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:09:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:09:49 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:09:49 INFO  : 'configparams force-mem-access 0' command is executed.
01:09:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:09:49 INFO  : Memory regions updated for context APU
01:09:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:09:49 INFO  : 'con' command is executed.
01:09:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

01:09:49 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
01:11:17 INFO  : Disconnected from the channel tcfchan#1.
01:11:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
01:11:18 INFO  : 'fpga -state' command is executed.
01:11:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:11:18 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
01:11:18 INFO  : 'jtag frequency' command is executed.
01:11:18 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:11:18 INFO  : Context for 'APU' is selected.
01:11:19 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
01:11:19 INFO  : 'configparams force-mem-access 1' command is executed.
01:11:19 INFO  : Context for 'APU' is selected.
01:11:19 INFO  : 'stop' command is executed.
01:11:19 INFO  : 'ps7_init' command is executed.
01:11:19 INFO  : 'ps7_post_config' command is executed.
01:11:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:11:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:11:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:11:19 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:11:19 INFO  : 'configparams force-mem-access 0' command is executed.
01:11:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:11:19 INFO  : Memory regions updated for context APU
01:11:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:11:19 INFO  : 'con' command is executed.
01:11:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

01:11:19 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
01:13:37 INFO  : Disconnected from the channel tcfchan#2.
01:13:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
01:13:38 INFO  : 'fpga -state' command is executed.
01:13:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:13:39 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
01:13:39 INFO  : 'jtag frequency' command is executed.
01:13:39 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:13:39 INFO  : Context for 'APU' is selected.
01:13:39 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
01:13:39 INFO  : 'configparams force-mem-access 1' command is executed.
01:13:39 INFO  : Context for 'APU' is selected.
01:13:39 INFO  : 'stop' command is executed.
01:13:39 INFO  : 'ps7_init' command is executed.
01:13:39 INFO  : 'ps7_post_config' command is executed.
01:13:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:13:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:39 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:13:39 INFO  : 'configparams force-mem-access 0' command is executed.
01:13:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:13:39 INFO  : Memory regions updated for context APU
01:13:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:39 INFO  : 'con' command is executed.
01:13:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

01:13:39 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
01:16:20 INFO  : Disconnected from the channel tcfchan#3.
01:16:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
01:16:21 INFO  : 'fpga -state' command is executed.
01:16:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:16:21 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
01:16:21 INFO  : 'jtag frequency' command is executed.
01:16:21 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:16:21 INFO  : Context for 'APU' is selected.
01:16:21 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
01:16:21 INFO  : 'configparams force-mem-access 1' command is executed.
01:16:21 INFO  : Context for 'APU' is selected.
01:16:21 INFO  : 'stop' command is executed.
01:16:21 INFO  : 'ps7_init' command is executed.
01:16:21 INFO  : 'ps7_post_config' command is executed.
01:16:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:16:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:21 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:16:21 INFO  : 'configparams force-mem-access 0' command is executed.
01:16:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:16:21 INFO  : Memory regions updated for context APU
01:16:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:21 INFO  : 'con' command is executed.
01:16:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

01:16:21 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
01:18:20 INFO  : Disconnected from the channel tcfchan#4.
01:18:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
01:18:21 INFO  : 'fpga -state' command is executed.
01:18:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:18:21 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
01:18:21 INFO  : 'jtag frequency' command is executed.
01:18:21 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:18:21 INFO  : Context for 'APU' is selected.
01:18:21 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
01:18:21 INFO  : 'configparams force-mem-access 1' command is executed.
01:18:21 INFO  : Context for 'APU' is selected.
01:18:21 INFO  : 'stop' command is executed.
01:18:21 INFO  : 'ps7_init' command is executed.
01:18:21 INFO  : 'ps7_post_config' command is executed.
01:18:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:18:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:21 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:18:21 INFO  : 'configparams force-mem-access 0' command is executed.
01:18:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:18:21 INFO  : Memory regions updated for context APU
01:18:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:21 INFO  : 'con' command is executed.
01:18:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

01:18:21 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
01:21:35 INFO  : Disconnected from the channel tcfchan#5.
01:21:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
01:21:36 INFO  : 'fpga -state' command is executed.
01:21:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:21:36 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
01:21:36 INFO  : 'jtag frequency' command is executed.
01:21:36 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:21:36 INFO  : Context for 'APU' is selected.
01:21:36 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
01:21:36 INFO  : 'configparams force-mem-access 1' command is executed.
01:21:36 INFO  : Context for 'APU' is selected.
01:21:36 INFO  : 'stop' command is executed.
01:21:37 INFO  : 'ps7_init' command is executed.
01:21:37 INFO  : 'ps7_post_config' command is executed.
01:21:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:21:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:37 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:21:37 INFO  : 'configparams force-mem-access 0' command is executed.
01:21:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:21:37 INFO  : Memory regions updated for context APU
01:21:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:37 INFO  : 'con' command is executed.
01:21:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

01:21:37 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
01:22:41 INFO  : Disconnected from the channel tcfchan#6.
01:22:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
01:22:42 INFO  : 'fpga -state' command is executed.
01:22:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:22:42 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
01:22:42 INFO  : 'jtag frequency' command is executed.
01:22:42 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:22:42 INFO  : Context for 'APU' is selected.
01:22:42 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
01:22:42 INFO  : 'configparams force-mem-access 1' command is executed.
01:22:42 INFO  : Context for 'APU' is selected.
01:22:43 INFO  : 'stop' command is executed.
01:22:43 INFO  : 'ps7_init' command is executed.
01:22:43 INFO  : 'ps7_post_config' command is executed.
01:22:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:22:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:43 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:22:43 INFO  : 'configparams force-mem-access 0' command is executed.
01:22:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:22:43 INFO  : Memory regions updated for context APU
01:22:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:43 INFO  : 'con' command is executed.
01:22:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

01:22:43 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
01:24:09 INFO  : Disconnected from the channel tcfchan#7.
01:24:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
01:24:10 INFO  : 'fpga -state' command is executed.
01:24:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:24:10 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
01:24:10 INFO  : 'jtag frequency' command is executed.
01:24:10 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:24:10 INFO  : Context for 'APU' is selected.
01:24:10 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
01:24:10 INFO  : 'configparams force-mem-access 1' command is executed.
01:24:10 INFO  : Context for 'APU' is selected.
01:24:10 INFO  : 'stop' command is executed.
01:24:10 INFO  : 'ps7_init' command is executed.
01:24:10 INFO  : 'ps7_post_config' command is executed.
01:24:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:24:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:11 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:24:11 INFO  : 'configparams force-mem-access 0' command is executed.
01:24:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:24:11 INFO  : Memory regions updated for context APU
01:24:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:11 INFO  : 'con' command is executed.
01:24:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

01:24:11 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
01:24:42 INFO  : Disconnected from the channel tcfchan#8.
01:24:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
01:24:43 INFO  : 'fpga -state' command is executed.
01:24:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:24:43 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
01:24:43 INFO  : 'jtag frequency' command is executed.
01:24:43 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:24:43 INFO  : Context for 'APU' is selected.
01:24:43 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
01:24:43 INFO  : 'configparams force-mem-access 1' command is executed.
01:24:43 INFO  : Context for 'APU' is selected.
01:24:43 INFO  : 'stop' command is executed.
01:24:44 INFO  : 'ps7_init' command is executed.
01:24:44 INFO  : 'ps7_post_config' command is executed.
01:24:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:24:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:44 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:24:44 INFO  : 'configparams force-mem-access 0' command is executed.
01:24:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:24:44 INFO  : Memory regions updated for context APU
01:24:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:44 INFO  : 'con' command is executed.
01:24:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

01:24:44 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
01:26:25 INFO  : Disconnected from the channel tcfchan#9.
10:07:42 INFO  : Registering command handlers for SDK TCF services
10:07:42 INFO  : Launching XSCT server: xsct.bat -interactive D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\temp_xsdb_launch_script.tcl
10:07:43 INFO  : XSCT server has started successfully.
10:07:43 INFO  : Successfully done setting XSCT server connection channel  
10:07:43 INFO  : Successfully done setting SDK workspace  
10:07:43 INFO  : Processing command line option -hwspec D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper.hdf.
10:07:44 INFO  : Checking for hwspec changes in the project image_rotator_design_wrapper_hw_platform_1.
10:10:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
10:10:30 INFO  : 'fpga -state' command is executed.
10:10:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:10:30 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
10:10:30 INFO  : 'jtag frequency' command is executed.
10:10:30 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:10:30 INFO  : Context for 'APU' is selected.
10:10:30 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
10:10:30 INFO  : 'configparams force-mem-access 1' command is executed.
10:10:30 INFO  : Context for 'APU' is selected.
10:10:30 INFO  : 'stop' command is executed.
10:10:31 INFO  : 'ps7_init' command is executed.
10:10:31 INFO  : 'ps7_post_config' command is executed.
10:10:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:10:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:10:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:10:31 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:10:31 INFO  : 'configparams force-mem-access 0' command is executed.
10:10:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:10:31 INFO  : Memory regions updated for context APU
10:10:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:10:31 INFO  : 'con' command is executed.
10:10:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

10:10:31 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
10:13:47 INFO  : Disconnected from the channel tcfchan#1.
10:13:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
10:13:49 INFO  : 'fpga -state' command is executed.
10:13:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:13:49 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
10:13:49 INFO  : 'jtag frequency' command is executed.
10:13:49 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:13:49 INFO  : Context for 'APU' is selected.
10:13:50 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
10:13:50 INFO  : 'configparams force-mem-access 1' command is executed.
10:13:50 INFO  : Context for 'APU' is selected.
10:13:50 INFO  : 'stop' command is executed.
10:13:50 INFO  : 'ps7_init' command is executed.
10:13:50 INFO  : 'ps7_post_config' command is executed.
10:13:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:13:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:13:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:13:51 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:13:51 INFO  : 'configparams force-mem-access 0' command is executed.
10:13:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:13:51 INFO  : Memory regions updated for context APU
10:13:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:13:51 INFO  : 'con' command is executed.
10:13:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

10:13:51 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
10:17:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
10:17:19 INFO  : 'fpga -state' command is executed.
10:17:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:17:19 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
10:17:19 INFO  : 'jtag frequency' command is executed.
10:17:19 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:17:19 INFO  : Context for 'APU' is selected.
10:17:19 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
10:17:19 INFO  : 'configparams force-mem-access 1' command is executed.
10:17:19 INFO  : Context for 'APU' is selected.
10:17:19 INFO  : 'stop' command is executed.
10:17:19 INFO  : 'ps7_init' command is executed.
10:17:19 INFO  : 'ps7_post_config' command is executed.
10:17:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:17:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:19 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:17:19 INFO  : 'configparams force-mem-access 0' command is executed.
10:17:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:17:20 INFO  : Memory regions updated for context APU
10:17:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:20 INFO  : 'con' command is executed.
10:17:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

10:17:20 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\performance_analysis\performance_analysis_using_debug_image_rot_app.elf_on_local.tcl'
10:17:20 INFO  : Apm configuration has been updated and stored to 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\image_rotator_design_wrapper_hw_platform_0\apmconfigs\apm_default.json' for the project 'image_rotator_design_wrapper_hw_platform_0'
10:17:21 INFO  : Performance data for 'PS' will be exported to the file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\image_rotator_design_wrapper_hw_platform_0_Traces\Traces\Run_Dec-28_10-17\PS_Trace_Dec-28_10-17\trace'
10:17:21 INFO  : Created tracing project 'image_rotator_design_wrapper_hw_platform_0_Traces'
10:17:21 INFO  : Added tracing folder 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\image_rotator_design_wrapper_hw_platform_0_Traces\Traces\Run_Dec-28_10-17\PS_Trace_Dec-28_10-17' into  'image_rotator_design_wrapper_hw_platform_0_Traces'
10:17:21 INFO  : Attempting to open tracing file 'PS_Trace_Dec-28_10-17'
10:17:30 INFO  : Performance data for 'PS' has been exported to the file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\image_rotator_design_wrapper_hw_platform_0_Traces\Traces\Run_Dec-28_10-17\PS_Trace_Dec-28_10-17\trace'
10:17:30 INFO  : Disconnected from the channel tcfchan#2.
10:17:37 WARN  : channel "tcfchan#2" closed
10:17:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
10:17:38 INFO  : 'fpga -state' command is executed.
10:17:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:17:38 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
10:17:38 INFO  : 'jtag frequency' command is executed.
10:17:38 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:17:38 INFO  : Context for 'APU' is selected.
10:17:38 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
10:17:38 INFO  : 'configparams force-mem-access 1' command is executed.
10:17:38 INFO  : Context for 'APU' is selected.
10:17:38 INFO  : 'stop' command is executed.
10:17:38 INFO  : 'ps7_init' command is executed.
10:17:38 INFO  : 'ps7_post_config' command is executed.
10:17:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:17:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:39 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:17:39 INFO  : 'configparams force-mem-access 0' command is executed.
10:17:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:17:39 INFO  : Memory regions updated for context APU
10:17:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:39 INFO  : 'con' command is executed.
10:17:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

10:17:39 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
10:18:49 INFO  : Disconnected from the channel tcfchan#3.
10:18:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
10:18:50 INFO  : 'fpga -state' command is executed.
10:18:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:18:50 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
10:18:50 INFO  : 'jtag frequency' command is executed.
10:18:50 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:18:50 INFO  : Context for 'APU' is selected.
10:18:50 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
10:18:50 INFO  : 'configparams force-mem-access 1' command is executed.
10:18:50 INFO  : Context for 'APU' is selected.
10:18:50 INFO  : 'stop' command is executed.
10:18:52 INFO  : 'ps7_init' command is executed.
10:18:52 INFO  : 'ps7_post_config' command is executed.
10:18:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:18:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:53 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:18:53 INFO  : 'configparams force-mem-access 0' command is executed.
10:18:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:18:53 INFO  : Memory regions updated for context APU
10:18:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:53 INFO  : 'con' command is executed.
10:18:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

10:18:53 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
10:21:52 INFO  : Disconnected from the channel tcfchan#4.
10:21:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
10:21:53 INFO  : 'fpga -state' command is executed.
10:21:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:53 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
10:21:53 INFO  : 'jtag frequency' command is executed.
10:21:53 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:21:53 INFO  : Context for 'APU' is selected.
10:21:53 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
10:21:53 INFO  : 'configparams force-mem-access 1' command is executed.
10:21:53 INFO  : Context for 'APU' is selected.
10:21:53 INFO  : 'stop' command is executed.
10:21:54 INFO  : 'ps7_init' command is executed.
10:21:54 INFO  : 'ps7_post_config' command is executed.
10:21:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:21:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:54 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:21:54 INFO  : 'configparams force-mem-access 0' command is executed.
10:21:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:21:54 INFO  : Memory regions updated for context APU
10:21:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:54 INFO  : 'con' command is executed.
10:21:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

10:21:54 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
10:24:23 INFO  : Disconnected from the channel tcfchan#5.
10:24:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
10:24:24 INFO  : 'fpga -state' command is executed.
10:24:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:24:25 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
10:24:25 INFO  : 'jtag frequency' command is executed.
10:24:25 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:24:25 INFO  : Context for 'APU' is selected.
10:24:25 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
10:24:25 INFO  : 'configparams force-mem-access 1' command is executed.
10:24:25 INFO  : Context for 'APU' is selected.
10:24:25 INFO  : 'stop' command is executed.
10:24:25 INFO  : 'ps7_init' command is executed.
10:24:25 INFO  : 'ps7_post_config' command is executed.
10:24:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:24:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:24:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:24:25 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:24:25 INFO  : 'configparams force-mem-access 0' command is executed.
10:24:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:24:25 INFO  : Memory regions updated for context APU
10:24:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:24:25 INFO  : 'con' command is executed.
10:24:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

10:24:25 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
10:26:57 INFO  : Disconnected from the channel tcfchan#6.
10:26:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
10:26:59 INFO  : 'fpga -state' command is executed.
10:26:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:26:59 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
10:26:59 INFO  : 'jtag frequency' command is executed.
10:26:59 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:26:59 INFO  : Context for 'APU' is selected.
10:26:59 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
10:26:59 INFO  : 'configparams force-mem-access 1' command is executed.
10:26:59 INFO  : Context for 'APU' is selected.
10:26:59 INFO  : 'stop' command is executed.
10:26:59 INFO  : 'ps7_init' command is executed.
10:26:59 INFO  : 'ps7_post_config' command is executed.
10:26:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:26:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:59 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:26:59 INFO  : 'configparams force-mem-access 0' command is executed.
10:26:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:26:59 INFO  : Memory regions updated for context APU
10:26:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:59 INFO  : 'con' command is executed.
10:26:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

10:26:59 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
10:35:17 INFO  : Disconnected from the channel tcfchan#7.
10:35:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
10:35:18 INFO  : 'fpga -state' command is executed.
10:35:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:35:18 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
10:35:18 INFO  : 'jtag frequency' command is executed.
10:35:18 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:35:18 INFO  : Context for 'APU' is selected.
10:35:18 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
10:35:18 INFO  : 'configparams force-mem-access 1' command is executed.
10:35:18 INFO  : Context for 'APU' is selected.
10:35:18 INFO  : 'stop' command is executed.
10:35:19 INFO  : 'ps7_init' command is executed.
10:35:19 INFO  : 'ps7_post_config' command is executed.
10:35:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:35:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:19 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:35:19 INFO  : 'configparams force-mem-access 0' command is executed.
10:35:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:35:19 INFO  : Memory regions updated for context APU
10:35:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:19 INFO  : 'con' command is executed.
10:35:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

10:35:19 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
10:35:28 INFO  : Disconnected from the channel tcfchan#8.
10:35:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
10:35:29 INFO  : 'fpga -state' command is executed.
10:35:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:35:29 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
10:35:29 INFO  : 'jtag frequency' command is executed.
10:35:29 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:35:29 INFO  : Context for 'APU' is selected.
10:35:29 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
10:35:29 INFO  : 'configparams force-mem-access 1' command is executed.
10:35:29 INFO  : Context for 'APU' is selected.
10:35:29 INFO  : 'stop' command is executed.
10:35:30 INFO  : 'ps7_init' command is executed.
10:35:30 INFO  : 'ps7_post_config' command is executed.
10:35:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:35:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:30 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:35:30 INFO  : 'configparams force-mem-access 0' command is executed.
10:35:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:35:30 INFO  : Memory regions updated for context APU
10:35:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:30 INFO  : 'con' command is executed.
10:35:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

10:35:30 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
10:37:08 INFO  : Disconnected from the channel tcfchan#9.
10:37:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
10:37:09 INFO  : 'fpga -state' command is executed.
10:37:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:10 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
10:37:10 INFO  : 'jtag frequency' command is executed.
10:37:10 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:37:10 INFO  : Context for 'APU' is selected.
10:37:10 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
10:37:10 INFO  : 'configparams force-mem-access 1' command is executed.
10:37:10 INFO  : Context for 'APU' is selected.
10:37:10 INFO  : 'stop' command is executed.
10:37:10 INFO  : 'ps7_init' command is executed.
10:37:10 INFO  : 'ps7_post_config' command is executed.
10:37:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:37:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:10 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:37:10 INFO  : 'configparams force-mem-access 0' command is executed.
10:37:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:37:11 INFO  : Memory regions updated for context APU
10:37:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:11 INFO  : 'con' command is executed.
10:37:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

10:37:11 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
10:42:03 INFO  : Disconnected from the channel tcfchan#10.
10:42:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
10:42:04 INFO  : 'fpga -state' command is executed.
10:42:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:42:04 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
10:42:04 INFO  : 'jtag frequency' command is executed.
10:42:04 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:42:04 INFO  : Context for 'APU' is selected.
10:42:04 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
10:42:04 INFO  : 'configparams force-mem-access 1' command is executed.
10:42:04 INFO  : Context for 'APU' is selected.
10:42:04 INFO  : 'stop' command is executed.
10:42:05 INFO  : 'ps7_init' command is executed.
10:42:05 INFO  : 'ps7_post_config' command is executed.
10:42:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:42:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:06 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:42:06 INFO  : 'configparams force-mem-access 0' command is executed.
10:42:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:42:06 INFO  : Memory regions updated for context APU
10:42:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:06 INFO  : 'con' command is executed.
10:42:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

10:42:06 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
10:42:24 INFO  : Disconnected from the channel tcfchan#11.
10:42:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
10:42:25 INFO  : 'fpga -state' command is executed.
10:42:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:42:25 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
10:42:25 INFO  : 'jtag frequency' command is executed.
10:42:25 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:42:25 INFO  : Context for 'APU' is selected.
10:42:25 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
10:42:25 INFO  : 'configparams force-mem-access 1' command is executed.
10:42:25 INFO  : Context for 'APU' is selected.
10:42:25 INFO  : 'stop' command is executed.
10:42:26 INFO  : 'ps7_init' command is executed.
10:42:26 INFO  : 'ps7_post_config' command is executed.
10:42:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:42:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:27 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:42:27 INFO  : 'configparams force-mem-access 0' command is executed.
10:42:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:42:27 INFO  : Memory regions updated for context APU
10:42:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:27 INFO  : 'con' command is executed.
10:42:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

10:42:27 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
11:00:29 INFO  : Registering command handlers for SDK TCF services
11:00:30 INFO  : Launching XSCT server: xsct.bat -interactive D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\temp_xsdb_launch_script.tcl
11:00:35 INFO  : XSCT server has started successfully.
11:00:44 INFO  : Successfully done setting XSCT server connection channel  
11:00:44 INFO  : Successfully done setting SDK workspace  
11:00:44 INFO  : Processing command line option -hwspec D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper.hdf.
11:00:48 INFO  : Checking for hwspec changes in the project image_rotator_design_wrapper_hw_platform_1.
11:01:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
11:01:20 INFO  : 'fpga -state' command is executed.
11:01:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:21 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
11:01:21 INFO  : 'jtag frequency' command is executed.
11:01:21 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:01:21 INFO  : Context for 'APU' is selected.
11:01:21 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
11:01:21 INFO  : 'configparams force-mem-access 1' command is executed.
11:01:21 INFO  : Context for 'APU' is selected.
11:01:21 INFO  : 'stop' command is executed.
11:01:21 INFO  : 'ps7_init' command is executed.
11:01:21 INFO  : 'ps7_post_config' command is executed.
11:01:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:01:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:22 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:01:22 INFO  : 'configparams force-mem-access 0' command is executed.
11:01:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:01:22 INFO  : Memory regions updated for context APU
11:01:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:22 INFO  : 'con' command is executed.
11:01:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

11:01:22 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
11:01:40 INFO  : Disconnected from the channel tcfchan#1.
11:01:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
11:01:41 INFO  : 'fpga -state' command is executed.
11:01:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:42 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
11:01:42 INFO  : 'jtag frequency' command is executed.
11:01:42 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:01:42 INFO  : Context for 'APU' is selected.
11:01:43 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
11:01:43 INFO  : 'configparams force-mem-access 1' command is executed.
11:01:43 INFO  : Context for 'APU' is selected.
11:01:43 INFO  : 'stop' command is executed.
11:01:43 INFO  : 'ps7_init' command is executed.
11:01:43 INFO  : 'ps7_post_config' command is executed.
11:01:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:01:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:43 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:01:43 INFO  : 'configparams force-mem-access 0' command is executed.
11:01:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:01:43 INFO  : Memory regions updated for context APU
11:01:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:44 INFO  : 'con' command is executed.
11:01:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

11:01:44 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
11:09:31 INFO  : Disconnected from the channel tcfchan#2.
11:31:35 INFO  : Registering command handlers for SDK TCF services
11:31:35 INFO  : Launching XSCT server: xsct.bat -interactive D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\temp_xsdb_launch_script.tcl
11:31:36 INFO  : XSCT server has started successfully.
11:31:36 INFO  : Successfully done setting XSCT server connection channel  
11:31:36 INFO  : Successfully done setting SDK workspace  
11:31:36 INFO  : Processing command line option -hwspec D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper.hdf.
11:31:36 INFO  : Checking for hwspec changes in the project image_rotator_design_wrapper_hw_platform_1.
11:31:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
11:31:55 INFO  : 'fpga -state' command is executed.
11:31:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:31:55 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
11:31:55 INFO  : 'jtag frequency' command is executed.
11:31:55 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:31:55 INFO  : Context for 'APU' is selected.
11:31:55 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
11:31:55 INFO  : 'configparams force-mem-access 1' command is executed.
11:31:55 INFO  : Context for 'APU' is selected.
11:31:55 INFO  : 'stop' command is executed.
11:31:55 INFO  : 'ps7_init' command is executed.
11:31:55 INFO  : 'ps7_post_config' command is executed.
11:31:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:31:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:56 INFO  : The application 'D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:31:56 INFO  : 'configparams force-mem-access 0' command is executed.
11:31:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/LogicDesign/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:31:56 INFO  : Memory regions updated for context APU
11:31:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:56 INFO  : 'con' command is executed.
11:31:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

11:31:56 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\LogicDesign\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
11:50:01 INFO  : Disconnected from the channel tcfchan#1.
