

================================================================
== Vitis HLS Report for 'Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7'
================================================================
* Date:           Thu Oct 13 07:49:23 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.000 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      226|  10.000 ns|  1.130 us|    2|  226|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_340_6_VITIS_LOOP_343_7  |        0|      224|         2|          1|          1|  0 ~ 224|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     223|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      81|    -|
|Register         |        -|     -|      93|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      93|     304|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1057_fu_155_p2              |         +|   0|  0|  47|          40|           1|
    |add_ln343_fu_212_p2               |         +|   0|  0|  15|           8|           1|
    |y_fu_167_p2                       |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |cmp_i_i7_not37_fu_178_p2          |      icmp|   0|  0|  20|          32|          32|
    |cmp_i_i7_not_mid1_fu_173_p2       |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1057_5_fu_183_p2           |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1057_fu_150_p2             |      icmp|   0|  0|  21|          40|          40|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |or_ln317_fu_196_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln1057_fu_201_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln317_fu_188_p3            |    select|   0|  0|   2|           1|           1|
    |x_13_fu_218_p3                    |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 223|         199|         154|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |Row_Buffer_blk_n         |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |c_fft_row_op_st_blk_n    |   9|          2|    1|          2|
    |c_row_op_st_blk_n        |   9|          2|    1|          2|
    |indvar_flatten8_fu_68    |   9|          2|   40|         80|
    |x_fu_60                  |   9|          2|    8|         16|
    |y_1_fu_64                |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         18|   86|        172|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |indvar_flatten8_fu_68    |  40|   0|   40|          0|
    |or_ln317_reg_287         |   1|   0|    1|          0|
    |p_cast_reg_278           |   8|   0|   32|         24|
    |x_fu_60                  |   8|   0|    8|          0|
    |y_1_fu_64                |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  93|   0|  117|         24|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7|  return value|
|c_fft_row_op_st_dout     |   in|   32|     ap_fifo|                                            c_fft_row_op_st|       pointer|
|c_fft_row_op_st_empty_n  |   in|    1|     ap_fifo|                                            c_fft_row_op_st|       pointer|
|c_fft_row_op_st_read     |  out|    1|     ap_fifo|                                            c_fft_row_op_st|       pointer|
|c_row_op_st_din          |  out|   32|     ap_fifo|                                                c_row_op_st|       pointer|
|c_row_op_st_full_n       |   in|    1|     ap_fifo|                                                c_row_op_st|       pointer|
|c_row_op_st_write        |  out|    1|     ap_fifo|                                                c_row_op_st|       pointer|
|Row_Buffer_din           |  out|   32|     ap_fifo|                                                 Row_Buffer|       pointer|
|Row_Buffer_full_n        |   in|    1|     ap_fifo|                                                 Row_Buffer|       pointer|
|Row_Buffer_write         |  out|    1|     ap_fifo|                                                 Row_Buffer|       pointer|
|i_op_assign_9            |   in|    8|     ap_none|                                              i_op_assign_9|        scalar|
|bound5                   |   in|   40|     ap_none|                                                     bound5|        scalar|
|empty                    |   in|    8|     ap_none|                                                      empty|        scalar|
|ctrl1_reg_load_cast1     |   in|    8|     ap_none|                                       ctrl1_reg_load_cast1|        scalar|
|select_ln317_4           |   in|    1|     ap_none|                                             select_ln317_4|        scalar|
+-------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+

