// Seed: 634948568
module module_0 (
    input wand id_0,
    output supply0 id_1,
    output wire id_2,
    input wire id_3,
    input tri0 id_4
);
  id_6(
      id_3, 1, 1, id_3, 1'b0, 1, id_7, id_4
  );
  wire id_8;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input tri id_2,
    input supply1 id_3,
    output wor id_4,
    input wor id_5,
    input tri1 id_6,
    output wire id_7,
    input tri1 id_8,
    input uwire id_9
);
  always @(posedge id_0 or posedge id_6);
  rtran (1 ? 1 : 1, 1);
  assign id_4 = 1'd0;
  assign id_1 = id_0;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1,
      id_9,
      id_5
  );
  assign modCall_1.type_2 = 0;
endmodule
