In MIPS, reset and exception conditions shade imperceptibly into each other.</FONT>