<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::SYSCFG::CFGR1 Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g.html">SYSCFG</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html">CFGR1</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::SYSCFG::CFGR1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>configuration register 1  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a93c7122bce683da41b495ac6ed33b85a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#a93c7122bce683da41b495ac6ed33b85a">MEM_MODE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 0, 2 &gt;</td></tr>
<tr class="memdesc:a93c7122bce683da41b495ac6ed33b85a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory mapping selection bits.  <a href="#a93c7122bce683da41b495ac6ed33b85a">More...</a><br /></td></tr>
<tr class="separator:a93c7122bce683da41b495ac6ed33b85a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae828681735c5bf304b91d77c2435138d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#ae828681735c5bf304b91d77c2435138d">ADC_DMA_RMP</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 8, 1 &gt;</td></tr>
<tr class="memdesc:ae828681735c5bf304b91d77c2435138d"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c.html" title="Analog-to-digital converter. ">ADC</a> <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> remapping bit.  <a href="#ae828681735c5bf304b91d77c2435138d">More...</a><br /></td></tr>
<tr class="separator:ae828681735c5bf304b91d77c2435138d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aa0190751a45dfb9da5d138787aba8c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#a4aa0190751a45dfb9da5d138787aba8c">USART1_TX_DMA_RMP</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 9, 1 &gt;</td></tr>
<tr class="memdesc:a4aa0190751a45dfb9da5d138787aba8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART1_TX <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> remapping bit.  <a href="#a4aa0190751a45dfb9da5d138787aba8c">More...</a><br /></td></tr>
<tr class="separator:a4aa0190751a45dfb9da5d138787aba8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d1e4715cebfad29bd73b479db80b36f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#a6d1e4715cebfad29bd73b479db80b36f">USART1_RX_DMA_RMP</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 10, 1 &gt;</td></tr>
<tr class="memdesc:a6d1e4715cebfad29bd73b479db80b36f"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART1_RX <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> request remapping bit.  <a href="#a6d1e4715cebfad29bd73b479db80b36f">More...</a><br /></td></tr>
<tr class="separator:a6d1e4715cebfad29bd73b479db80b36f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f54d59a82995aa06cda2d58ae38a50c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#a2f54d59a82995aa06cda2d58ae38a50c">TIM16_DMA_RMP</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 11, 1 &gt;</td></tr>
<tr class="memdesc:a2f54d59a82995aa06cda2d58ae38a50c"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m16.html" title="General-purpose-timers. ">TIM16</a> <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> request remapping bit.  <a href="#a2f54d59a82995aa06cda2d58ae38a50c">More...</a><br /></td></tr>
<tr class="separator:a2f54d59a82995aa06cda2d58ae38a50c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab13e1bffc5ee1f1b2a6ca2ed85340a4b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#ab13e1bffc5ee1f1b2a6ca2ed85340a4b">TIM17_DMA_RMP</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 12, 1 &gt;</td></tr>
<tr class="memdesc:ab13e1bffc5ee1f1b2a6ca2ed85340a4b"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m17.html" title="General-purpose-timers BasedOn:TIM16. ">TIM17</a> <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> request remapping bit.  <a href="#ab13e1bffc5ee1f1b2a6ca2ed85340a4b">More...</a><br /></td></tr>
<tr class="separator:ab13e1bffc5ee1f1b2a6ca2ed85340a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b83496fef1a93752105601825027328"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#a0b83496fef1a93752105601825027328">I2C_PB6_FM</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 16, 1 &gt;</td></tr>
<tr class="memdesc:a0b83496fef1a93752105601825027328"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Mode Plus (FM plus) driving capability activation bits.  <a href="#a0b83496fef1a93752105601825027328">More...</a><br /></td></tr>
<tr class="separator:a0b83496fef1a93752105601825027328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22438a9b31d249f48f01490346de6a37"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#a22438a9b31d249f48f01490346de6a37">I2C_PB7_FM</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 17, 1 &gt;</td></tr>
<tr class="memdesc:a22438a9b31d249f48f01490346de6a37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Mode Plus (FM+) driving capability activation bits.  <a href="#a22438a9b31d249f48f01490346de6a37">More...</a><br /></td></tr>
<tr class="separator:a22438a9b31d249f48f01490346de6a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1699c560323eca09a641b8e99ea8d656"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#a1699c560323eca09a641b8e99ea8d656">I2C_PB8_FM</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 18, 1 &gt;</td></tr>
<tr class="memdesc:a1699c560323eca09a641b8e99ea8d656"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Mode Plus (FM+) driving capability activation bits.  <a href="#a1699c560323eca09a641b8e99ea8d656">More...</a><br /></td></tr>
<tr class="separator:a1699c560323eca09a641b8e99ea8d656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98f5d7ad65a9a4bd30cbe988b8963804"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#a98f5d7ad65a9a4bd30cbe988b8963804">I2C_PB9_FM</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 19, 1 &gt;</td></tr>
<tr class="memdesc:a98f5d7ad65a9a4bd30cbe988b8963804"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Mode Plus (FM+) driving capability activation bits.  <a href="#a98f5d7ad65a9a4bd30cbe988b8963804">More...</a><br /></td></tr>
<tr class="separator:a98f5d7ad65a9a4bd30cbe988b8963804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a890acd1282f349a84b783be896032d1a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#a890acd1282f349a84b783be896032d1a">I2C1_FM_plus</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 20, 1 &gt;</td></tr>
<tr class="memdesc:a890acd1282f349a84b783be896032d1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">FM+ driving capability activation for <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1.html" title="Inter-integrated circuit. ">I2C1</a>.  <a href="#a890acd1282f349a84b783be896032d1a">More...</a><br /></td></tr>
<tr class="separator:a890acd1282f349a84b783be896032d1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a427cd6737467cd270a1263b5a65da1ab"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#a427cd6737467cd270a1263b5a65da1ab">I2C2_FM_plus</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 21, 1 &gt;</td></tr>
<tr class="memdesc:a427cd6737467cd270a1263b5a65da1ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">FM+ driving capability activation for <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2.html" title="Inter-integrated circuit BasedOn:I2C1. ">I2C2</a>.  <a href="#a427cd6737467cd270a1263b5a65da1ab">More...</a><br /></td></tr>
<tr class="separator:a427cd6737467cd270a1263b5a65da1ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b73f4fd2fe8a6b1631c7ba803b30bac"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#a1b73f4fd2fe8a6b1631c7ba803b30bac">SPI2_DMA_RMP</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 24, 1 &gt;</td></tr>
<tr class="memdesc:a1b73f4fd2fe8a6b1631c7ba803b30bac"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i2.html" title="Serial peripheral interface BasedOn:SPI1. ">SPI2</a> <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> request remapping bit.  <a href="#a1b73f4fd2fe8a6b1631c7ba803b30bac">More...</a><br /></td></tr>
<tr class="separator:a1b73f4fd2fe8a6b1631c7ba803b30bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cda540d4ee91ce8bee6df441bab4ef3"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#a7cda540d4ee91ce8bee6df441bab4ef3">USART2_DMA_RMP</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 25, 1 &gt;</td></tr>
<tr class="memdesc:a7cda540d4ee91ce8bee6df441bab4ef3"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2.html" title="Universal synchronous asynchronous receiver transmitter BasedOn:USART1. ">USART2</a> <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> request remapping bit.  <a href="#a7cda540d4ee91ce8bee6df441bab4ef3">More...</a><br /></td></tr>
<tr class="separator:a7cda540d4ee91ce8bee6df441bab4ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c5bc2a23ee83b7ffef1a8045c471ece"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#a5c5bc2a23ee83b7ffef1a8045c471ece">USART3_DMA_RMP</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 26, 1 &gt;</td></tr>
<tr class="memdesc:a5c5bc2a23ee83b7ffef1a8045c471ece"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART3 <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> request remapping bit.  <a href="#a5c5bc2a23ee83b7ffef1a8045c471ece">More...</a><br /></td></tr>
<tr class="separator:a5c5bc2a23ee83b7ffef1a8045c471ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a684483294279f6ce2d6f2af1d1eb5603"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#a684483294279f6ce2d6f2af1d1eb5603">I2C1_DMA_RMP</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 27, 1 &gt;</td></tr>
<tr class="memdesc:a684483294279f6ce2d6f2af1d1eb5603"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1.html" title="Inter-integrated circuit. ">I2C1</a> <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> request remapping bit.  <a href="#a684483294279f6ce2d6f2af1d1eb5603">More...</a><br /></td></tr>
<tr class="separator:a684483294279f6ce2d6f2af1d1eb5603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7226ff7947a805e9ffd31fc841c10130"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#a7226ff7947a805e9ffd31fc841c10130">TIM1_DMA_RMP</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 28, 1 &gt;</td></tr>
<tr class="memdesc:a7226ff7947a805e9ffd31fc841c10130"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1.html" title="Advanced-timers. ">TIM1</a> <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> request remapping bit.  <a href="#a7226ff7947a805e9ffd31fc841c10130">More...</a><br /></td></tr>
<tr class="separator:a7226ff7947a805e9ffd31fc841c10130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba712a0a457e5b506e35efc833f70482"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#aba712a0a457e5b506e35efc833f70482">TIM2_DMA_RMP</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 29, 1 &gt;</td></tr>
<tr class="memdesc:aba712a0a457e5b506e35efc833f70482"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> request remapping bit.  <a href="#aba712a0a457e5b506e35efc833f70482">More...</a><br /></td></tr>
<tr class="separator:aba712a0a457e5b506e35efc833f70482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30109e40ee71e7fe24fa7c41c8d95ef2"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#a30109e40ee71e7fe24fa7c41c8d95ef2">TIM3_DMA_RMP</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 30, 1 &gt;</td></tr>
<tr class="memdesc:a30109e40ee71e7fe24fa7c41c8d95ef2"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3.html" title="General-purpose-timers. ">TIM3</a> <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> request remapping bit.  <a href="#a30109e40ee71e7fe24fa7c41c8d95ef2">More...</a><br /></td></tr>
<tr class="separator:a30109e40ee71e7fe24fa7c41c8d95ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>configuration register 1 </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="a93c7122bce683da41b495ac6ed33b85a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#a93c7122bce683da41b495ac6ed33b85a">STM32LIB::reg::SYSCFG::CFGR1::MEM_MODE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 0, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory mapping selection bits. </p>

</div>
</div>
<a class="anchor" id="ae828681735c5bf304b91d77c2435138d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#ae828681735c5bf304b91d77c2435138d">STM32LIB::reg::SYSCFG::CFGR1::ADC_DMA_RMP</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 8, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c.html" title="Analog-to-digital converter. ">ADC</a> <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> remapping bit. </p>

</div>
</div>
<a class="anchor" id="a4aa0190751a45dfb9da5d138787aba8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#a4aa0190751a45dfb9da5d138787aba8c">STM32LIB::reg::SYSCFG::CFGR1::USART1_TX_DMA_RMP</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 9, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART1_TX <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> remapping bit. </p>

</div>
</div>
<a class="anchor" id="a6d1e4715cebfad29bd73b479db80b36f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#a6d1e4715cebfad29bd73b479db80b36f">STM32LIB::reg::SYSCFG::CFGR1::USART1_RX_DMA_RMP</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 10, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART1_RX <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> request remapping bit. </p>

</div>
</div>
<a class="anchor" id="a2f54d59a82995aa06cda2d58ae38a50c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#a2f54d59a82995aa06cda2d58ae38a50c">STM32LIB::reg::SYSCFG::CFGR1::TIM16_DMA_RMP</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 11, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m16.html" title="General-purpose-timers. ">TIM16</a> <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> request remapping bit. </p>

</div>
</div>
<a class="anchor" id="ab13e1bffc5ee1f1b2a6ca2ed85340a4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#ab13e1bffc5ee1f1b2a6ca2ed85340a4b">STM32LIB::reg::SYSCFG::CFGR1::TIM17_DMA_RMP</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 12, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m17.html" title="General-purpose-timers BasedOn:TIM16. ">TIM17</a> <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> request remapping bit. </p>

</div>
</div>
<a class="anchor" id="a0b83496fef1a93752105601825027328"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#a0b83496fef1a93752105601825027328">STM32LIB::reg::SYSCFG::CFGR1::I2C_PB6_FM</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 16, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast Mode Plus (FM plus) driving capability activation bits. </p>

</div>
</div>
<a class="anchor" id="a22438a9b31d249f48f01490346de6a37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#a22438a9b31d249f48f01490346de6a37">STM32LIB::reg::SYSCFG::CFGR1::I2C_PB7_FM</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 17, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast Mode Plus (FM+) driving capability activation bits. </p>

</div>
</div>
<a class="anchor" id="a1699c560323eca09a641b8e99ea8d656"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#a1699c560323eca09a641b8e99ea8d656">STM32LIB::reg::SYSCFG::CFGR1::I2C_PB8_FM</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 18, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast Mode Plus (FM+) driving capability activation bits. </p>

</div>
</div>
<a class="anchor" id="a98f5d7ad65a9a4bd30cbe988b8963804"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#a98f5d7ad65a9a4bd30cbe988b8963804">STM32LIB::reg::SYSCFG::CFGR1::I2C_PB9_FM</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 19, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast Mode Plus (FM+) driving capability activation bits. </p>

</div>
</div>
<a class="anchor" id="a890acd1282f349a84b783be896032d1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#a890acd1282f349a84b783be896032d1a">STM32LIB::reg::SYSCFG::CFGR1::I2C1_FM_plus</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 20, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FM+ driving capability activation for <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1.html" title="Inter-integrated circuit. ">I2C1</a>. </p>

</div>
</div>
<a class="anchor" id="a427cd6737467cd270a1263b5a65da1ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#a427cd6737467cd270a1263b5a65da1ab">STM32LIB::reg::SYSCFG::CFGR1::I2C2_FM_plus</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 21, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FM+ driving capability activation for <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2.html" title="Inter-integrated circuit BasedOn:I2C1. ">I2C2</a>. </p>

</div>
</div>
<a class="anchor" id="a1b73f4fd2fe8a6b1631c7ba803b30bac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#a1b73f4fd2fe8a6b1631c7ba803b30bac">STM32LIB::reg::SYSCFG::CFGR1::SPI2_DMA_RMP</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 24, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i2.html" title="Serial peripheral interface BasedOn:SPI1. ">SPI2</a> <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> request remapping bit. </p>

</div>
</div>
<a class="anchor" id="a7cda540d4ee91ce8bee6df441bab4ef3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#a7cda540d4ee91ce8bee6df441bab4ef3">STM32LIB::reg::SYSCFG::CFGR1::USART2_DMA_RMP</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 25, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2.html" title="Universal synchronous asynchronous receiver transmitter BasedOn:USART1. ">USART2</a> <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> request remapping bit. </p>

</div>
</div>
<a class="anchor" id="a5c5bc2a23ee83b7ffef1a8045c471ece"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#a5c5bc2a23ee83b7ffef1a8045c471ece">STM32LIB::reg::SYSCFG::CFGR1::USART3_DMA_RMP</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 26, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART3 <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> request remapping bit. </p>

</div>
</div>
<a class="anchor" id="a684483294279f6ce2d6f2af1d1eb5603"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#a684483294279f6ce2d6f2af1d1eb5603">STM32LIB::reg::SYSCFG::CFGR1::I2C1_DMA_RMP</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 27, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1.html" title="Inter-integrated circuit. ">I2C1</a> <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> request remapping bit. </p>

</div>
</div>
<a class="anchor" id="a7226ff7947a805e9ffd31fc841c10130"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#a7226ff7947a805e9ffd31fc841c10130">STM32LIB::reg::SYSCFG::CFGR1::TIM1_DMA_RMP</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 28, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1.html" title="Advanced-timers. ">TIM1</a> <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> request remapping bit. </p>

</div>
</div>
<a class="anchor" id="aba712a0a457e5b506e35efc833f70482"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#aba712a0a457e5b506e35efc833f70482">STM32LIB::reg::SYSCFG::CFGR1::TIM2_DMA_RMP</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 29, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> request remapping bit. </p>

</div>
</div>
<a class="anchor" id="a30109e40ee71e7fe24fa7c41c8d95ef2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html#a30109e40ee71e7fe24fa7c41c8d95ef2">STM32LIB::reg::SYSCFG::CFGR1::TIM3_DMA_RMP</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40010000, 30, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3.html" title="General-purpose-timers. ">TIM3</a> <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> request remapping bit. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:16 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
