
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework2/traces/bwaves_1861B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000002 cycles: 4727892 heartbeat IPC: 2.11511 cumulative IPC: 2.11511 (Simulation time: 0 hr 1 min 38 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 4727892 (Simulation time: 0 hr 1 min 38 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 38893491 heartbeat IPC: 0.292692 cumulative IPC: 0.292692 (Simulation time: 0 hr 5 min 11 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 73066521 heartbeat IPC: 0.292628 cumulative IPC: 0.29266 (Simulation time: 0 hr 8 min 39 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 107227402 heartbeat IPC: 0.292732 cumulative IPC: 0.292684 (Simulation time: 0 hr 12 min 5 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 141392362 heartbeat IPC: 0.292698 cumulative IPC: 0.292688 (Simulation time: 0 hr 15 min 32 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 175557109 heartbeat IPC: 0.292699 cumulative IPC: 0.29269 (Simulation time: 0 hr 18 min 57 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 209724837 heartbeat IPC: 0.292674 cumulative IPC: 0.292687 (Simulation time: 0 hr 22 min 26 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 243887427 heartbeat IPC: 0.292718 cumulative IPC: 0.292692 (Simulation time: 0 hr 25 min 52 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 271453837 heartbeat IPC: 0.36276 cumulative IPC: 0.299933 (Simulation time: 0 hr 28 min 49 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 285576098 heartbeat IPC: 0.708102 cumulative IPC: 0.320458 (Simulation time: 0 hr 30 min 56 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 305963390 heartbeat IPC: 0.490502 cumulative IPC: 0.331966 (Simulation time: 0 hr 33 min 37 sec) 
Finished CPU 0 instructions: 100000004 cycles: 301235499 cumulative IPC: 0.331966 (Simulation time: 0 hr 33 min 37 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.331966 instructions: 100000004 cycles: 301235499
cpu0_DTLB TOTAL     ACCESS:   32233240  HIT:   32196648  MISS:      36592
cpu0_DTLB LOAD      ACCESS:   30506541  HIT:   30470650  MISS:      35891
cpu0_DTLB RFO       ACCESS:    1726699  HIT:    1725998  MISS:        701
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 234.395 cycles
cpu0_ITLB TOTAL     ACCESS:    9876510  HIT:    9876508  MISS:          2
cpu0_ITLB LOAD      ACCESS:    9876510  HIT:    9876508  MISS:          2
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 238.5 cycles
cpu0_L1I TOTAL     ACCESS:         28  HIT:         12  MISS:         16
cpu0_L1I LOAD      ACCESS:         28  HIT:         12  MISS:         16
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 257 cycles
cpu0_STLB TOTAL     ACCESS:      36594  HIT:       1139  MISS:      35455
cpu0_STLB LOAD      ACCESS:      35893  HIT:       1139  MISS:      34754
cpu0_STLB RFO       ACCESS:        701  HIT:          0  MISS:        701
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 232.142 cycles
cpu0_L1D TOTAL     ACCESS:   27672027  HIT:   25259966  MISS:    2412061
cpu0_L1D LOAD      ACCESS:   24968316  HIT:   22603068  MISS:    2365248
cpu0_L1D RFO       ACCESS:    2668256  HIT:    2623385  MISS:      44871
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      35455  HIT:      33513  MISS:       1942
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 990.509 cycles
cpu0_L2C TOTAL     ACCESS:    2572723  HIT:     254901  MISS:    2317822
cpu0_L2C LOAD      ACCESS:    2365264  HIT:      92339  MISS:    2272925
cpu0_L2C RFO       ACCESS:      44871  HIT:          0  MISS:      44871
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     160646  HIT:     160641  MISS:          5
cpu0_L2C TRANSLATION ACCESS:       1942  HIT:       1921  MISS:         21
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1018.95 cycles
LLC TOTAL     ACCESS:    2473672  HIT:      95034  MISS:    2378638
LLC LOAD      ACCESS:    2272925  HIT:      91714  MISS:    2181211
LLC RFO       ACCESS:      44871  HIT:          0  MISS:      44871
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     155855  HIT:       3316  MISS:     152539
LLC TRANSLATION ACCESS:         21  HIT:          4  MISS:         17
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 972.438 cycles
Insertion Distribution: 
	LOAD 47822 0 36754 2314052 
	RFO 0 0 1970 48739 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 156063 
	 1 0 23 12 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      20991  ROW_BUFFER_MISS:    2205068
 DBUS AVG_CONGESTED_CYCLE:    3.96367
 WQ ROW_BUFFER_HIT:      20797  ROW_BUFFER_MISS:     133624  FULL:          0


CPU 0 Branch Prediction Accuracy: 70.4481% MPKI: 17.8647 Average ROB Occupancy at Mispredict: 235.925
Branch type MPKI
BRANCH_DIRECT_JUMP: 2e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 17.8646
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 1e-05

