

================================================================
== Vitis HLS Report for 'convolution_6'
================================================================
* Date:           Wed Apr 19 17:48:54 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.241 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4003|     4003|  40.030 us|  40.030 us|  4003|  4003|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                           |                                                                |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                                  Instance                                 |                             Module                             |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_136  |convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols  |     3997|     3997|  39.970 us|  39.970 us|  3997|  3997|       no|
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weight_buf_addr_9 = getelementptr i32 %weight_buf, i64 0, i64 0"   --->   Operation 8 'getelementptr' 'weight_buf_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (2.15ns)   --->   "%weight_buf_load = load i4 %weight_buf_addr_9"   --->   Operation 9 'load' 'weight_buf_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%weight_buf_addr_10 = getelementptr i32 %weight_buf, i64 0, i64 1"   --->   Operation 10 'getelementptr' 'weight_buf_addr_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%weight_buf_addr_11 = getelementptr i32 %weight_buf, i64 0, i64 2"   --->   Operation 11 'getelementptr' 'weight_buf_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (2.15ns)   --->   "%weight_buf_load = load i4 %weight_buf_addr_9"   --->   Operation 12 'load' 'weight_buf_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 13 [2/2] (2.15ns)   --->   "%weight_buf_load_9 = load i4 %weight_buf_addr_10"   --->   Operation 13 'load' 'weight_buf_load_9' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 14 [2/2] (2.15ns)   --->   "%weight_buf_load_10 = load i4 %weight_buf_addr_11"   --->   Operation 14 'load' 'weight_buf_load_10' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%weight_buf_addr_12 = getelementptr i32 %weight_buf, i64 0, i64 3"   --->   Operation 15 'getelementptr' 'weight_buf_addr_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%weight_buf_addr_13 = getelementptr i32 %weight_buf, i64 0, i64 4"   --->   Operation 16 'getelementptr' 'weight_buf_addr_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/2] (2.15ns)   --->   "%weight_buf_load_9 = load i4 %weight_buf_addr_10"   --->   Operation 17 'load' 'weight_buf_load_9' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 18 [1/2] (2.15ns)   --->   "%weight_buf_load_10 = load i4 %weight_buf_addr_11"   --->   Operation 18 'load' 'weight_buf_load_10' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 19 [2/2] (2.15ns)   --->   "%weight_buf_load_11 = load i4 %weight_buf_addr_12"   --->   Operation 19 'load' 'weight_buf_load_11' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 20 [2/2] (2.15ns)   --->   "%weight_buf_load_12 = load i4 %weight_buf_addr_13"   --->   Operation 20 'load' 'weight_buf_load_12' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%weight_buf_addr = getelementptr i32 %weight_buf, i64 0, i64 6"   --->   Operation 21 'getelementptr' 'weight_buf_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%weight_buf_addr_14 = getelementptr i32 %weight_buf, i64 0, i64 5"   --->   Operation 22 'getelementptr' 'weight_buf_addr_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/2] (2.15ns)   --->   "%weight_buf_load_11 = load i4 %weight_buf_addr_12"   --->   Operation 23 'load' 'weight_buf_load_11' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 24 [1/2] (2.15ns)   --->   "%weight_buf_load_12 = load i4 %weight_buf_addr_13"   --->   Operation 24 'load' 'weight_buf_load_12' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 25 [2/2] (2.15ns)   --->   "%weight_buf_load_13 = load i4 %weight_buf_addr_14"   --->   Operation 25 'load' 'weight_buf_load_13' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 26 [2/2] (2.15ns)   --->   "%weight_buf_load_14 = load i4 %weight_buf_addr"   --->   Operation 26 'load' 'weight_buf_load_14' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%biases_buf_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf"   --->   Operation 27 'read' 'biases_buf_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%weight_buf_addr_15 = getelementptr i32 %weight_buf, i64 0, i64 7"   --->   Operation 28 'getelementptr' 'weight_buf_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%weight_buf_addr_16 = getelementptr i32 %weight_buf, i64 0, i64 8"   --->   Operation 29 'getelementptr' 'weight_buf_addr_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/2] (2.15ns)   --->   "%weight_buf_load_13 = load i4 %weight_buf_addr_14"   --->   Operation 30 'load' 'weight_buf_load_13' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 31 [1/2] (2.15ns)   --->   "%weight_buf_load_14 = load i4 %weight_buf_addr"   --->   Operation 31 'load' 'weight_buf_load_14' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 32 [2/2] (2.15ns)   --->   "%weight_buf_load_15 = load i4 %weight_buf_addr_15"   --->   Operation 32 'load' 'weight_buf_load_15' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 33 [2/2] (2.15ns)   --->   "%weight_buf_load_16 = load i4 %weight_buf_addr_16"   --->   Operation 33 'load' 'weight_buf_load_16' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 34 [1/2] (2.15ns)   --->   "%weight_buf_load_15 = load i4 %weight_buf_addr_15"   --->   Operation 34 'load' 'weight_buf_load_15' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 35 [1/2] (2.15ns)   --->   "%weight_buf_load_16 = load i4 %weight_buf_addr_16"   --->   Operation 35 'load' 'weight_buf_load_16' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 36 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln0 = call void @convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols, i32 %pad_img, i32 %weight_buf_load, i32 %weight_buf_load_9, i32 %weight_buf_load_10, i32 %weight_buf_load_11, i32 %weight_buf_load_12, i32 %weight_buf_load_13, i32 %weight_buf_load_14, i32 %weight_buf_load_15, i32 %weight_buf_load_16, i32 %biases_buf_read, i32 %conv_to_pool_streams_6"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_6, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln0 = call void @convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols, i32 %pad_img, i32 %weight_buf_load, i32 %weight_buf_load_9, i32 %weight_buf_load_10, i32 %weight_buf_load_11, i32 %weight_buf_load_12, i32 %weight_buf_load_13, i32 %weight_buf_load_14, i32 %weight_buf_load_15, i32 %weight_buf_load_16, i32 %biases_buf_read, i32 %conv_to_pool_streams_6"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln81 = ret" [conv.cc:81]   --->   Operation 40 'ret' 'ret_ln81' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pad_img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ weight_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ biases_buf]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_to_pool_streams_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
weight_buf_addr_9  (getelementptr) [ 00100000]
weight_buf_addr_10 (getelementptr) [ 00010000]
weight_buf_addr_11 (getelementptr) [ 00010000]
weight_buf_load    (load         ) [ 00011111]
weight_buf_addr_12 (getelementptr) [ 00001000]
weight_buf_addr_13 (getelementptr) [ 00001000]
weight_buf_load_9  (load         ) [ 00001111]
weight_buf_load_10 (load         ) [ 00001111]
weight_buf_addr    (getelementptr) [ 00000100]
weight_buf_addr_14 (getelementptr) [ 00000100]
weight_buf_load_11 (load         ) [ 00000111]
weight_buf_load_12 (load         ) [ 00000111]
biases_buf_read    (read         ) [ 00000011]
weight_buf_addr_15 (getelementptr) [ 00000010]
weight_buf_addr_16 (getelementptr) [ 00000010]
weight_buf_load_13 (load         ) [ 00000011]
weight_buf_load_14 (load         ) [ 00000011]
weight_buf_load_15 (load         ) [ 00000001]
weight_buf_load_16 (load         ) [ 00000001]
empty              (wait         ) [ 00000000]
specinterface_ln0  (specinterface) [ 00000000]
call_ln0           (call         ) [ 00000000]
ret_ln81           (ret          ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pad_img">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_buf">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="biases_buf">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_buf"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_to_pool_streams_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_6"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="biases_buf_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_buf_read/5 "/>
</bind>
</comp>

<comp id="46" class="1004" name="weight_buf_addr_9_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="1" slack="0"/>
<pin id="50" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf_addr_9/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_access_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="4" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="57" dir="0" index="2" bw="0" slack="0"/>
<pin id="76" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="77" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="58" dir="1" index="3" bw="32" slack="0"/>
<pin id="79" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf_load/1 weight_buf_load_9/2 weight_buf_load_10/2 weight_buf_load_11/3 weight_buf_load_12/3 weight_buf_load_13/4 weight_buf_load_14/4 weight_buf_load_15/5 weight_buf_load_16/5 "/>
</bind>
</comp>

<comp id="60" class="1004" name="weight_buf_addr_10_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf_addr_10/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="weight_buf_addr_11_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="3" slack="0"/>
<pin id="72" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf_addr_11/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="weight_buf_addr_12_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="3" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf_addr_12/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="weight_buf_addr_13_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="4" slack="0"/>
<pin id="94" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf_addr_13/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="weight_buf_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="4" slack="0"/>
<pin id="104" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf_addr/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="weight_buf_addr_14_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf_addr_14/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="weight_buf_addr_15_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf_addr_15/5 "/>
</bind>
</comp>

<comp id="126" class="1004" name="weight_buf_addr_16_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="5" slack="0"/>
<pin id="130" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf_addr_16/5 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="4"/>
<pin id="140" dir="0" index="3" bw="32" slack="3"/>
<pin id="141" dir="0" index="4" bw="32" slack="3"/>
<pin id="142" dir="0" index="5" bw="32" slack="2"/>
<pin id="143" dir="0" index="6" bw="32" slack="2"/>
<pin id="144" dir="0" index="7" bw="32" slack="1"/>
<pin id="145" dir="0" index="8" bw="32" slack="1"/>
<pin id="146" dir="0" index="9" bw="32" slack="0"/>
<pin id="147" dir="0" index="10" bw="32" slack="0"/>
<pin id="148" dir="0" index="11" bw="32" slack="1"/>
<pin id="149" dir="0" index="12" bw="32" slack="0"/>
<pin id="150" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="156" class="1005" name="weight_buf_addr_9_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="1"/>
<pin id="158" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf_addr_9 "/>
</bind>
</comp>

<comp id="161" class="1005" name="weight_buf_addr_10_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="1"/>
<pin id="163" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf_addr_10 "/>
</bind>
</comp>

<comp id="166" class="1005" name="weight_buf_addr_11_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="1"/>
<pin id="168" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf_addr_11 "/>
</bind>
</comp>

<comp id="171" class="1005" name="weight_buf_load_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="4"/>
<pin id="173" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="weight_buf_load "/>
</bind>
</comp>

<comp id="176" class="1005" name="weight_buf_addr_12_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="1"/>
<pin id="178" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf_addr_12 "/>
</bind>
</comp>

<comp id="181" class="1005" name="weight_buf_addr_13_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="1"/>
<pin id="183" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf_addr_13 "/>
</bind>
</comp>

<comp id="186" class="1005" name="weight_buf_load_9_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="3"/>
<pin id="188" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="weight_buf_load_9 "/>
</bind>
</comp>

<comp id="191" class="1005" name="weight_buf_load_10_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="3"/>
<pin id="193" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="weight_buf_load_10 "/>
</bind>
</comp>

<comp id="196" class="1005" name="weight_buf_addr_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="1"/>
<pin id="198" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf_addr "/>
</bind>
</comp>

<comp id="201" class="1005" name="weight_buf_addr_14_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="1"/>
<pin id="203" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf_addr_14 "/>
</bind>
</comp>

<comp id="206" class="1005" name="weight_buf_load_11_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="2"/>
<pin id="208" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="weight_buf_load_11 "/>
</bind>
</comp>

<comp id="211" class="1005" name="weight_buf_load_12_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="2"/>
<pin id="213" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="weight_buf_load_12 "/>
</bind>
</comp>

<comp id="216" class="1005" name="biases_buf_read_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="biases_buf_read "/>
</bind>
</comp>

<comp id="221" class="1005" name="weight_buf_addr_15_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="1"/>
<pin id="223" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf_addr_15 "/>
</bind>
</comp>

<comp id="226" class="1005" name="weight_buf_addr_16_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="1"/>
<pin id="228" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf_addr_16 "/>
</bind>
</comp>

<comp id="231" class="1005" name="weight_buf_load_13_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf_load_13 "/>
</bind>
</comp>

<comp id="236" class="1005" name="weight_buf_load_14_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf_load_14 "/>
</bind>
</comp>

<comp id="241" class="1005" name="weight_buf_load_15_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf_load_15 "/>
</bind>
</comp>

<comp id="246" class="1005" name="weight_buf_load_16_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf_load_16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="22" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="8" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="59"><net_src comp="46" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="80"><net_src comp="60" pin="3"/><net_sink comp="54" pin=2"/></net>

<net id="81"><net_src comp="68" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="98"><net_src comp="82" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="99"><net_src comp="90" pin="3"/><net_sink comp="54" pin=2"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="116"><net_src comp="108" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="117"><net_src comp="100" pin="3"/><net_sink comp="54" pin=2"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="134"><net_src comp="118" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="135"><net_src comp="126" pin="3"/><net_sink comp="54" pin=2"/></net>

<net id="151"><net_src comp="30" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="152"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="153"><net_src comp="54" pin="3"/><net_sink comp="136" pin=9"/></net>

<net id="154"><net_src comp="54" pin="7"/><net_sink comp="136" pin=10"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="136" pin=12"/></net>

<net id="159"><net_src comp="46" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="164"><net_src comp="60" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="169"><net_src comp="68" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="174"><net_src comp="54" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="179"><net_src comp="82" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="184"><net_src comp="90" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="189"><net_src comp="54" pin="7"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="136" pin=3"/></net>

<net id="194"><net_src comp="54" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="136" pin=4"/></net>

<net id="199"><net_src comp="100" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="204"><net_src comp="108" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="209"><net_src comp="54" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="136" pin=5"/></net>

<net id="214"><net_src comp="54" pin="7"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="136" pin=6"/></net>

<net id="219"><net_src comp="40" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="136" pin=11"/></net>

<net id="224"><net_src comp="118" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="229"><net_src comp="126" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="234"><net_src comp="54" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="136" pin=7"/></net>

<net id="239"><net_src comp="54" pin="7"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="136" pin=8"/></net>

<net id="244"><net_src comp="54" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="136" pin=9"/></net>

<net id="249"><net_src comp="54" pin="7"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="136" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_to_pool_streams_6 | {6 7 }
 - Input state : 
	Port: convolution.6 : pad_img | {6 7 }
	Port: convolution.6 : weight_buf | {1 2 3 4 5 6 }
	Port: convolution.6 : biases_buf | {5 }
  - Chain level:
	State 1
		weight_buf_load : 1
	State 2
		weight_buf_load_9 : 1
		weight_buf_load_10 : 1
	State 3
		weight_buf_load_11 : 1
		weight_buf_load_12 : 1
	State 4
		weight_buf_load_13 : 1
		weight_buf_load_14 : 1
	State 5
		weight_buf_load_15 : 1
		weight_buf_load_16 : 1
	State 6
		call_ln0 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                              Functional Unit                              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_136 |    10   | 17.2674 |   2385  |   1634  |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                         biases_buf_read_read_fu_40                        |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                           |    10   | 17.2674 |   2385  |   1634  |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  biases_buf_read_reg_216 |   32   |
|weight_buf_addr_10_reg_161|    4   |
|weight_buf_addr_11_reg_166|    4   |
|weight_buf_addr_12_reg_176|    4   |
|weight_buf_addr_13_reg_181|    4   |
|weight_buf_addr_14_reg_201|    4   |
|weight_buf_addr_15_reg_221|    4   |
|weight_buf_addr_16_reg_226|    4   |
| weight_buf_addr_9_reg_156|    4   |
|  weight_buf_addr_reg_196 |    4   |
|weight_buf_load_10_reg_191|   32   |
|weight_buf_load_11_reg_206|   32   |
|weight_buf_load_12_reg_211|   32   |
|weight_buf_load_13_reg_231|   32   |
|weight_buf_load_14_reg_236|   32   |
|weight_buf_load_15_reg_241|   32   |
|weight_buf_load_16_reg_246|   32   |
| weight_buf_load_9_reg_186|   32   |
|  weight_buf_load_reg_171 |   32   |
+--------------------------+--------+
|           Total          |   356  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                    Comp                                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              grp_access_fu_54                             |  p0  |  10  |   4  |   40   ||    41   |
|                              grp_access_fu_54                             |  p2  |   8  |   0  |    0   ||    33   |
| grp_convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_136 |  p9  |   2  |  32  |   64   ||    9    |
| grp_convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_136 |  p10 |   2  |  32  |   64   ||    9    |
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                   Total                                   |      |      |      |   168  ||  6.894  ||    92   |
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |   17   |  2385  |  1634  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   92   |
|  Register |    -   |    -   |   356  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |   24   |  2741  |  1726  |
+-----------+--------+--------+--------+--------+
