

================================================================
== Vitis HLS Report for 'relu_64_Pipeline_VITIS_LOOP_13_1'
================================================================
* Date:           Fri Mar 21 12:03:26 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.795 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       67|       67|  0.670 us|  0.670 us|   65|   65|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1  |       65|       65|         3|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_01 = alloca i32 1" [../activation.cpp:13]   --->   Operation 6 'alloca' 'i_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.48ns)   --->   "%store_ln13 = store i7 0, i7 %i_01" [../activation.cpp:13]   --->   Operation 7 'store' 'store_ln13' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = load i7 %i_01" [../activation.cpp:13]   --->   Operation 9 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.89ns)   --->   "%icmp_ln13 = icmp_eq  i7 %i, i7 64" [../activation.cpp:13]   --->   Operation 10 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.89ns)   --->   "%i_4 = add i7 %i, i7 1" [../activation.cpp:13]   --->   Operation 11 'add' 'i_4' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.body.split, void %for.end.exitStub" [../activation.cpp:13]   --->   Operation 12 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i7 %i" [../activation.cpp:13]   --->   Operation 13 'zext' 'zext_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%net_0_addr = getelementptr i64 %net_0, i64 0, i64 %zext_ln13" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../activation.cpp:14]   --->   Operation 14 'getelementptr' 'net_0_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (1.35ns)   --->   "%net_0_load = load i6 %net_0_addr" [../activation.cpp:14]   --->   Operation 15 'load' 'net_0_load' <Predicate = (!icmp_ln13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 16 [1/1] (0.48ns)   --->   "%store_ln13 = store i7 %i_4, i7 %i_01" [../activation.cpp:13]   --->   Operation 16 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 4.96>
ST_2 : Operation 17 [1/2] (1.35ns)   --->   "%net_0_load = load i6 %net_0_addr" [../activation.cpp:14]   --->   Operation 17 'load' 'net_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 18 [2/2] (3.61ns)   --->   "%tmp_4 = fcmp_ogt  i64 %net_0_load, i64 0" [../activation.cpp:14]   --->   Operation 18 'dcmp' 'tmp_4' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = (icmp_ln13)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 5.79>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../activation.cpp:13]   --->   Operation 19 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [../activation.cpp:13]   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../activation.cpp:13]   --->   Operation 21 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast i64 %net_0_load" [../activation.cpp:14]   --->   Operation 22 'bitcast' 'bitcast_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln14, i32 52, i32 62" [../activation.cpp:14]   --->   Operation 23 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i64 %bitcast_ln14" [../activation.cpp:14]   --->   Operation 24 'trunc' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.94ns)   --->   "%icmp_ln14 = icmp_ne  i11 %tmp, i11 2047" [../activation.cpp:14]   --->   Operation 25 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (1.30ns)   --->   "%icmp_ln14_1 = icmp_eq  i52 %trunc_ln14, i52 0" [../activation.cpp:14]   --->   Operation 26 'icmp' 'icmp_ln14_1' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node and_ln14)   --->   "%or_ln14 = or i1 %icmp_ln14_1, i1 %icmp_ln14" [../activation.cpp:14]   --->   Operation 27 'or' 'or_ln14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/2] (3.61ns)   --->   "%tmp_4 = fcmp_ogt  i64 %net_0_load, i64 0" [../activation.cpp:14]   --->   Operation 28 'dcmp' 'tmp_4' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln14 = and i1 %or_ln14, i1 %tmp_4" [../activation.cpp:14]   --->   Operation 29 'and' 'and_ln14' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.49ns)   --->   "%select_ln14 = select i1 %and_ln14, i64 %net_0_load, i64 0" [../activation.cpp:14]   --->   Operation 30 'select' 'select_ln14' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%agg_result_0_addr = getelementptr i64 %agg_result_0, i64 0, i64 %zext_ln13" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../activation.cpp:14]   --->   Operation 31 'getelementptr' 'agg_result_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.35ns)   --->   "%store_ln14 = store i64 %select_ln14, i6 %agg_result_0_addr" [../activation.cpp:14]   --->   Operation 32 'store' 'store_ln14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.body" [../activation.cpp:13]   --->   Operation 33 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 1.875ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln13', ../activation.cpp:13) of constant 0 on local variable 'i', ../activation.cpp:13 [4]  (0.489 ns)
	'load' operation 7 bit ('i', ../activation.cpp:13) on local variable 'i', ../activation.cpp:13 [7]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln13', ../activation.cpp:13) [8]  (0.897 ns)
	'store' operation 0 bit ('store_ln13', ../activation.cpp:13) of variable 'i', ../activation.cpp:13 on local variable 'i', ../activation.cpp:13 [29]  (0.489 ns)

 <State 2>: 4.965ns
The critical path consists of the following:
	'load' operation 64 bit ('net_0_load', ../activation.cpp:14) on array 'net_0' [17]  (1.352 ns)
	'dcmp' operation 1 bit ('tmp_4', ../activation.cpp:14) [24]  (3.613 ns)

 <State 3>: 5.795ns
The critical path consists of the following:
	'dcmp' operation 1 bit ('tmp_4', ../activation.cpp:14) [24]  (3.613 ns)
	'and' operation 1 bit ('and_ln14', ../activation.cpp:14) [25]  (0.331 ns)
	'select' operation 64 bit ('select_ln14', ../activation.cpp:14) [26]  (0.499 ns)
	'store' operation 0 bit ('store_ln14', ../activation.cpp:14) of variable 'select_ln14', ../activation.cpp:14 on array 'agg_result_0' [28]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
