.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000

.logic_tile 1 1
000000000000000000000000000000001100111100000000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000111011100101000000000000000
000000000000000000000000000000000000101000000000000000
110000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000001110000011110100000000
000000000000000000000000000000000000000011110001000101
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000110000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000001111111001101011110000000000
000000000000000000000000001111001100000110000000000000
001000000000000001100000010000011100000100000100000000
000000000000000000000011010000010000000000000010000000
110000000000000000000111100000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000011110000001101000000000000000000
000001000000000000000000000000011010000100000100000000
000000000000001111000000000000010000000000000000000000
000000000000001000000010000000001100000100000100000000
000000000000000001000011110000000000000000000000000000
000000000000100000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000110100001100000000000000100000000
000000000000000001000000000000100000000001000000000000

.logic_tile 7 2
000000000000001001100110110101100000000000000100000000
000000000000000101100010100000100000000001000000000000
001000000000000000000111110000000000000000000100000000
000000000000000000000010100101000000000010000000000000
110000000000000000000010101001011100011111100000000000
000000000000000111000010101011001000101000000000000000
000000000000000000000000000111011100110110110000000000
000000000000000000000010000001101111110000100000000010
000000000000001001100000000011111000101000010000000000
000000000000000001000010101101111101001000000000000000
000000000000001001100010100011001101110001010000000000
000000000000000001000010100011011111110010010000000000
000000000000000000000010111101011100101100010000000000
000000000000000000000110001001111101101100100000000000
000000000000000000000000010011001001010001100000000000
000000000000000000000010001001111101110001110000000000

.logic_tile 8 2
000000000000001000000010101101011001000010000000000000
000000000000000001000100001001111000000000000000000000
001001000000000001100010100000000000010110100000000000
000000100000001101000110111101000000101001010000000000
110000000000000000000110000000000000000000000000000000
110000000000000000000010110000000000000000000000000000
000000000000000000000111000001101100001100110000000000
000000000000000000000000000000011001110011000000000000
000010000000000000000010100001101100101000000000000010
000000000000000000000011100000010000101000000000000000
000001000000000101000000000001000000000000000000000000
000000100000000000000000001001000000101001010000000000
000000000100000000000010100000000001001111000000000000
000000000000000000000010110000001000001111000000000000
110000000000000101100000001101101010101010000100000000
110000000000000000000000000011111111101001000010000000

.logic_tile 9 2
000000000000000101100000000000000000000000001000000000
000000000000001101000000000000001000000000000000001000
000000000000000000000111110101100000000000001000000000
000000000000000000000110000000100000000000000000000000
000000000000001000000000000001000000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000110010001100001000000001000000000
000000000000000000000010100000101001000000000000000000
000000000000000000000010100101100000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000000000000000000000001000011100000000000000
000000000000000000000010111011001010101100000000000000
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000011100000010110100000000000
000000000000000000000000000000100000010110100000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000001100000000000000100000000
000000000000000000000011110000100000000001000000000000
110000000000000111000111100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000001100000100000100000000
000000000000000000000010000000010000000000000000000000
000000000000000001100110000000000000000000100100000000
000010000000000000000010000000001101000000000000000000
000000000000000000000000000101001011011100000000000000
000000000000000000000000000011011110001000000000000010
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000001000000000001101001010100000000000000000
000000000000000001000000001101011101110100000010000000

.logic_tile 6 3
000000000000000001100000000000000000000000100100000000
000000000000000000000000000000001100000000000000000000
001000000000000000000000001101111000000001110000000000
000000000000001111000011110101111010000000010000000000
110010000000101000000000000111100000000000000100000000
000000000001010001000010000000100000000001000000000000
000000000000001111000010100101111001000110100000000000
000000000000000111000000000001001110000101010000000000
000000000000000000000000001011111011100001010000000000
000000000000000001000000001001101110010000000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000011100111100000000000000100000000
000000000110000000000000000000100000000001000000000000
000000000000001001100000010111000000000000000100000000
000000000000000001000011000000100000000001000000000000

.logic_tile 7 3
000000000001001000000111100111101011100000010000000000
000000001010100001000000000111001101100001010000000000
001000000000000001100010111001101011000110100000000000
000000000000000000000110101011101000001000000000000000
110000000000011111100110010011001000010000100000000000
000000000000001111000010100001111101100000000000000000
000000000000000000000000010000000000000000100100000000
000000000000001101000010000000001111000000000000000000
000000000001000000000010101101111010110000110000000000
000000000000100101000110001011011111110000010000000000
000000000000000000000110110000000000000000000100000000
000000000000000000000010101111000000000010000000000000
000000000000000001100110110001111100000001010000000000
000001000000000000000011010011111010000001100000000000
000000000000001000000000001101001010000000100000000000
000000000000000001000000001011101011101000010000000000

.logic_tile 8 3
000000000000000000000010100001100000000000001000000000
000000000000000000000100000000100000000000000000001000
001000000000000000000110010001100001000000001000000000
000000000000000000000010000000101101000000000000000000
110000000000000000000000000111001001001100111110000001
110000000000000000000000000000101111110011001001000000
000000000000000101000110100111101000001100111110000000
000000000000000000000011110000101101110011001000000000
000001000000000000000110000011101001001100110100000000
000010000000000000000000000000101100110011001000000000
000000000000001000000111000001111011101001010000000000
000000000000000001000000001001111011010100100000000000
000000000000001000000110110011111001001100110110000000
000000000000000101000010000000111001110011001000000010
010000000000000000000111000000000000000000100110000000
110000000000000000000000000000001110000000001001000110

.logic_tile 9 3
000000000000000000000110100000000001001111000000000000
000000000000000000000000000000001011001111000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000101100110100111100000101001010000000000
000000000000000000000000001011100000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000101101010000010100000000000
000000000000000000000000001111011001000000100000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000110000000011110000011110100000000
000000000000000000000000000000010000000011110000000010

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100010
000011010000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000010110100000000000
001000000000000000000000000000100000010110100000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
001000000000000000000000000000010000000000000000000000

.logic_tile 6 4
010000000000000000000000000111000000000000000100000000
001000000000000000000000000000100000000001000000000000
001000000000000000000111110000000000000000100100000001
000000000000000000000010000000001111000000000000000000
110000000000000000000000011000000000000000000100000000
001000000000000000000010000111000000000010000000000000
000000000000001111100110100011111011101000110000000000
001000000000000111000000000000001100101000110000000000
000000000000000000000111001101111001000000010000000000
001000000000000000000100001101011111000010110000100000
000000000000000001100011111001111100101000100000000000
001000000000000101000010100101111011111100010000000000
000000000000000000000000000011100000000000000100000000
001000000000000000000010010000100000000001000000000000
000000000000000011100110000000000000000000100100000000
001000000000000000100000000000001101000000000000000000

.logic_tile 7 4
010000000000001001100110000001001011101100010000000000
001000000000000101000000000001011011101100100000000000
001000000000000000000110000000000001000000100100000000
000000000000000000000110110000001101000000000000000000
110000000000000101000011110101011001100000000000000000
001000000000000000100010011101111110110100000010000000
000000000000000000000110000101000000000000000100000000
001000000000000000000100000000000000000001000000000000
000000000000000000000010101001001011100001010000000000
001000000000000000000000001101111101010000000000000000
000000000000000000000010000000000001000000100100000000
001000000000000000000010100000001101000000000000000000
000000000000000101000000001011001010100001010000000000
001000000000000000000000001101111110111010100000000000
000000000000000001100000000001100000000000000100000000
001000000000000000000000000000100000000001000000000000

.logic_tile 8 4
010000000000000000000010100000000001000000100100000000
001000000000001101000010100000001011000000000000000000
001000000000000000000010101001011011100000000000000000
000000000000000000000010101011101001110000100000000000
110000000000000001100000011001111110000100000000000000
001000000000000000000010000111101001010100100000000000
000000000000000101000010000001101010101000010000000000
001000000000001101100100001001101011010110100000000000
000000000000000101000000001000000000000000000100000000
001000000000000000100000001011000000000010000000000000
000000000000000000000110000101100000000000000100000000
001000000000000000000010110000100000000001000000000000
000000000000000000000000000101111000011100100000000000
001000000000000000000000000001011001011100010000000000
000000000000001001100000000000000000000000000100000000
001000000000000001000000000011000000000010000000000000

.logic_tile 9 4
010000000000000000000010100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
001001000010100000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000000101000000000000000000000000100100000000
001000000000000000100000000000001110000000000000000000
000000000000000000000000011011111111111110110000000000
001000000000000000000010000011111110101000010000000010
000000000000000000000000010000000000000000000000000000
001000000000000000000010010000000000000000000000000000
000000000000000001100110010001101101101010000000000000
001000000000000000000110011111111011101011010000000000
000000000000000001000000010111100000000000000100000000
001000000000000000100010000000100000000001000000000000
000000000000000000000110000011001011001000000000000000
001000000000001111000011101001101101001110000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100010010
000011010100010000
001100000100000000
000000000100000000
000010000000000000
000101110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000011001
000000000000000010
000000000000000000

.io_tile 0 5
001000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000000000000000000000000000000000000000
111000000000001000000000000000000000000000
100000000000001111000000000000000000100000
010000000000000000000111100000000000000000
111000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
010010000000000000000000000000000000000000
011001000000000000000000000000000000000000

.logic_tile 4 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100000000000
001000000000000000000000000111000000101001010010000010
000000000000000101000000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000

.logic_tile 5 5
010000000000000000000010100011100000000000001000000000
001000000000000000000100000000000000000000000000001000
001000000000000000000000011111011111010010001100000000
000000000000000000000011101111001011001000010000000000
000000000000000000000010101101101000010010001100000000
001000000000000000000010111011101101001000010000000000
000000000000000101000000011101101001010010001100000000
001000000000001101100011101111001011001000010000000000
000000000000000000000000011001001001010010001100000000
001000000000000000000010101011101001001000010000000000
000000000000000101100000001001101001010010001100000000
001000000000000000000010101111101010001000010000000000
000000000000000101100000001101101000010010001100000000
001000000000000000000000001011101011001000010000000000
000000000000000101100000001001101000010010001100000000
001000000000000000000010101111101011001000010000000000

.logic_tile 6 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000000000000000101000000010110100000000000
000000000000000000000010110000000000010110100000000000
000000000000000101100000010000001010000011110000000000
001000000010000000000010100000010000000011110000000000
000000000001010000000000000111100000000000000100100000
001000000000100000000000000000100000000001000000000000
000000000000000000000000000000000001001111000000000000
001000000000000000000000000000001111001111000000000000
000000000000000000000000010000011100000011110000000000
001000000000000000000010000000010000000011110000000000
000000000000001000000000001000000001000110000100000000
001000000000000101000000001001001101001001000000000000
000000000000010000000111100101011100100000000000000000
001010000000100000000000001101011110000000000000000100

.logic_tile 7 5
010000000000001000000000000011011110000000110100000000
001000000000000001000010111111111000000011000000000000
001000000000000111000000001001101011011101000100000000
000000000000001101000010110111001010111000100000000000
000000000110000111000010010000000000010110100000000000
001000000000000101000010001101000000101001010000000000
000000000000000000000110000000000000000010000010000001
001000000000001111000010000000000000000000000011100111
000000000000000000000010111101011010101001110000000000
001000000000000000000110101111011101101000100000000000
000010000000000000000000001001101010011101000100000000
001001000000000000000000000111111011111000100000100000
000000000000000000000110001001111110011001010100000000
001000000000000000000000001101001001100101010000000000
000001000000000000000110100000000001001111000000000000
001010000001000001000010110000001000001111000000000000

.logic_tile 8 5
010000000001110000000000000000011110000100000100000000
001000000000000000000011110000010000000000000000000000
001000000000000101000000000001000000000000000100000000
000000000000000000100000000000100000000001000000000000
110000100000000000000000000011000000000000000100000000
001000000000000000000000000000000000000001000000000000
000010100000000000000000001000000000000000000100000000
001000000000000000000000001111000000000010000000000000
000000000000000001000000000000000000000000100100000000
001000000000000000100000000000001001000000000000000000
000000000000000001000000001000000000000000000100000000
001000000000000000000000000001000000000010000000000000
000000000000000000000000000001100000000000000100000000
001000000000000000000000000000000000000001000000000000
000000000000000000000000010000000001000000100100000000
001000000000000000000011000000001100000000000000000000

.logic_tile 9 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000011100000000000000001000000100100000000
000000000000000000100000000000001000000000000000000000
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001100000000000000000000
000000000000000011100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 5
010000000000100000000000000000000000000000
001000000000010000000000000000000000000000
111000000000000000000000000000000000100000
100000000000000000000000000000000000000000
110000000001010000000000000000000000000000
111000000000100000000000000000000000000000
000000000000000011100000000000000000000000
001000000010000000000000000000000000000000
000000001010000000000000000000000000000000
001000000000000000000000000000000000000000
000000000001010000000000000000000000001000
001000000000100000000000000000000000000000
000000000000000000000010000000000000000000
001000000000000000000100000000000000000000
010000000000000000000000000000000000000000
111000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100100000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 6
000000010000000001000000001000000001000000
000000000000000000100010000001001001000000
001000010000000000000000010000000000000000
000000000000001001000011100001001011100000
110000000000001000000111110000000000000000
010000000000001111000011110011000000000000
000000000000001111000000001000000000000000
000000001100000111100010011101000000000000
000000000000000000000000000000000000000000
000000000000001001000010001001000000000000
000000000000000000000000001000000000000000
000000000000000000000000000101000000100000
000000000000100000000000000000000000000000
000000000000000000000000001101000000000000
010000000000000000000000000000000000000000
110000001110000000000000000101000000000000

.logic_tile 4 6
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000011000000101001010010000000
000000000000000000000000000000011100000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000010101011101001010010001100000000
000000000000000000000000001011001011001000010000010000
001000000000000101000010100000001000111100001000000000
000000000000000101000010100000000000111100000000000000
000001000010000101100000010001100000010110100000000000
000000000000000000000010100000100000010110100000000000
000000000000001000000111100000011000000011110000000000
000000000000001001000100000000000000000011110000000000
000001000000000000000000000001100000010110100000000000
000010100000000000000000000000000000010110100000000000
000000000000000101100000010000000000001111000000000000
000000000000000000000010100000001001001111000000000000
000000000000000000000000001101101010011101000100000000
000000000010000000000000000111011010111000100000100000
000000000000000001000000001001111000100000000000000000
000000000000000000000000000001011001000000000000000000

.logic_tile 6 6
000000000100000000000110000000000000000000001000000000
000010000000000000000111100000001010000000000000001000
001000001100001000000000000111001010001100111100000000
000000000000000111000000000000001001110011000000000000
000001000010001101100011100001001000001100111100000000
000000000000000101000100000000101101110011000000000000
000001000000100000000000000000001000111100001000000000
000010100001010000000000000000000000111100000000000000
000010000000000000000000010101011100000000000000000000
000000000000001101000010001011011110001000000000000000
000000001100000000000110000000000000001111000000000000
000000000000000000000100000000001010001111000000000000
000001000001000001100000000000000000111001110000000000
000000000000100000000000000011001011110110110010000000
010000000000000000000000000001000000010110100000000000
010000000000000000000000000000100000010110100000000000

.logic_tile 7 6
000000000000000000000010100111100000000000001000000000
000000000000000000000010100000000000000000000000001000
000000000001000000000010100111100000000000001000000000
000000000000100000000000000000100000000000000000000000
000000000000100000000000000001001000111100001000000000
000000001111010000000000000000100000111100000000000000
000000000010000000000000000000000001000000001000000000
000000000001000000000000000000001001000000000000000000
000000000001010000000000000001001000111100001000000000
000000000000100000000000000000100000111100000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000001001000111100001000000000
000000000000000000000000000000100000111100000000000000
000000000000011000000111100001000000000000001000000000
000000000000001001000011110000100000000000000000000000

.logic_tile 8 6
000010100000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000110000000000000000000100000000000
000000000000000000000011110000001101000000000000000000
000000001110000000000000010000000000010110100000000000
000000000000000000000011111001000000101001010000000000
000000000000000000000000001011001000011101000100000000
000000000000000000000011111101111111111000100000000010
000010100000000000000110000000000000000000000000000000
000010000001010000000110110000000000000000000000000000
000000000000000000000000000011111001011001010100000000
000000000000001101000000001101011001011010100000000000
000011100000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000100000000000000000000000000010110100000000000
000000000000000000000000001101000000101001010000000000

.logic_tile 9 6
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000011000000111000011100000000001000000
000010100000000001100100000001001010000000
001000010000000000000000001000000000100000
000000000000000000000000001101001001000000
110001000000000111100000000000000000000000
110010000001011111100010010011000000000000
000000000001000111000000010000000000000000
000000000000000000100011111101000000000000
000000000000001000000000000000000000000000
000000000000000111000000000101000000000000
000000000000000000000000000000000000100000
000000000000001111000000000001000000000000
000000000000000111100010000000000000000000
000000000000000000000100000111000000000000
110000100000000000000000000000000000000000
010000000000000000000000000101000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000001010000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
111000000000000000000000000000000000000000
100000000000000000000000000000000000100000
010000000000000000000111100000000000000000
110000000000000000000000000000000000000000
000000000000000111000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000100000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
010000000000000000000000000000000000000000
110000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000001101111010101000000000000001
000000000000000000000000001101010000000000000000000001
000000000000000000000000001011011011001001010000000000
000000000000000000000010010101011011111001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010100000000000000000000000000000
000000000000001001000010000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101111001100000000000000000
000000000000000000000000000101111011000000000000000000

.logic_tile 6 7
000001000000000000000010111111101010011001010110100000
000000000000001111000110001111101001011010100000000000
001000000000010000000010101101111010011001010100100000
000000000000100000000000001001101110100101010000000000
000010000000000000000000001000000000010110100000000000
000000000000011111000000001111000000101001010000000000
000000000000000111000011110011101111011101000100000000
000000000000000000100110000101001110111000100000000010
000000000001010000000000000000000000010110100000000000
000000001000000101000000000111000000101001010000000000
000000000000000000000111101011011011000000110100000000
000000000000000101000100001101001101111100110010100000
000000000000001001000000000011100000010110100000000000
000000000000000101000010100000100000010110100000000000
000000000000001001000111110001011110011101000100000000
000000000000000001000010101001001111110100010010000000

.logic_tile 7 7
000000000000000000000000010011101000111100001000000000
000000000000000000000010100000100000111100000000010000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000010000000000010011101000111100001000000000
000000000000000000000010010000100000111100000000000000
000000000000000000000110000000000000000000001000000000
000000000000000000000100000000001011000000000000000000
000000000000000000000000000011101000111100001000000000
000000000000000000000000000000100000111100000000000000
000000000000000000000010000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001000000000000000011101000111100001000000000
000000000100100000000000000000100000111100000000000000
000000000000000000000110000001000000000000001000000000
000000000001010000000100000000100000000000000000000000

.logic_tile 8 7
000000000000000111000000010000000000010110100000000000
000000000000000000100010000111000000101001010000000000
001000000000000111000000010101101101000000100100000000
000000000000000000000010000111011011000010000000100000
000000000000000000000000011011111110000100000100000000
000000000000000000000011100101111101000001000000000000
000000000000000111000000001011111000010001110100100000
000000000000000001000010010111111011110100010000000000
000000000000000000000000011001011000000000000100000000
000000000000000000000011010011001101000011000010000000
000000000000001000000110000011011011000000100110000000
000000000000000101000010111111101010000010000000000000
000000000000001001100000000000001010000011110000000000
000000000000000001000010000000010000000011110000000000
000000000000001000000000010001000000010110100000000000
000000000000001011000010100000100000010110100000000000

.logic_tile 9 7
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000001001000000000000001010000000000000000000
000000000000001000000000000011001000111100001000100000
000000000000000101000000000000000000111100000000000000
000000000000001000000110100001100001000000001000000000
000000000000000111000000000000001101000000000000000000
000000000000000001100000000000001001111100001000000000
000000000000000000100000000000001000111100000000000000
000000000000000000000010010001100001000000001000000000
000000000000000000000011000000001010000000000000000000
000010100001010001100000000000001001111100001000000000
000001000000100000100000000000001000111100000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101100000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
111000000000000000000000000000000000100000
100000000000000000000000000000000000000000
110000000000000000000000000000000000000000
110000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010001000000000000000000000000010
000000000000000011000000000000000000000000
000000000000000000000010100000000000000000
000000000000000000000000000000000000000000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000111000000101001010001000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 8
000000010000000000000000000000000000000000
000000000000000000000000001011001100000000
001000010000000000000000001000000001000000
000000000000000111000000000011001010100000
010000000000000000000011101000000000000000
110000000000000000000100000011000000000000
000000000000000000000000000000000000000000
000000000000001001000000001011000000000000
000000000001001011100110110000000000000000
000010000000000011000010100111000000000000
000000000000001101100000000000000000000000
000000000000000101000000000011000000100000
000000000000001101100111000000000000000000
000000000000000111000100001111000000000000
010010100000010000000000000000000000000000
010001000000100000000000000111000000000000

.logic_tile 4 8
000000000000001000000111100000001000001100110100000000
000000000000000001000100000001010000110011000000000000
001000000000000000000000000000001101001100110000100000
000000000000001101000000000000001100001100110010000101
110000000000000000000000001000011100010101010010100000
000000000000000000000000000001000000101010100000000100
000000000000000101000010101101100000000000000010100000
000000000000000000100110110011100000111111110000000000
000000000000000000000000000011111010010101010001000001
000000000000000111000000000000010000010101010000100100
000000000000000001000000000101100001011001100000000101
000000000000000000100000000000001100011001100010100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000001111011100110011110110000000
000000000000000000000000000011011011110000110000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000111100111111001000000010000000000
000000000000000000000100000000011110000000010000000000
000000000000000000000000001111101011110000000000000000
000000000000000000000000001001001110100000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000001010001000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 6 8
000000000000000000000010110000000000000000000000000000
000000000000000000000110100000000000000000000000000000
001010100001011000000010100000011110000011110010000000
000000000000100001000100000000010000000011110010000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000110001000000000010110100000000000
000000000000000001000000001011000000101001010000000000
000000000100001000000000001001011010011100010100000010
000010000000001001000000000111101100111100100010000001
000000000000000001100111101001011010111101010100000110
000000000000000000000000001001111110111101110000000000
000001000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100111000011011001001000100000000000
000000000000000000000100001001001100000000100000000000

.logic_tile 7 8
000001000000100000000110100000001000111100001000000000
000010000000010000000000000000001011111100000000010000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000111000000001000111100001000000000
000000001110000000000000000000001011111100000000000000
000001000000000000000000010000000000000000001000000000
000000000000000000000010010000001001000000000000000000
000000000001010000000000000000001000111100001000000000
000000000000100000000000000000001011111100000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000010010000001110000000000000000000
000000000000000000000000000000001000111100001000000000
000000100000000000000000000000001011111100000000000000
000000000001011000000000000000000001000000001000000000
000000000000001001000000000000001011000000000000000000

.logic_tile 8 8
000001001010000000000000000000011100000011110000000000
000000000000000000000000000000000000000011110000000000
001000000000010101000111000101111101000100100100000000
000000000000100101000000000101001110000000000000000000
000000000000100111000110001011001010100000000000000000
000000000000011111100010100111011011000000000000000000
000000000001000101000000000101111110000100000100000000
000000000000100000100000000111011010000010000000000000
000000000001111001100000000011000000010110100000000000
000010100001010001000000000000000000010110100000000000
000001000000001001100000000101101100000100100100000000
000010100000000001000000000101001111000000000000000000
000000000000001000000000011001111000100000000000000000
000000000000000101000010100001011010000000000000000000
000000000000001001100110000101000000010110100000000000
000000000000000101000000000000100000010110100000000000

.logic_tile 9 8
000000000000001000000000000000001001111100001000000000
000000000000000101000000000000001010111100000000010000
000000000000001111100110100101100001000000001000000000
000000000000000101100010110000001001000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000001110111100000000000000
000000000000000111100000000001000001000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000000000000000000001001111100001000000000
000000001100000000000000000000001010111100000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000001000000000000001001111100001000000000
000000000000000000000000000000001010111100000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000101000000000000000000000

.ramt_tile 10 8
000000010000010111100000011000000001000000
000000000000100000000011100011001001000000
001000010000000000000000001000000001000000
000000000000000011000011111111001100000100
110000000000000000000000001000000000000000
110000000000000000000000000001000000000000
000000000001010111000000001000000000000000
000000000000100000000000001011000000000000
000000000000000011100000001000000000000000
000000100000000000100000000111000000000000
000000000000001011100111100000000000000000
000000000000001111000000000001000000010000
000000000110000000000010000000000000000000
000000100000000000000000001001000000000000
010000000000000111000000000000000000000000
110000000000000000100011110011000000000000

.logic_tile 11 8
000010000000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010100000
000000000000000000000000000000000000000000000000100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000000000000000000
000001111000000000
000000000000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000000000000000000011110000000000000000
111000000000000000000000000000000000000010
100000000000000000000000000000000000000000
010000000000000000000000000000000000000000
010000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000111000000000000000000100000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000101100000000000001000000000
000000000000000101000000000000001000000000000000000000
001000000000000001100000000101001000001100111100000000
000000000000000000000000000000001111110011000000000000
110000000000000001100010010101001001001100111100000000
000000000000000000000110000000101011110011000000000000
000000000000001000000111000111001000001100111100000000
000000000000001111000100000000101110110011000000000000
000000000000000000000000010111101001001100111100000000
000000000000000000000011010000101100110011000000000000
000000100000001000000110010101001001001100111100000000
000001000000000001000010000000101000110011000000000000
000000000000000000000110000111101001001100111100000000
000000000000000001000010000000001101110011000000000000
000000000000000000000000010011001001001100111100000000
000000000000000001000011010000101101110011000000000000

.logic_tile 5 9
000000000000000001100111101000000001110110110000000000
000000000000000000000010010101001000111001110000000001
001000000000001001100000001111011000101001010100000000
000000000000001001000000000001101100011000000000000000
010000000000000000000010101111100001101001010000000000
010000000000000000000000000111101000101111010000000000
000000000000001001100110000001111110110100110000000000
000000000000001001100000000000001000110100110000000000
000000000000000001000010010111111101111001010100000000
000000000000000000000010001101011110111110100000100000
000000000000001101100110101101111010111110110000000000
000000000000000001000000000101011001000100000000000000
000000000000000001100110001011101100101000010100000000
000000000000000000000000000001001101100000110000000000
000010100000001111000000010111011100001100110000000000
000001000000000001100010001011000000110011000000000000

.logic_tile 6 9
000000000000000000000110000000000001000000001000000000
000000001000100000000000000000001000000000000000001000
001000100000001011100000000101000001000000001000000000
000001000000000101000000000000001000000000000000000000
000000000000000101100111010101101000001100110000000000
000000000000000000000110110000101011110011000000000000
000000000001010101000000010001101011000010000010100000
000000000000000101000010100000001011000010000000000000
000000000000000000000000010101000000010110100000000000
000000000000000000000010000000100000010110100000000000
000000000000001000000000011101101100111110110000000000
000000000000000001000010100101011001000100000000000000
000000000000000000000000001101011111011001010100000001
000000000000000000000000000011111101100101010000000000
000000000000000000000000000101100001000110000000000110
000000000000000000000010110000001010000110000010100000

.logic_tile 7 9
000000000000000000000000000000001001111100001000000000
000000000000000000000000000000001001111100000000010000
000000000000100000000111010000000001000000001000000000
000000000000010000000111000000001101000000000000000000
000000000000010000000000000101101000111100001000000000
000000000000000000000000000000100000111100000010000000
000000000000101000000000010011000000000000001000000000
000000000001000101000011000000000000000000000000000000
000000000000001000000000000001101000111100001000000000
000000000000000101000000000000100000111100000000000000
000000000000001000000110100011100000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000001001111100001000000000
000000000000000000000000000000001001111100000000000000
000000000000000000000000000000000001000000001000000000
000000001000000000000000000000001010000000000000000000

.logic_tile 8 9
000000000000001000000000000000000000001111000000000000
000000000000000101000011100000001100001111000000000000
001000000000011111100000001001011011011001010100100000
000000000000100101100010100001011010010110010000000000
000000000000001111100000001011111011101101110100000000
000000000000000001100010100111011101010110100000000000
000000000000001111100110011001011001001000010100100000
000000000000001011100010011011101110011110110000000000
000000000000000000000000000000011100000011110000000000
000000000000001111000000000000010000000011110000000000
000000000000001001100111010011111000100000000010000010
000000000000000101000110100000011011100000000000100001
000001000000000000000000000111001010011001010100000000
000010100000001111000000000101001001101001100000000010
000000000000001011100000000101100000010110100000000000
000000000000000001100000000000000000010110100000000000

.logic_tile 9 9
000000000000000000000000001111001001000100101100000000
000000000000000000000010110101001000100001000000010000
001000000000001101100000001101001001000100101100000000
000000000000001111000000000001001010100001001000000000
000000000000000001100000010000001000111100001000000000
000000000000000000000010100000000000111100000001000000
000000000000000101100000000001000000010110100000100000
000001000000000001000000000000100000010110100000000000
000000000000000000000000000101001110000000000000000000
000000000000000000000000000101101001000000010000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000001000000000000000001010000011110000000000
000000000000000001000000000000010000000011110000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
111000000000001000000000000000000000010000
100010000000000011000000000000000000000000
010000000000000000000110000000000000000000
110000000000000000000100000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000010000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
010000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000001010000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000100110000000
000000000000000000000010010000001100000000000000000000
000000000000000000000000000111100000000000000110000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001011000000000010000000000000
000000000000000101000010100000000000000000000100000001
000000000000000101000010010011000000000010000000000001
000000000000000000000000000000000000000000000110000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000001000000100101000000
000000000000000000000010100000001001000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000010100000010000000000000010000000

.ramt_tile 3 10
000000010000000000000000011000000000000000
000001000010001111000011010011001000000000
001000010000001000000000000000000001000000
000000000000000011000011111111001011100000
010000000000001000000000010000000000000000
010000000000000111000011110111000000000000
000000000000000000000000010000000000000000
000000000000000000000011101011000000000000
000000000000000000000111000000000000000000
000000000000000000000110001011000000000000
000000000000000000000000000000000000000000
000000000000000001000000000101000000100000
000000000001000111000000001000000000000000
000000000000000000100010001001000000000000
010000000000000000000000000000000000000000
010000000000000000000000001101000000000000

.logic_tile 4 10
000001000000010001100010110101101000001100111100000000
000010100000101101000110000000001100110011000000110000
001000000000001000000000010001001000001100111100000000
000000000000000001000010000000001000110011000000000000
110000000000000000000110000111101000001100111100000000
000000000010000011000010110000001001110011000000000000
000000000000000000000000000101001000001100111100000000
000000000000001101000010110000101010110011000000000000
000000000000001000000000000001001001001100111100000000
000000000000000001000000000000101000110011000000000000
000000000000000001100110010011101001001100111100000000
000000000000000000000011100000101100110011000000000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000101001110011000000000010
000000000000000000000000000000001001001100110100000000
000000000000000001000000001101001101110011000000000000

.logic_tile 5 10
000000001100000000000110110000000001011001100000000000
000000000000000000000010100101001001100110010011000011
001000000100001101100110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000001000001010101100000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000000000000000001001100000000000000010000000
000000000000000000000000000001100000111111110011000010
000000000000000000000000001000000001011001100010000001
000000001100000000000000001001001000100110010010000010
000000000000000000000000000000011000001100110000000000
000000000000000000000000000000011001001100110011000110
000010000000100000000000000001100000000000000100000000
000001000001000000000000000000100000000001000010000010
000000000000000000000000000001101000010101010010000001
000000000000000000000000000000110000010101010010000000

.logic_tile 6 10
000000000000001001100000000111000000010110100000000000
000000000000000001000000000000000000010110100000000000
001000000000000000000000010000000000010110100000000000
000000000000000000000010100101000000101001010000000000
000000000000000000000000010000000001001111000000000000
000000000000000001000010000000001111001111000000000000
000000000000000000000000010011111000000000110100100000
000000000000000000000010100001011010111100110000000000
000000000000000000000000001111001011010001110100000000
000000000000000000000000001001111111110100010000100000
000000000000001000000000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000010100000000000000000000000000000
000000000000000000000111100001011101011001010100000000
000000000000000000000000000111011011010110010000100000

.logic_tile 7 10
000000100000001000000111000001001000111100001000000000
000000000000000101000100000000100000111100000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000101100000000001001000111100001000000000
000000000000000000000000000000100000111100000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000001001000111100001000000000
000000000000000000000000000000100000111100000000000000
000000000000000000000110110101000000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000001001000111100001000000000
000000000000000000000000000000100000111100000000000000
000000000000000000000000000001000000000000001000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000001000000000010000000000000000000000000000
000000001100000101000010100000000000000000000000000000
001000000000000000000110000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000110000000000000010101011111011001010100100000
000000000000000000000011101001111011101001100000000010
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000111001001011001011001010100000000
000000000000000000000100001011001001011010100000100000
000010100000000000000000000000001010000011110000000000
000001000001010000000000000000010000000011110000000000
000000000000000000000000011000000000010110100000000000
000000000000000000000010001011000000101001010000000000

.logic_tile 9 10
000000000110000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000010101001100000010100100000000
000000000000000000000010000000100000000010100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010000011100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000010000000000000111110000000001000000
000000000000000001000111110001001001000000
001000010000000111100111110000000001100000
000000000000000000000011111001001001000000
110000000000000111100000000000000000000000
010000000000000000100010010101000000000000
000000000000001001000000000000000000000000
000000000000000111000000001101000000000000
000000000000000000000000000000000000000000
000000000000000000000010001001000000000000
000000000000000000000000001000000000100000
000000000000000000000000000001000000000000
000000000000000000000111100000000000000000
000000000000000000000000001111000000000000
010000000000000000000000001000000000000000
110000000000000000000000000101000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000110000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 11
010000000000000000000000000000011010000000
001000000000000000000000000000000000000000
111000000000000000000000000000011000000000
100000000000000111000000000000000000000000
010000000000000000000111100000011010000000
111000000000000000000000000000000000000000
000000000000000000000000000000011000000000
001000000000000111000000000000000000000000
000000000000000000000000000000011010000000
001000000000000000000000000000000000000000
000000000000000000000000000000011000000000
001000000000000000000000000000000000000000
000000000000000000000000000000011010000000
001000000000000000000000000000000000000000
010000000000000000000000000000011000000000
011000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
001000000000001101100110101000000000000000000100000000
000000000000000101000000000001000000000010000000000010
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000001101000000001001000000000010000000100000
000000000000000101000000000111100000000000000100000000
000000000000001101100000000000100000000001000000000000
000000000000000000000010100001100000000000000100000000
000000000000000000000110110000000000000001000000100000

.logic_tile 5 11
000000000000000000000011101000000000000000000100000000
000000000000000000000000000101000000000010000000100000
001000000000000000000000000000000000000000000100000001
000000000000000000000000001011000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000100100000001
000000000000000000100000000000001001000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000001000000000000000000000000000100000000
000001000000000000000000000111000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 11
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
001000000000000000000111000111000000000000000100000001
000000000000000000010000000000100000000001000000000000
010000000000000000000000000000011100000100000100000001
010000000000000000000000000000010000000000000000000000
000000000000000011100000000011000000000000000100000001
000000000000000001100011100000100000000001000000000000
000001000000000000000000000000011010101000000000000000
000010100000000101000010100011010000010100000000100010
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010000101111001111100010000000000
000000000000000000000100000011011010111110110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000001001111100001000000000
000000000000000000000000000000001001111100000000010000
001000000000000000000000000011100000000000001000000000
000000000000010000000011100000100000000000000000000000
000000000000000000000111100000001001111100001000000000
000000000000000000000100000000001001111100000000000000
000001000000000000000000000011000000000000001000000000
000010100000000000000000000000100000000000000000000000
000000000000000000000000010011101000101001100100000000
000000000000000000000010010000101011101001100000100000
000000000000000000000011110101011100010001110100000000
000000000000000000000010000111111111111000100000100000
000000000000001000000000010000001110000011110000000000
000000000000000001000011010000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000010100000000000000000001000000000
000000000000000111000110110000001001000000000000001000
001000000000000001100000000001000001000000001000000000
000000000000000000000010110000001000000000000000000000
010000000000000000000010000111101000001100110000000000
110000000000000111000000000000101000110011000000000000
000000000000001101000010100001000001001100110000000000
000000000000000001100100000101101000110011000000000000
000000000000000000000110011000011110101000010000000000
000000000000000000000010001101011111010100100000000000
000000000000000000000000000001111110111101010100000000
000000000000000000000000001001111101111001010000000000
000001000010000000000010001001011010111101010100000000
000000000000000000000000000101101101110110100000000000
000000000000000000000110010101101111101000010000000000
000000000000000000000010000000111000101000010000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000100010
000010110000110000
000000111000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 12
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100110010
000000000100110000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001011000000000
000000001000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000010000011010000000
000000000000000000000011101011000000000000
001000000000000000000000001000001110000000
000000000000001111000011111101010000000000
110000000000001000000111100000011010000000
110000000000000111000100001001000000000000
000000000000000000000000010000001110000000
000000000000001111000011100011010000001000
000000000000000111000000010000011010000000
000000000000000000100011101101000000000000
000000000000000000000000000000011000000000
000000000000000000000000000101000000000100
000000000000000000000010001000011010000000
000000000000000000000000001001000000000000
010000000000000000000000000000001110000000
010000000000000000000000000000010000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000000000101000000010110100000000000
001000000000000000000000000000100000010110100000000000
000000000000000000000000000111001010111011000000100000
001001000000000000000000000000011011111011000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 12
010000000000001000000111000101011011111101010100000000
001000000000000001000100000001111001111111010000000000
001000000000001000000000001101111001100000000000000000
000000000000000001000010100011001010110100000000000000
010000000000000000000110111011100001100000010000000000
111000000010001001000010000001001010000000000000000000
000000000000000011100110010111011000100001010100000000
001010000000001101100010000101111001010001010000000000
000000000000001001100000000111000000000000000000000000
001000000000001101000000000011100000010110100000000000
000001000000001001100000000101111110111000110100000000
001000000000000101000000000111111100111001110000000000
000000000000001000000110010001001111100000000000000000
001000000000000101000010110000101100100000000000000000
000000000000000001100110100111100000101001010000000000
001000000000000000000000001001001110010000100000000000

.logic_tile 7 12
010000000000000000000000000111111010101000000000000001
001000000000000000000011101111000000000000000000100000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000001100000100000100000000
011000000000000000000000000000010000000000000000000000
000000000010001000000000000011100000000000000110000001
001000000000000111000000000000000000000001000000000000
000000000000000000000110010011100000000000000110000000
001010000000000000000010000000100000000001000000000000
000001000000100000000110001000000000000110000000000000
001000000000000111000000001011001101001001000000000000
000000000000000000000010100011011100000010000000000000
001000000000000000000000000000111101000010000000000000
000000000100000000000000000011000000000000000110000000
001000000000000101000000000000100000000001000000000000

.logic_tile 8 12
010000000000000000000111100000011011000000110000100000
001000000000001101000100000000001110000000110000000010
001000000000000101000000000001100001000110000000000000
000000000000000000000010101101101000000000000000000000
110000000000001001100000010111101011111001010100000000
011000000000000001000010000001011110101011110000000000
000000000000000101000000000101000001010000100000000000
001000000000001101000010000000001011010000100000000000
000000000000000000000000001001011010000001010000000000
001000000000000000000010000111100000000000000000000000
000000000000000000000000000001100000100000010000000000
001000000000000000000000001001101010110000110000000000
000000000000000000000000001001001010101000000000000000
001000000000000000000000000101100000111100000000000000
000000000000001101100000001111100000101001010000000000
001000000000000001000000000101000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000001000110000000000100
001000000000000000000000000101001001001001000000100000
001000000000000000000000000000011010000100000100000000
000000000000000000000010110000000000000000000000000000
110000000000000101000110001000001100000010000000000000
011000000000000000100000001111001011000001000001000000
000000000000000001000000000101100000000000000100000000
001000000000000000000000000000000000000001000000000000
000000000000000001100010110000000000000000000000000000
001000000000000000000110000000000000000000000000000000
000000000000000000000000000111101010000010000000000100
001000000000000000000000001011111100000000000000100000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110000000011010000100000100000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000010
000000000100000000
000000000100000000
000000000100000001
000001010100110010
000000001100110000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000001010000000010
000000001000000000

.io_tile 0 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000011100110011101101010100001010000000000
001000000000000000100010000011001010100000000000000000
001000000000001000000000011001111001111001110100000000
000000000000001111000011100111101111110010110000000000
010000000000000001100010101011101001111100110100000000
111000000000000001000000000001111010111100010000000000
000000000000001001100000000111001001110000010000000000
001000000000001001000000000101011010100000000000000000
000000000000000000000000001001000000101001010000000000
001000000000000000000000000001001010100000010000000000
000000000000001000000010000001101000101001010000000000
001000000000000101000000000001010000010100000000000000
000000000000000101100000000101011010111000000000000000
001000000000000000000000001001001010010000000000000000
000000000000001000000000010000000000000000000000000000
001000000000000001000010000000000000000000000000000000

.logic_tile 6 13
010000000000001000000110001101101000101000000000000000
001000000000001001000000000101011010100000010000000000
001000000000000000000000000001001010111001010100000000
000000000000000000000000000111001111110110110000000000
110000000000001001100010110000001101110000100000000000
111000000000000101000010010001001101110000010000000000
000000000000000011100110011001011110111100010100000000
001000000000000101000010001101001101111110100000000000
000000000000000101000010101101001010111101010100000000
001000000000000000000000001101101000111110000000000000
000000000000000000000000010101011011100000010000000000
001000000000000000000010111001101010100000100000000000
000000000000001000000110010001000001100000010000000000
001000000000000001000110000001101101110000110000000000
000000000000001001100000001001011100101000000000000000
001000000000000001000000000111010000111100000000000000

.logic_tile 7 13
010000000000000000000010100101101000101001010100000000
001000000000000000000010101001011111101001000000000001
001000001010000101000010100000000001000000100110000000
000000000000000101000000000000001100000000000000000000
010000000000000000000111110001011000010100000000000000
111000000000000000000010001001110000000000000000000000
000000000000001101000000000101111000000001010000000000
001000000000000001100010100000000000000001010000000000
000000000000000000000000001101101011011111100000000000
001000001110000000000000000001111010101111110000000000
000000000000000001100000001001111010001111110000000000
001000000000000000000000000001001011001011110000000000
000000000000100000000110001011111011010111110100000001
001000000001010000000000000101011000101001110000000000
000000000000000000000000001111000001001001000110000000
001000000000000000000000000101101000010110100000000000

.logic_tile 8 13
010000000000000000000110011111000000101001010010000000
001000000000000000000010011101100000000000000000000000
001000000000001000000010100001101000010000000000000000
000000000000000001000000000000011001010000000000000000
010000000000001101000010011101101110010110000000000000
011000000000000001000010001011011110000000000000000000
000000000000000000000010100000001010110110100100000000
001010000000000101000000001101001010111001010000000000
000000000000000000000000001001101110111001010100000000
001000000000000000000000001011111110111111110000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000001100000010111101000001000000000000000
001000000000000000000010111001011011000000000000000000
000000000000001000000000000000000000000000000000000000
001010000000000001000000000000000000000000000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000000000000000111011100101010100100000000
000000000000000000000000000000010000101010101000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000001100000000000000001001111000100000000
001000000000000000000000000000001101001111001000000000
010000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000001000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100010000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001111000100000000
000000000000000000000000000000001111001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010011100000000000000100000000
000000000000000000000010100000000000000001000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000110010011011100000000000000000001
000000000000000000000010001011100000010100000000000000
000000000000000001100000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000110110001000000010110100100100000
000000000000000000000010000000100000010110100000000000
001000000000000000000000000000000000000000000100100000
000000000000000000000000001011000000000010000000000000
110000000000001001100000000000000000000000000110000000
010000000000000001000000000101000000000010000000100000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000101000000000010000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000101001000000000000000000000
000000000000000000000000001011011010001000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000000000000
000000000000000101000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 9
0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae
0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae
0cea0cea0cea0cea0cea0cea0cea0cae0cae0cae0cae0cae0cae0cae0cae0cae
0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea
0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea
0ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ceb0ceb0ceb0cea0cea
0ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec9
0ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec9
0ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec9
0ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec9
0ed80ed80ed80ed80ed80ed80ed80ed80ed80ed80ed80ec90ec90ec90ec90ec9
0ede0ede0ede0ede0ede0ede0ede0ede0edc0ed80ed80ed80ed80ed80ed80ed8
0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede
0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede
0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede
0edf0edf0edf0edf0edf0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede

.ram_data 10 9
4cbb4cba4cba4cba4cba48fc48e548e548e548e548c748c648c248c248c248c2
c770c761c761c761c743c743c707c7064f8e4f8e4f8c4f8c4e9d4e9d4e994cbb
b00bb00bb00ab008b008b008b008e55de55dc777c777c777c776c776c774c770
b3c0b3c0b1e2b0f3b0f3b0f3b0f3b0f3b03cb03cb03cb03cb03cb00fb00fb00b
b7bbb7b9b7b9b7b8b7b8b7b8b79ab3d6b3d6b3c7b3c7b3c7b3c5b3c5b3c4b3c4
8c528c528c5284da84cb84c984c9848d848d848c848ca6aea6aea6aeb7bfb7bb
cb01cb01cb01c923c923c9228d668d668d668d648c758c758c758c758c718c52
da6ada68da68da68da2ccb3dcb3dcb1fcb1fcb1fcb1ecb1ecb1ecb10cb10cb01
fc93f8d7f8d7f85ff85df85cf85cf85cf85cf85cf85cda6bda6bda6bda6bda6b
ff95ff94fdb6fdb6fdb6fdb6fda7fda7fda1fda1fda1fda0fda0fda0fd82fd82
eefceeedeee5eee5eee1eec3eec2eec2eec2eec2eec2ffd1ffd1ffd1ff95ff95
898b8988898889888988898888998899aabbeeffeeffeefeeefeeefeeefceefc
98ea89fb89fb89fb89bd89bd89bc89bc89bc89bc89bc899e898f898f898f898b
9adf9ade9ade9ade9ade9ade9acf9acd9ac99ac99ac99ac89ac898ea98ea98ea
bd89bd899fab9fab9fab9fab9faa9faa9faa9fa89fa89eb99eb99afd9afd9afd
ace8ace8ace8acacac8ebd9fbd9fbd9fbd9fbd9fbd9fbd9cbd9cbd9cbd9cbd9c

.ram_data 10 7
6ac0790b16bc01f7010c6664fdaff8d0cb1385e8a6a3b358f4564fbd4b4c4807
6cb85bf35b081c4323fc20b7644e5724d8efc994ae57a4a893e3921ac5706ebb
c7274acd59963e7d3e0421cf02b4557f5504faece9a7ac50979b91e0b22be752
4fd94d826a68792334d807b1016a0001ffdafcb1e91d8f4e8c25b3feb297f46c
5c0d6b5660bc17f7170e106d2336eeddeca4df2bda41c19aa6f3a680b14b9230
74b2615943208ceb9d98baf1b82aed41c69ad1fed095b64ea52728dc1b9f5de4
db2c9c6f8d16a6b9a0eab183d669c532c0536aac3de73c940b7d092644cd77bc
95143e9a29fb29804e695d3e585572ac25ef24d01739116a1000efe9ecbef9d7
311f576e5641cda9eafafb93bde49e2f8b5e88718088f7cbf4b0e1d5c30e8467
c06cd149f212a5722c9d0aec19e318906f796d2e68475b34529914ca27a322d4
242431459ada89bbcdc0eea5f97ef85bda288f458c16b3ffb3c8b0a1c7f6c697
4c2c7b6f7a5a69392d440e071d3210d932ac67c564d257b3534c502d633a2653
a48093e5903e811be768e60df530d362d20785740cd92ea839ef38960bb14fc0
ea68f92fbc5e8f738f0488659950ba17fc66e5cbc6bcd3ddd1e8f2aba7d6a4f1
ddffddc8feadebdce8d3caa69fc79cf39c84afa1aad0b9979ba2de4bcd3ccc19
9bfe9ad998accdcdeef8fdbffd8adaebcb9ec9a88ccdbfbcbe99b8ce8beb8a9a

.ram_data 3 7
12fb300aedb6eb42a6f61d9b192f56d3daeee918a5a42a9c7f71736f9cd794a9
9d72978ab058b0206fcf6eb34861539917683410b8a6ef56e7aec04b59bb1f0f
42e571d3738572b314e407d22584243a224e111c1033dee9ed9de9e7ea79c800
08580ac89372b16ab2b490ac8b16a90eaa90aaaaddfe57647443675b450d44b3
4896c242f1defb4edcb856a46d706fe0c47482a0b912bb0a989e120e21962b04
31993bcb94b99ee170a2491cc34eec16eee911b11b2fb07794898f95254927ce
da8361ffc5508b02207f0cc1d397f9fe55c81a9bb86527370f54e142ee304462
6c4cb3fc174d79ecdc5c12eda759c9f06d05a21f8cba6802f37fdfc93924941c
a67a42652a8a9dbf79f0dd4f3944f2b1561eb0268df96958ef6102d7a476c8cf
e42f00e6e0a455fdb59e51cbb18836fbd6ba32ad96ce768881bf25f4c583210c
3ad15214b21816cdfe4b1e86fe8a835f63d3839a2f47cf0f2f80cad9a2110658
9dd9f5d71d7d757797dd7f5f1774f7fe1f7addd8b5c35d07bda5d52035a2d877
791c117dfd3b971f7f7b355f9939e20c0a4a6266ac004ca824a6ce84a6684e62
49ff3e0674c4d8e9be03f45858b132d957229d4ab1a25bcb11cd75259f50b338
58493e5012b7552efba9b9d6df53c0c0a4270ab0485726950322c9e5af52a118
c988af9aa99fde8fd8dabef1b9e5df7cd97dae65a0fcc6f5c14fa75629df5ec6

.ram_data 10 5
6e22332ebe2aa7646286f1ea70cac23dd9bb36bf29f3c637d138b2504bfc2a76
52357620cfe9ee65931a7c76cd974afdf9bb3be6d4eacba8208679263a0a2f6c
56a84fe36cdde4455ffa5f28520d8d3d2baa6245b510de993e2ae1c7883abf9f
b18911263a1d9213f678d2c7b64e81736d0f276ace512c0dff91190d95e85250
0a35a92d2b12e7f3dc8350b018775cf31de4190337e7ffc3b5a15b23dd297f65
e819c33914ffbf372873c7f0501439654caaa619c3d4b02e1cf979417717c4ed
294311c82015fe704acd255fb3f045281e9eec04252170bf6e402b4134be357c
48c9d16ac31c866d1eb90b215357968c4c70be7365ae936ec9a1770b47ef1905
7955d738d96f736234f616a0454de8db8864f52110f4e19e66fe93d4bcda6b03
b0a513cda2c4025529a7d468da76bfc09981db1c93bf688a64e8a86d2ce0e82c
499e5f31edbff779451fd17ecb8b1e318230d28691ebc853b2a4b5654a6d4545
d7df93ebb495b4440f678ede953e1058e75ccaeb1d206dbe8687f2df838cb5e3
5d2d804da7cff860de31d58ff5374a4d6216865b2384c16c8fae6e158410c0e3
1840e0bf574e2fb2f191d840ce2afe0ac866e1953de32368d49615fdc5e61467
f06110fef873183dbc5572d75cde928ea958a9e0a8a7fd7af0fd2ddb02b6db41
b8aacc839e27e46227fbdd3c0b489e7853bdc346de00dda0eaeee8bb8fa18199

.ram_data 3 5
705d3adcfc41fa48e918e3086807ff1731e07aa62bcf4ce151dcda3e4b5ae69e
d3f3f2786a57dde209429675c6c1a55f1ba464204abfe932daaefacdfc58b611
ec8af1219ca7016c31c70367b78c6803e792b80df8b1de555ab932766ff3c72a
6eead84e71706035c9096bbcc9e9669e3b3a0f334226e7f436515d502e4c2a27
a92d06805a0675afa8c9e210cee1172d760aaca0e734bcd8318a594a36fa8b9c
afe21e261eb838ed0b429bd22962b040b06109f704131fad84dbd820f0c75e6a
84892b7190b0fc6ded0ff35e43a48775a5bc82d61b8e64764fa5e14de2367b08
0aa10845bfad0de4f0a3f08fe35a53dbc1e2cbf0ebe0f39d6b3ed2ba9ed6ad95
1fa691a3d2c9a40b478c85e0dff1afb4f6813a60c293dc1491cb1feac9f95d16
76ee0467e749a9c67133cd83a13a20713e131f11151c948b137922ab7796d80c
de37252c54ac235ea6cc63e64e7b5d6d001ac6d4fdeb427f8feea06c54243e74
bb1fdf3dd03411575b543862530ad4bf030230e0017ebb7300994e857a9417ab
d4db1a5aa5ea8f5f8d641cf99ad367d0523998b20cf7c7baab28b0d31b67b0cf
d25ce8c4fbfbad5b1aadcb4e9aebfa82c60a444177e866afc8eab424de548dd6
215910b6cdd058d9986dcae0aa201af69d229ca89b84f41c266d6c411e115138
dde4a18245e57fb8b5773829bfc849595ebd7e2c71521fca8291867c7c1fbb2a

.ram_data 3 11
001a00190017001600150013001200110010000f000e000e000d000c000b000b
0042003f003b003800350032002f002c002a0027002500230021001f001d001c
00a8009f0096008d0085007e00770070006a0064005e00590054004f004b0046
01a80190017a01650151013e012c011b010b00fc00ee00e100d400c800bd00b2
042e03f203b903840351032102f402ca02a2027c02580237021701f901dc01c2
0a8909f1096208dc085c07e40773070806a3064305e90594054404f804b1046e
1a8c190f17a71653151213e312c511b810b90fc90ee60e100d460c870bd30b29
42e63f253b9a38413519321e2f4e2ca62a2527c7258b237021731f921dcd1c20
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 sys_clk$SB_IO_IN
.sym 1 out_mclk$SB_IO_OUT_$glb_clk
.sym 6 query_sine_$glb_ce
.sym 8 $PACKER_GND_NET_$glb_clk
.sym 37 sys_clk$SB_IO_IN
.sym 133 sys_clk$SB_IO_IN
.sym 487 sys_clk$SB_IO_IN
.sym 836 sys_clk$SB_IO_IN
.sym 1096 dds_u1.step_size[11]
.sym 1132 dds_u1.step_size[2]
.sym 1170 rx_pin$SB_IO_IN
.sym 1178 rx_pin$SB_IO_IN
.sym 1289 tx_pin$SB_IO_OUT
.sym 1315 tx_pin$SB_IO_OUT
.sym 1345 tx_pin$SB_IO_OUT
.sym 1581 rx_pin$SB_IO_IN
.sym 1848 $PACKER_GND_NET
.sym 1866 $PACKER_GND_NET
.sym 1914 $PACKER_GND_NET
.sym 1986 pll_u1.locked
.sym 2005 pll_u1.locked
.sym 2052 pll_u1.locked
.sym 2134 $PACKER_VCC_NET
.sym 3066 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 3180 dds_u1.step_size[1]
.sym 3181 dds_u1.step_size[6]
.sym 3182 dds_u1.step_size[3]
.sym 3183 dds_u1.step_size[0]
.sym 3184 dds_u1.step_size[2]
.sym 3185 dds_u1.step_size[11]
.sym 3186 dds_u1.step_size[13]
.sym 3316 dds_u1.step_size[10]
.sym 3327 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 3329 dds_u1.step_size[3]
.sym 3331 dds_u1.step_size[13]
.sym 3335 dds_u1.step_size[1]
.sym 3337 dds_u1.step_size[6]
.sym 3472 dds_u1.step_size[10]
.sym 3597 dds_u1.note_lookup[3]
.sym 3598 dds_u1.note_lookup[0]
.sym 4211 $PACKER_VCC_NET
.sym 4222 $PACKER_VCC_NET
.sym 4383 $PACKER_VCC_NET
.sym 4771 dds_u1.sine_value[0]
.sym 4775 dds_u1.sine_lookup_u1.sine_data[1]
.sym 4894 dds_u1.sine_lookup_u1.sine_data[2]
.sym 4898 dds_u1.sine_lookup_u1.sine_data[3]
.sym 4916 $PACKER_VCC_NET
.sym 4926 $PACKER_VCC_NET
.sym 5017 dds_u1.sine_lookup_u1.sine_data[8]
.sym 5021 dds_u1.sine_lookup_u1.sine_data[9]
.sym 5029 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 5033 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 5035 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 5037 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 5048 $PACKER_VCC_NET
.sym 5140 dds_u1.sine_lookup_u1.sine_data[10]
.sym 5144 dds_u1.sine_lookup_u1.sine_data[11]
.sym 5163 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 5164 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 5168 $PACKER_VCC_NET
.sym 5173 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 5174 $PACKER_VCC_NET
.sym 5263 dds_u1.sine_lookup_u1.sine_data[20]
.sym 5267 dds_u1.sine_lookup_u1.sine_data[21]
.sym 5386 dds_u1.sine_lookup_u1.sine_data[22]
.sym 5390 dds_u1.sine_lookup_u1.sine_data[23]
.sym 5409 dds_u1.step_size[0]
.sym 5416 dds_u1.note_value[11]
.sym 5417 $PACKER_VCC_NET
.sym 5419 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 5420 dds_u1.note_value[13]
.sym 5432 dds_u1.note_value[11]
.sym 5442 dds_u1.note_value[0]
.sym 5443 dds_u1.note_value[1]
.sym 5444 dds_u1.note_value[13]
.sym 5445 dds_u1.note_value[3]
.sym 5452 dds_u1.note_value[2]
.sym 5456 dds_u1.note_value[6]
.sym 5467 dds_u1.note_value[1]
.sym 5472 dds_u1.note_value[6]
.sym 5477 dds_u1.note_value[3]
.sym 5483 dds_u1.note_value[0]
.sym 5489 dds_u1.note_value[2]
.sym 5497 dds_u1.note_value[11]
.sym 5504 dds_u1.note_value[13]
.sym 5506 out_mclk$SB_IO_OUT_$glb_clk
.sym 5508 dds_u1.note_value[0]
.sym 5509 dds_u1.note_value[1]
.sym 5510 dds_u1.note_value[2]
.sym 5511 dds_u1.note_value[3]
.sym 5512 dds_u1.note_value[4]
.sym 5513 dds_u1.note_value[5]
.sym 5514 dds_u1.note_value[6]
.sym 5515 dds_u1.note_value[7]
.sym 5525 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 5529 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 5537 dds_u1.step_size[0]
.sym 5575 dds_u1.note_value[10]
.sym 5595 dds_u1.note_value[10]
.sym 5629 out_mclk$SB_IO_OUT_$glb_clk
.sym 5631 dds_u1.note_value[8]
.sym 5632 dds_u1.note_value[9]
.sym 5633 dds_u1.note_value[10]
.sym 5634 dds_u1.note_value[11]
.sym 5635 dds_u1.note_value[12]
.sym 5636 dds_u1.note_value[13]
.sym 5637 dds_u1.note_value[14]
.sym 5638 dds_u1.note_value[15]
.sym 5771 dds_u1.note_lookup[1]
.sym 5774 dds_u1.note_lookup[4]
.sym 6727 $PACKER_VCC_NET
.sym 6770 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_4_I2
.sym 6838 $PACKER_VCC_NET
.sym 6845 $PACKER_GND_NET
.sym 6867 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_10_I2
.sym 6868 dds_u1.sine_lookup_u1.sine_data[1]
.sym 6893 $PACKER_GND_NET_$glb_clk
.sym 6894 $PACKER_GND_NET
.sym 6903 $PACKER_VCC_NET
.sym 6909 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_4_I2
.sym 6911 $PACKER_GND_NET
.sym 6912 dds_u1.sine_value[0]
.sym 6919 $PACKER_VCC_NET
.sym 6923 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 6925 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 6927 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 6929 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 6931 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 6937 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 6938 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 6940 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 6942 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 6944 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 6946 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 6947 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 6948 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 6949 $PACKER_VCC_NET
.sym 6950 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 6952 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 6954 $PACKER_VCC_NET
.sym 6984 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 6985 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 6987 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 6988 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 6989 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 6990 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 6991 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 6992 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 6993 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 6994 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 6995 out_mclk$SB_IO_OUT_$glb_clk
.sym 6996 $PACKER_VCC_NET
.sym 6997 $PACKER_VCC_NET
.sym 7012 dds_u1.sine_lookup_u1.sine_data[3]
.sym 7013 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 7014 dds_u1.sine_lookup_u1.sine_data[2]
.sym 7016 $PACKER_VCC_NET
.sym 7017 $PACKER_VCC_NET
.sym 7024 $PACKER_VCC_NET
.sym 7049 $PACKER_GND_NET
.sym 7051 $PACKER_VCC_NET
.sym 7070 dds_u1.sine_lookup[0]
.sym 7071 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 7072 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 7073 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 7074 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 7075 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 7097 $PACKER_GND_NET_$glb_clk
.sym 7098 $PACKER_GND_NET
.sym 7107 $PACKER_VCC_NET
.sym 7114 dds_u1.sine_lookup_u1.sine_data[9]
.sym 7115 $PACKER_GND_NET
.sym 7116 dds_u1.sine_lookup_u1.sine_data[8]
.sym 7125 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 7127 dds_u1.step_size[2]
.sym 7129 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 7131 dds_u1.sine_lookup_u1.sine_data[20]
.sym 7135 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 7144 $PACKER_VCC_NET
.sym 7151 $PACKER_VCC_NET
.sym 7152 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 7156 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 7157 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 7158 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 7159 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 7160 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 7161 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 7164 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 7165 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 7167 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 7173 dds_u1.sine_lookup[1]
.sym 7174 dds_u1.sine_lookup[2]
.sym 7175 dds_u1.sine_lookup[3]
.sym 7176 dds_u1.sine_lookup[4]
.sym 7177 dds_u1.sine_lookup[5]
.sym 7178 dds_u1.sine_lookup[6]
.sym 7179 dds_u1.sine_lookup[7]
.sym 7188 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 7189 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 7191 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 7192 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 7193 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 7194 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 7195 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 7196 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 7197 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 7198 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 7199 out_mclk$SB_IO_OUT_$glb_clk
.sym 7200 $PACKER_VCC_NET
.sym 7201 $PACKER_VCC_NET
.sym 7216 dds_u1.sine_lookup_u1.sine_data[11]
.sym 7217 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 7218 dds_u1.sine_lookup_u1.sine_data[10]
.sym 7219 $PACKER_VCC_NET
.sym 7222 dds_u1.step_size[0]
.sym 7225 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 7226 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 7230 dds_u1.sine_lookup[8]
.sym 7232 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 7237 dds_u1.step_size[7]
.sym 7244 $PACKER_GND_NET
.sym 7262 $PACKER_VCC_NET
.sym 7274 dds_u1.sine_lookup[8]
.sym 7275 dds_u1.sine_lookup[9]
.sym 7276 dds_u1.sine_lookup[10]
.sym 7277 dds_u1.sine_lookup[11]
.sym 7278 dds_u1.sine_lookup[12]
.sym 7279 dds_u1.sine_lookup[13]
.sym 7280 dds_u1.sine_lookup[14]
.sym 7281 dds_u1.sine_lookup[15]
.sym 7301 $PACKER_GND_NET_$glb_clk
.sym 7302 $PACKER_GND_NET
.sym 7311 $PACKER_VCC_NET
.sym 7318 dds_u1.sine_lookup_u1.sine_data[21]
.sym 7320 $PACKER_GND_NET
.sym 7323 rx_valid
.sym 7327 dds_u1.step_size[0]
.sym 7330 dds_u1.step_size[4]
.sym 7344 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 7346 $PACKER_VCC_NET
.sym 7348 $PACKER_VCC_NET
.sym 7350 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 7352 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 7354 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 7358 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 7362 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 7363 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 7364 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 7369 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 7370 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 7376 dds_u1.step_size[9]
.sym 7377 dds_u1.step_size[5]
.sym 7378 dds_u1.step_size[15]
.sym 7379 dds_u1.step_size[12]
.sym 7380 dds_u1.step_size[8]
.sym 7381 dds_u1.step_size[7]
.sym 7382 dds_u1.step_size[14]
.sym 7383 dds_u1.step_size[4]
.sym 7392 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 7393 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 7395 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 7396 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 7397 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 7398 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 7399 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 7400 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 7401 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 7402 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 7403 out_mclk$SB_IO_OUT_$glb_clk
.sym 7404 $PACKER_VCC_NET
.sym 7405 $PACKER_VCC_NET
.sym 7418 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 7420 dds_u1.sine_lookup_u1.sine_data[23]
.sym 7422 dds_u1.sine_lookup_u1.sine_data[22]
.sym 7426 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 7428 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 7437 $PACKER_VCC_NET
.sym 7450 $PACKER_VCC_NET
.sym 7457 $PACKER_GND_NET
.sym 7458 $PACKER_VCC_NET
.sym 7486 $PACKER_VCC_NET
.sym 7487 $PACKER_VCC_NET
.sym 7488 $PACKER_VCC_NET
.sym 7489 $PACKER_VCC_NET
.sym 7490 $PACKER_VCC_NET
.sym 7491 $PACKER_VCC_NET
.sym 7492 $PACKER_VCC_NET
.sym 7493 $PACKER_VCC_NET
.sym 7505 $PACKER_GND_NET_$glb_clk
.sym 7506 $PACKER_GND_NET
.sym 7515 $PACKER_VCC_NET
.sym 7523 $PACKER_GND_NET
.sym 7524 dds_u1_change_note
.sym 7525 data_byte[4]
.sym 7550 dds_u1.note_lookup[2]
.sym 7552 $PACKER_VCC_NET
.sym 7554 dds_u1.note_lookup[6]
.sym 7556 dds_u1.note_lookup[5]
.sym 7559 dds_u1.note_lookup[4]
.sym 7560 $PACKER_VCC_NET
.sym 7562 dds_u1.note_lookup[1]
.sym 7565 dds_u1.note_lookup[3]
.sym 7566 dds_u1.note_lookup[0]
.sym 7575 $PACKER_VCC_NET
.sym 7588 $PACKER_VCC_NET
.sym 7589 $PACKER_VCC_NET
.sym 7590 $PACKER_VCC_NET
.sym 7591 $PACKER_VCC_NET
.sym 7592 $PACKER_VCC_NET
.sym 7593 $PACKER_VCC_NET
.sym 7594 $PACKER_VCC_NET
.sym 7595 $PACKER_VCC_NET
.sym 7596 dds_u1.note_lookup[0]
.sym 7597 dds_u1.note_lookup[1]
.sym 7599 dds_u1.note_lookup[2]
.sym 7600 dds_u1.note_lookup[3]
.sym 7601 dds_u1.note_lookup[4]
.sym 7602 dds_u1.note_lookup[5]
.sym 7603 dds_u1.note_lookup[6]
.sym 7607 out_mclk$SB_IO_OUT_$glb_clk
.sym 7608 $PACKER_VCC_NET
.sym 7609 $PACKER_VCC_NET
.sym 7624 dds_u1.note_lookup[2]
.sym 7628 $PACKER_VCC_NET
.sym 7630 dds_u1.note_lookup[6]
.sym 7632 dds_u1.note_lookup[5]
.sym 7725 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_O
.sym 7831 rx_pin$SB_IO_IN
.sym 8406 i2s_tx_u1.right_buff[1]
.sym 8408 i2s_tx_u1.left_buff[5]
.sym 8409 i2s_tx_u1.right_buff[5]
.sym 8410 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8411 i2s_tx_u1.left_buff[1]
.sym 8412 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 8417 sine_value[18]
.sym 8425 sine_value[17]
.sym 8531 uart_tx_u1.serial_counter[6]
.sym 8535 i2s_tx_u1.left_buff[18]
.sym 8545 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 8553 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_4_I2
.sym 8563 sine_value[18]
.sym 8652 uart_tx_u1.serial_counter_SB_LUT4_O_7_I3
.sym 8653 uart_tx_u1.serial_counter_SB_LUT4_O_6_I3
.sym 8654 uart_tx_u1.serial_counter_SB_LUT4_O_5_I3
.sym 8655 uart_tx_u1.serial_counter_SB_LUT4_O_4_I3
.sym 8656 uart_tx_u1.serial_counter_SB_LUT4_O_3_I3
.sym 8657 uart_tx_u1.serial_counter_SB_LUT4_O_2_I3
.sym 8658 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3
.sym 8675 sine_value[1]
.sym 8721 dds_u1.sine_lookup_u1.sine_data[3]
.sym 8761 dds_u1.sine_lookup_u1.sine_data[3]
.sym 8774 uart_tx_u1.serial_counter_SB_LUT4_O_I3
.sym 8775 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 8776 uart_tx_u1.serial_counter[7]
.sym 8777 uart_tx_u1.serial_counter[4]
.sym 8778 uart_tx_u1.serial_counter[5]
.sym 8779 uart_tx_u1.serial_counter[3]
.sym 8780 sine_value[1]
.sym 8781 uart_tx_u1.serial_counter_SB_LUT4_O_5_I3_SB_LUT4_I0_O
.sym 8791 $PACKER_VCC_NET
.sym 8836 dds_u1.sine_lookup_u1.sine_data[1]
.sym 8854 dds_u1.sine_lookup_u1.sine_data[1]
.sym 8863 dds_u1.sine_lookup_u1.sine_data[1]
.sym 8897 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 8898 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 8904 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8909 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 8911 $PACKER_VCC_NET
.sym 8913 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_10_I2
.sym 8930 uart_tx_u1.shift_counter[0]
.sym 9020 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0
.sym 9022 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 9023 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_2_I3
.sym 9044 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 9046 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 9048 dds_u1.step_size[3]
.sym 9050 dds_u1.step_size[1]
.sym 9052 dds_u1.step_size[6]
.sym 9054 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 9061 dds_u1.sine_lookup[0]
.sym 9064 dds_u1.step_size[0]
.sym 9065 dds_u1.sine_lookup[4]
.sym 9074 dds_u1.sine_lookup[5]
.sym 9075 dds_u1.sine_lookup[6]
.sym 9076 dds_u1.sine_lookup[7]
.sym 9077 dds_u1.sine_lookup[8]
.sym 9082 dds_u1.sine_lookup[14]
.sym 9094 dds_u1.sine_lookup[0]
.sym 9097 dds_u1.step_size[0]
.sym 9102 dds_u1.sine_lookup[14]
.sym 9103 dds_u1.sine_lookup[8]
.sym 9106 dds_u1.sine_lookup[4]
.sym 9109 dds_u1.sine_lookup[14]
.sym 9112 dds_u1.sine_lookup[14]
.sym 9113 dds_u1.sine_lookup[7]
.sym 9119 dds_u1.sine_lookup[14]
.sym 9121 dds_u1.sine_lookup[6]
.sym 9125 dds_u1.sine_lookup[5]
.sym 9126 dds_u1.sine_lookup[14]
.sym 9140 query_sine_$glb_ce
.sym 9141 out_mclk$SB_IO_OUT_$glb_clk
.sym 9143 uart_tx_u1.shift_counter_SB_DFFE_Q_E
.sym 9144 uart_tx_u1.shift_counter[1]
.sym 9145 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_1_I2
.sym 9146 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 9147 uart_tx_u1.shift_counter[0]
.sym 9148 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 9149 uart_tx_u1.shift_counter[2]
.sym 9150 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 9151 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 9157 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 9159 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 9162 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0
.sym 9163 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 9168 dds_u1.sine_lookup[14]
.sym 9169 dds_u1.step_size[5]
.sym 9175 dds_u1.step_size[10]
.sym 9184 dds_u1.sine_lookup[0]
.sym 9189 dds_u1.sine_lookup[5]
.sym 9193 dds_u1.sine_lookup[1]
.sym 9194 dds_u1.sine_lookup[2]
.sym 9195 dds_u1.step_size[5]
.sym 9196 dds_u1.step_size[0]
.sym 9199 dds_u1.step_size[2]
.sym 9202 dds_u1.step_size[7]
.sym 9204 dds_u1.sine_lookup[4]
.sym 9206 dds_u1.sine_lookup[6]
.sym 9207 dds_u1.sine_lookup[7]
.sym 9208 dds_u1.step_size[3]
.sym 9210 dds_u1.step_size[1]
.sym 9211 dds_u1.sine_lookup[3]
.sym 9212 dds_u1.step_size[6]
.sym 9214 dds_u1.step_size[4]
.sym 9216 dds_u1.step_size_SB_CARRY_I1_CO[1]
.sym 9218 dds_u1.step_size[0]
.sym 9219 dds_u1.sine_lookup[0]
.sym 9222 dds_u1.step_size_SB_CARRY_I1_CO[2]
.sym 9224 dds_u1.sine_lookup[1]
.sym 9225 dds_u1.step_size[1]
.sym 9226 dds_u1.step_size_SB_CARRY_I1_CO[1]
.sym 9228 dds_u1.step_size_SB_CARRY_I1_CO[3]
.sym 9230 dds_u1.sine_lookup[2]
.sym 9231 dds_u1.step_size[2]
.sym 9232 dds_u1.step_size_SB_CARRY_I1_CO[2]
.sym 9234 dds_u1.step_size_SB_CARRY_I1_CO[4]
.sym 9236 dds_u1.sine_lookup[3]
.sym 9237 dds_u1.step_size[3]
.sym 9238 dds_u1.step_size_SB_CARRY_I1_CO[3]
.sym 9240 dds_u1.step_size_SB_CARRY_I1_CO[5]
.sym 9242 dds_u1.step_size[4]
.sym 9243 dds_u1.sine_lookup[4]
.sym 9244 dds_u1.step_size_SB_CARRY_I1_CO[4]
.sym 9246 dds_u1.step_size_SB_CARRY_I1_CO[6]
.sym 9248 dds_u1.step_size[5]
.sym 9249 dds_u1.sine_lookup[5]
.sym 9250 dds_u1.step_size_SB_CARRY_I1_CO[5]
.sym 9252 dds_u1.step_size_SB_CARRY_I1_CO[7]
.sym 9254 dds_u1.step_size[6]
.sym 9255 dds_u1.sine_lookup[6]
.sym 9256 dds_u1.step_size_SB_CARRY_I1_CO[6]
.sym 9258 dds_u1.step_size_SB_CARRY_I1_CO[8]
.sym 9260 dds_u1.step_size[7]
.sym 9261 dds_u1.sine_lookup[7]
.sym 9262 dds_u1.step_size_SB_CARRY_I1_CO[7]
.sym 9263 query_sine_$glb_ce
.sym 9264 out_mclk$SB_IO_OUT_$glb_clk
.sym 9266 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 9269 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 9270 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 9271 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 9272 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 9273 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 9290 dds_u1.note_lookup[3]
.sym 9291 data_byte[0]
.sym 9293 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 9294 dds_u1.note_lookup[0]
.sym 9297 data_byte[1]
.sym 9302 dds_u1.step_size_SB_CARRY_I1_CO[8]
.sym 9307 dds_u1.step_size[9]
.sym 9308 dds_u1.sine_lookup[9]
.sym 9309 dds_u1.sine_lookup[10]
.sym 9310 dds_u1.step_size[12]
.sym 9311 dds_u1.sine_lookup[12]
.sym 9313 dds_u1.sine_lookup[14]
.sym 9315 dds_u1.step_size[11]
.sym 9317 dds_u1.step_size[15]
.sym 9318 dds_u1.sine_lookup[11]
.sym 9319 dds_u1.step_size[8]
.sym 9321 dds_u1.step_size[14]
.sym 9323 dds_u1.sine_lookup[8]
.sym 9328 dds_u1.sine_lookup[13]
.sym 9329 dds_u1.step_size[13]
.sym 9330 dds_u1.sine_lookup[15]
.sym 9335 dds_u1.step_size[10]
.sym 9339 dds_u1.step_size_SB_CARRY_I1_CO[9]
.sym 9341 dds_u1.step_size[8]
.sym 9342 dds_u1.sine_lookup[8]
.sym 9343 dds_u1.step_size_SB_CARRY_I1_CO[8]
.sym 9345 dds_u1.step_size_SB_CARRY_I1_CO[10]
.sym 9347 dds_u1.step_size[9]
.sym 9348 dds_u1.sine_lookup[9]
.sym 9349 dds_u1.step_size_SB_CARRY_I1_CO[9]
.sym 9351 dds_u1.step_size_SB_CARRY_I1_CO[11]
.sym 9353 dds_u1.step_size[10]
.sym 9354 dds_u1.sine_lookup[10]
.sym 9355 dds_u1.step_size_SB_CARRY_I1_CO[10]
.sym 9357 dds_u1.step_size_SB_CARRY_I1_CO[12]
.sym 9359 dds_u1.sine_lookup[11]
.sym 9360 dds_u1.step_size[11]
.sym 9361 dds_u1.step_size_SB_CARRY_I1_CO[11]
.sym 9363 dds_u1.step_size_SB_CARRY_I1_CO[13]
.sym 9365 dds_u1.step_size[12]
.sym 9366 dds_u1.sine_lookup[12]
.sym 9367 dds_u1.step_size_SB_CARRY_I1_CO[12]
.sym 9369 dds_u1.step_size_SB_CARRY_I1_CO[14]
.sym 9371 dds_u1.step_size[13]
.sym 9372 dds_u1.sine_lookup[13]
.sym 9373 dds_u1.step_size_SB_CARRY_I1_CO[13]
.sym 9375 dds_u1.step_size_SB_CARRY_I1_CO[15]
.sym 9377 dds_u1.step_size[14]
.sym 9378 dds_u1.sine_lookup[14]
.sym 9379 dds_u1.step_size_SB_CARRY_I1_CO[14]
.sym 9382 dds_u1.step_size[15]
.sym 9384 dds_u1.sine_lookup[15]
.sym 9385 dds_u1.step_size_SB_CARRY_I1_CO[15]
.sym 9386 query_sine_$glb_ce
.sym 9387 out_mclk$SB_IO_OUT_$glb_clk
.sym 9389 dds_u1.note_lookup[0]
.sym 9390 dds_u1.note_lookup[4]
.sym 9392 dds_u1.note_lookup[1]
.sym 9395 dds_u1.note_lookup[3]
.sym 9401 dds_u1.sine_lookup_u1.sine_data[20]
.sym 9402 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 9404 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 9406 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 9421 tx_ready
.sym 9434 dds_u1.note_value[4]
.sym 9435 dds_u1.note_value[5]
.sym 9437 dds_u1.note_value[7]
.sym 9450 dds_u1.note_value[12]
.sym 9454 dds_u1.note_value[8]
.sym 9455 dds_u1.note_value[9]
.sym 9460 dds_u1.note_value[14]
.sym 9461 dds_u1.note_value[15]
.sym 9465 dds_u1.note_value[9]
.sym 9469 dds_u1.note_value[5]
.sym 9477 dds_u1.note_value[15]
.sym 9484 dds_u1.note_value[12]
.sym 9490 dds_u1.note_value[8]
.sym 9493 dds_u1.note_value[7]
.sym 9500 dds_u1.note_value[14]
.sym 9506 dds_u1.note_value[4]
.sym 9510 out_mclk$SB_IO_OUT_$glb_clk
.sym 9515 uart_tx_u1.shift_register_SB_DFFE_Q_E
.sym 9516 tx_pin$SB_IO_OUT
.sym 9635 uart_tx_u1.tx_byte_SB_LUT4_I0_1_I3
.sym 9636 uart_tx_u1.shift_register[3]
.sym 9637 uart_tx_u1.shift_register[4]
.sym 9638 uart_tx_u1.tx_byte_SB_LUT4_I0_3_I3
.sym 9639 uart_tx_u1.ready_SB_LUT4_I3_3_O
.sym 9640 uart_tx_u1.ready_SB_LUT4_I3_4_O
.sym 9641 uart_tx_u1.tx_byte_SB_LUT4_I0_2_I3
.sym 9760 uart_rx_u1.rx_bits_SB_LUT4_I3_O_SB_DFF_D_Q
.sym 9775 data_byte[3]
.sym 9781 rx_valid
.sym 10261 $PACKER_GND_NET
.sym 10352 out_mclk$SB_IO_OUT
.sym 10354 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 10355 i2s_tx_u1.left_buff[17]
.sym 10356 i2s_tx_u1.right_buff[22]
.sym 10357 i2s_tx_u1.right_buff[23]
.sym 10358 i2s_tx_u1.right_buff[19]
.sym 10359 i2s_tx_u1.right_buff[18]
.sym 10360 i2s_tx_u1.right_buff[20]
.sym 10361 i2s_tx_u1.left_buff[20]
.sym 10398 sine_value[20]
.sym 10406 sine_value[5]
.sym 10407 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10418 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 10513 i2s_tx_u1.left_buff[16]
.sym 10514 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 10515 i2s_tx_u1.left_buff[0]
.sym 10516 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 10517 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 10518 i2s_tx_u1.left_buff[23]
.sym 10519 i2s_tx_u1.right_buff[0]
.sym 10520 i2s_tx_u1.left_buff[19]
.sym 10542 $PACKER_VCC_NET
.sym 10544 sine_value[0]
.sym 10560 sine_value[1]
.sym 10563 i2s_tx_u1.ws_counter[2]
.sym 10565 i2s_tx_u1.ws_counter[0]
.sym 10568 i2s_tx_u1.left_buff[1]
.sym 10571 i2s_tx_u1.right_buff[1]
.sym 10572 sine_value[5]
.sym 10573 i2s_tx_u1.left_buff[5]
.sym 10582 i2s_tx_u1.right_buff[5]
.sym 10594 sine_value[1]
.sym 10608 sine_value[5]
.sym 10613 sine_value[5]
.sym 10617 i2s_tx_u1.right_buff[1]
.sym 10618 i2s_tx_u1.ws_counter[2]
.sym 10619 i2s_tx_u1.right_buff[5]
.sym 10620 i2s_tx_u1.ws_counter[0]
.sym 10623 sine_value[1]
.sym 10629 i2s_tx_u1.left_buff[1]
.sym 10630 i2s_tx_u1.ws_counter[2]
.sym 10631 i2s_tx_u1.left_buff[5]
.sym 10632 i2s_tx_u1.ws_counter[0]
.sym 10633 query_sine_$glb_ce
.sym 10634 out_mclk$SB_IO_OUT_$glb_clk
.sym 10636 i2s_tx_u1.right_buff[11]
.sym 10637 i2s_tx_u1.left_buff[11]
.sym 10638 i2s_tx_u1.right_buff[8]
.sym 10639 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 10640 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 10641 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10642 i2s_tx_u1.right_buff[9]
.sym 10643 i2s_tx_u1.left_buff[22]
.sym 10649 i2s_tx_u1.ws_counter[2]
.sym 10651 i2s_tx_u1.ws_counter[0]
.sym 10656 sine_value[1]
.sym 10667 sine_value[19]
.sym 10670 sine_value[22]
.sym 10683 uart_tx_u1.serial_counter_SB_LUT4_O_2_I3
.sym 10695 sine_value[18]
.sym 10729 uart_tx_u1.serial_counter_SB_LUT4_O_2_I3
.sym 10755 sine_value[18]
.sym 10756 query_sine_$glb_ce
.sym 10757 out_mclk$SB_IO_OUT_$glb_clk
.sym 10760 uart_tx_u1.serial_counter[1]
.sym 10761 uart_tx_u1.serial_counter[2]
.sym 10762 sine_value[0]
.sym 10763 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_10_I3
.sym 10764 uart_tx_u1.serial_counter[0]
.sym 10765 uart_tx_u1.serial_counter_SB_DFFSR_Q_D[0]
.sym 10766 uart_tx_u1.serial_counter_SB_LUT4_O_7_I3_SB_LUT4_I2_O
.sym 10771 i2s_tx_u1.ws_counter[1]
.sym 10772 i2s_tx_u1.ws_counter[2]
.sym 10775 i2s_tx_u1.ws_counter[0]
.sym 10784 sine_value[8]
.sym 10785 sine_value[20]
.sym 10786 sine_value[5]
.sym 10789 dds_u1.sine_lookup_u1.sine_data[5]
.sym 10790 uart_tx_u1.serial_counter_SB_LUT4_O_7_I3_SB_LUT4_I2_O
.sym 10792 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 10794 sine_value[9]
.sym 10803 uart_tx_u1.serial_counter[4]
.sym 10806 $PACKER_VCC_NET
.sym 10810 uart_tx_u1.serial_counter[7]
.sym 10811 uart_tx_u1.serial_counter[6]
.sym 10812 uart_tx_u1.serial_counter[5]
.sym 10813 uart_tx_u1.serial_counter[3]
.sym 10814 $PACKER_VCC_NET
.sym 10818 uart_tx_u1.serial_counter[2]
.sym 10821 uart_tx_u1.serial_counter[0]
.sym 10822 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 10825 uart_tx_u1.serial_counter[1]
.sym 10829 uart_tx_u1.serial_counter[0]
.sym 10830 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 10832 $nextpnr_ICESTORM_LC_34$O
.sym 10834 uart_tx_u1.serial_counter[0]
.sym 10838 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 10839 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 10840 uart_tx_u1.serial_counter[1]
.sym 10841 $PACKER_VCC_NET
.sym 10842 uart_tx_u1.serial_counter[0]
.sym 10844 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 10845 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 10846 $PACKER_VCC_NET
.sym 10847 uart_tx_u1.serial_counter[2]
.sym 10848 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 10850 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 10851 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 10852 uart_tx_u1.serial_counter[3]
.sym 10853 $PACKER_VCC_NET
.sym 10854 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 10856 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 10857 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 10858 uart_tx_u1.serial_counter[4]
.sym 10859 $PACKER_VCC_NET
.sym 10860 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 10862 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 10863 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 10864 $PACKER_VCC_NET
.sym 10865 uart_tx_u1.serial_counter[5]
.sym 10866 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 10868 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 10869 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 10870 $PACKER_VCC_NET
.sym 10871 uart_tx_u1.serial_counter[6]
.sym 10872 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 10874 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 10875 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 10876 $PACKER_VCC_NET
.sym 10877 uart_tx_u1.serial_counter[7]
.sym 10878 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 10880 out_mclk$SB_IO_OUT_$glb_clk
.sym 10883 uart_tx_u1.serial_counter[9]
.sym 10884 uart_tx_u1.serial_counter[10]
.sym 10885 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 10886 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 10887 uart_tx_u1.serial_counter[8]
.sym 10888 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 10889 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_2_I2
.sym 10911 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 10918 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 10926 uart_tx_u1.serial_counter_SB_LUT4_O_5_I3
.sym 10927 uart_tx_u1.serial_counter_SB_LUT4_O_4_I3
.sym 10928 uart_tx_u1.serial_counter_SB_LUT4_O_3_I3
.sym 10929 uart_tx_u1.serial_counter_SB_LUT4_O_2_I3
.sym 10930 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3
.sym 10932 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_10_I2
.sym 10933 dds_u1.sine_lookup_u1.sine_data[1]
.sym 10935 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_10_I3
.sym 10938 $PACKER_VCC_NET
.sym 10944 uart_tx_u1.serial_counter[8]
.sym 10945 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 10952 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 10955 $nextpnr_ICESTORM_LC_35$I3
.sym 10956 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 10957 uart_tx_u1.serial_counter[8]
.sym 10958 $PACKER_VCC_NET
.sym 10959 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 10965 $nextpnr_ICESTORM_LC_35$I3
.sym 10969 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3
.sym 10977 uart_tx_u1.serial_counter_SB_LUT4_O_4_I3
.sym 10981 uart_tx_u1.serial_counter_SB_LUT4_O_3_I3
.sym 10988 uart_tx_u1.serial_counter_SB_LUT4_O_5_I3
.sym 10992 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 10993 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_10_I3
.sym 10994 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_10_I2
.sym 10995 dds_u1.sine_lookup_u1.sine_data[1]
.sym 10998 uart_tx_u1.serial_counter_SB_LUT4_O_3_I3
.sym 10999 uart_tx_u1.serial_counter_SB_LUT4_O_4_I3
.sym 11000 uart_tx_u1.serial_counter_SB_LUT4_O_5_I3
.sym 11001 uart_tx_u1.serial_counter_SB_LUT4_O_2_I3
.sym 11003 out_mclk$SB_IO_OUT_$glb_clk
.sym 11005 sine_value[8]
.sym 11006 sine_value[5]
.sym 11007 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_22_I2
.sym 11008 sine_value[11]
.sym 11009 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_19_I2
.sym 11010 sine_value[9]
.sym 11011 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_21_I2
.sym 11012 sine_value[10]
.sym 11018 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 11022 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 11023 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 11024 sine_value[18]
.sym 11025 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_4_I2
.sym 11029 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[11]
.sym 11032 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 11033 $PACKER_VCC_NET
.sym 11036 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 11037 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 11039 $PACKER_VCC_NET
.sym 11052 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 11058 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 11060 uart_tx_u1.serial_counter_SB_LUT4_O_7_I3_SB_LUT4_I2_O
.sym 11061 uart_tx_u1.serial_counter_SB_LUT4_O_5_I3_SB_LUT4_I0_O
.sym 11062 uart_tx_u1.shift_counter[0]
.sym 11079 uart_tx_u1.serial_counter_SB_LUT4_O_5_I3_SB_LUT4_I0_O
.sym 11080 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 11082 uart_tx_u1.serial_counter_SB_LUT4_O_7_I3_SB_LUT4_I2_O
.sym 11085 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 11086 uart_tx_u1.shift_counter[0]
.sym 11087 uart_tx_u1.serial_counter_SB_LUT4_O_7_I3_SB_LUT4_I2_O
.sym 11088 uart_tx_u1.serial_counter_SB_LUT4_O_5_I3_SB_LUT4_I0_O
.sym 11121 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 11122 uart_tx_u1.serial_counter_SB_LUT4_O_5_I3_SB_LUT4_I0_O
.sym 11123 uart_tx_u1.serial_counter_SB_LUT4_O_7_I3_SB_LUT4_I2_O
.sym 11124 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 11129 uart_rx_u1.serial_counter[2]
.sym 11131 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_20_I2
.sym 11132 uart_tx_u1.state[1]
.sym 11133 uart_tx_u1.state[0]
.sym 11135 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 11145 sine_value[10]
.sym 11147 sine_value[8]
.sym 11152 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 11154 tx_ready
.sym 11158 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 11159 sine_value[19]
.sym 11160 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 11161 sine_value[22]
.sym 11162 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 11176 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11178 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 11180 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 11189 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[11]
.sym 11192 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 11193 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0
.sym 11197 uart_tx_u1.state[1]
.sym 11198 uart_tx_u1.state[0]
.sym 11202 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[11]
.sym 11203 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0
.sym 11204 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 11205 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 11215 uart_tx_u1.state[1]
.sym 11216 uart_tx_u1.state[0]
.sym 11217 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11220 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11221 uart_tx_u1.state[0]
.sym 11222 uart_tx_u1.state[1]
.sym 11223 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 11249 out_mclk$SB_IO_OUT_$glb_clk
.sym 11253 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0
.sym 11254 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 11255 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_14_I2
.sym 11256 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 11257 sine_value[16]
.sym 11258 tx_ready
.sym 11272 uart_rx_u1.serial_counter[2]
.sym 11276 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 11277 sine_value[20]
.sym 11278 uart_rx_u1.serial_counter_SB_LUT4_O_7_I3
.sym 11281 uart_tx_u1.state[0]
.sym 11283 uart_tx_u1.shift_counter_SB_DFFE_Q_E
.sym 11284 dds_u1_change_note
.sym 11293 uart_tx_u1.shift_counter[1]
.sym 11294 uart_tx_u1.shift_counter_SB_DFFE_Q_E
.sym 11295 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 11296 uart_tx_u1.state[1]
.sym 11297 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 11303 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_2_I3
.sym 11304 uart_tx_u1.state[1]
.sym 11305 uart_tx_u1.state[0]
.sym 11307 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 11309 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 11310 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_1_I2
.sym 11311 $PACKER_VCC_NET
.sym 11312 uart_tx_u1.shift_counter[0]
.sym 11313 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 11315 tx_ready
.sym 11317 uart_tx_u1.shift_counter[1]
.sym 11319 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 11320 uart_tx_u1.shift_counter[0]
.sym 11321 rx_valid
.sym 11322 uart_tx_u1.shift_counter[2]
.sym 11325 uart_tx_u1.state[0]
.sym 11327 uart_tx_u1.state[1]
.sym 11331 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 11332 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 11333 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 11334 uart_tx_u1.state[1]
.sym 11337 rx_valid
.sym 11338 uart_tx_u1.shift_counter[2]
.sym 11339 uart_tx_u1.state[1]
.sym 11344 uart_tx_u1.state[1]
.sym 11345 uart_tx_u1.shift_counter[1]
.sym 11346 rx_valid
.sym 11349 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_2_I3
.sym 11350 uart_tx_u1.shift_counter[0]
.sym 11351 rx_valid
.sym 11352 tx_ready
.sym 11355 uart_tx_u1.state[1]
.sym 11356 uart_tx_u1.state[0]
.sym 11357 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 11358 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 11361 uart_tx_u1.state[1]
.sym 11362 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 11363 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_1_I2
.sym 11364 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 11367 $PACKER_VCC_NET
.sym 11368 uart_tx_u1.shift_counter[1]
.sym 11370 uart_tx_u1.shift_counter[0]
.sym 11371 uart_tx_u1.shift_counter_SB_DFFE_Q_E
.sym 11372 out_mclk$SB_IO_OUT_$glb_clk
.sym 11374 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_9_I2
.sym 11375 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_11_I2
.sym 11376 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_7_I2
.sym 11377 sine_value[19]
.sym 11378 sine_value[22]
.sym 11381 sine_value[20]
.sym 11383 dds_u1.sine_lookup_u1.sine_data[16]
.sym 11389 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 11391 tx_ready
.sym 11398 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 11399 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 11400 uart_tx_u1.state[0]
.sym 11401 uart_tx_u1.state[1]
.sym 11403 data_byte[3]
.sym 11404 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 11405 dds_u1.note_lookup[4]
.sym 11406 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 11408 tx_ready
.sym 11409 dds_u1.note_lookup[1]
.sym 11417 dds_u1.sine_lookup[10]
.sym 11418 dds_u1.sine_lookup[11]
.sym 11419 dds_u1.sine_lookup[12]
.sym 11420 dds_u1.sine_lookup[13]
.sym 11421 dds_u1.sine_lookup[14]
.sym 11422 dds_u1.sine_lookup[15]
.sym 11424 dds_u1.sine_lookup[9]
.sym 11448 dds_u1.sine_lookup[9]
.sym 11450 dds_u1.sine_lookup[14]
.sym 11466 dds_u1.sine_lookup[13]
.sym 11467 dds_u1.sine_lookup[14]
.sym 11472 dds_u1.sine_lookup[14]
.sym 11474 dds_u1.sine_lookup[12]
.sym 11480 dds_u1.sine_lookup[11]
.sym 11481 dds_u1.sine_lookup[14]
.sym 11485 dds_u1.sine_lookup[15]
.sym 11491 dds_u1.sine_lookup[14]
.sym 11493 dds_u1.sine_lookup[10]
.sym 11495 out_mclk$SB_IO_OUT_$glb_clk
.sym 11498 dds_u1.note_lookup[6]
.sym 11499 dds_u1.note_lookup[5]
.sym 11500 dds_u1.note_lookup[2]
.sym 11501 dds_u1_change_note
.sym 11503 uart_tx_u1.tx_byte_SB_LUT4_I1_1_I3
.sym 11509 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 11510 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 11511 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 11512 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 11514 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 11517 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 11519 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 11522 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 11525 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 11541 data_byte[1]
.sym 11551 data_byte[0]
.sym 11556 dds_u1_change_note
.sym 11557 data_byte[4]
.sym 11563 data_byte[3]
.sym 11571 data_byte[0]
.sym 11577 data_byte[4]
.sym 11591 data_byte[1]
.sym 11607 data_byte[3]
.sym 11617 dds_u1_change_note
.sym 11618 out_mclk$SB_IO_OUT_$glb_clk
.sym 11620 uart_tx_u1.shift_register[0]
.sym 11621 uart_tx_u1.tx_byte_SB_LUT4_I0_I3
.sym 11622 uart_tx_u1.tx_byte_SB_LUT4_I0_O_SB_LUT4_O_I3
.sym 11623 uart_tx_u1.shift_register[7]
.sym 11624 uart_tx_u1.tx_byte_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 11625 uart_tx_u1.shift_register[1]
.sym 11626 uart_tx_u1.tx_byte_SB_LUT4_I2_O
.sym 11627 uart_tx_u1.ready_SB_LUT4_I3_1_O
.sym 11647 data_byte[4]
.sym 11671 uart_tx_u1.state[1]
.sym 11672 uart_tx_u1.state[0]
.sym 11685 uart_tx_u1.shift_register[0]
.sym 11713 uart_tx_u1.state[0]
.sym 11719 uart_tx_u1.shift_register[0]
.sym 11720 uart_tx_u1.state[0]
.sym 11721 uart_tx_u1.state[1]
.sym 11743 uart_tx_u1.tx_byte_SB_LUT4_I0_O_SB_LUT4_O_1_I3
.sym 11744 uart_tx_u1.shift_register[5]
.sym 11745 uart_tx_u1.tx_byte_SB_LUT4_I1_O
.sym 11746 uart_tx_u1.shift_register[6]
.sym 11747 uart_tx_u1.shift_register[2]
.sym 11748 uart_tx_u1.tx_byte_SB_LUT4_I0_4_I3
.sym 11749 uart_tx_u1.ready_SB_LUT4_I3_5_O
.sym 11750 uart_tx_u1.ready_SB_LUT4_I3_2_O
.sym 11755 data_byte[0]
.sym 11763 data_byte[1]
.sym 11785 tx_ready
.sym 11786 uart_tx_u1.shift_register[4]
.sym 11787 uart_tx_u1.tx_byte_SB_LUT4_I0_3_I3
.sym 11788 rx_valid
.sym 11790 data_byte[3]
.sym 11792 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 11793 uart_tx_u1.shift_register[3]
.sym 11795 uart_tx_u1.shift_register_SB_DFFE_Q_E
.sym 11796 uart_tx_u1.tx_byte_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 11797 uart_tx_u1.ready_SB_LUT4_I3_4_O
.sym 11804 uart_tx_u1.shift_register[2]
.sym 11807 data_byte[4]
.sym 11809 uart_tx_u1.shift_register[5]
.sym 11812 uart_tx_u1.ready_SB_LUT4_I3_3_O
.sym 11814 uart_tx_u1.tx_byte_SB_LUT4_I0_2_I3
.sym 11817 uart_tx_u1.shift_register[2]
.sym 11818 uart_tx_u1.tx_byte_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 11819 uart_tx_u1.shift_register[3]
.sym 11820 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 11823 uart_tx_u1.ready_SB_LUT4_I3_3_O
.sym 11824 data_byte[3]
.sym 11825 uart_tx_u1.tx_byte_SB_LUT4_I0_2_I3
.sym 11826 rx_valid
.sym 11829 rx_valid
.sym 11830 data_byte[4]
.sym 11831 uart_tx_u1.ready_SB_LUT4_I3_4_O
.sym 11832 uart_tx_u1.tx_byte_SB_LUT4_I0_3_I3
.sym 11835 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 11836 uart_tx_u1.shift_register[5]
.sym 11837 uart_tx_u1.tx_byte_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 11838 uart_tx_u1.shift_register[4]
.sym 11841 rx_valid
.sym 11842 tx_ready
.sym 11843 uart_tx_u1.shift_register[3]
.sym 11847 tx_ready
.sym 11848 rx_valid
.sym 11850 uart_tx_u1.shift_register[4]
.sym 11853 uart_tx_u1.shift_register[4]
.sym 11854 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 11855 uart_tx_u1.shift_register[3]
.sym 11856 uart_tx_u1.tx_byte_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 11863 uart_tx_u1.shift_register_SB_DFFE_Q_E
.sym 11864 out_mclk$SB_IO_OUT_$glb_clk
.sym 11868 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_DFF_Q_D
.sym 11869 uart_rx_u1.rx_reg_SB_LUT4_O_I3
.sym 11870 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 11871 uart_rx_u1.rx_bits_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q
.sym 11886 led2$SB_IO_OUT
.sym 11934 rx_pin$SB_IO_IN
.sym 11954 rx_pin$SB_IO_IN
.sym 11987 out_mclk$SB_IO_OUT_$glb_clk
.sym 12309 query_sine
.sym 12320 query_sine
.sym 12336 query_sine
.sym 12337 i2s_tx_u1.right_buff[21]
.sym 12338 i2s_tx_u1.left_buff[21]
.sym 12359 uart_tx_u1.state[1]
.sym 12369 out_mclk$SB_IO_OUT
.sym 12463 i2s_tx_u1.right_buff[17]
.sym 12464 i2s_tx_u1.right_buff[16]
.sym 12465 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12466 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 12467 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12468 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12469 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 12470 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 12473 uart_tx_u1.state[0]
.sym 12477 out_ws$SB_IO_OUT
.sym 12505 sine_value[21]
.sym 12506 sine_value[23]
.sym 12509 sine_value[16]
.sym 12513 sine_value[16]
.sym 12514 i2s_tx_u1.ws_counter[2]
.sym 12545 i2s_tx_u1.right_buff[18]
.sym 12546 sine_value[20]
.sym 12551 sine_value[22]
.sym 12554 sine_value[19]
.sym 12556 sine_value[18]
.sym 12560 i2s_tx_u1.right_buff[19]
.sym 12562 sine_value[17]
.sym 12563 sine_value[23]
.sym 12568 i2s_tx_u1.ws_counter[2]
.sym 12571 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 12573 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 12574 i2s_tx_u1.ws_counter[2]
.sym 12575 i2s_tx_u1.right_buff[19]
.sym 12576 i2s_tx_u1.right_buff[18]
.sym 12582 sine_value[17]
.sym 12587 sine_value[22]
.sym 12593 sine_value[23]
.sym 12600 sine_value[19]
.sym 12606 sine_value[18]
.sym 12609 sine_value[20]
.sym 12616 sine_value[20]
.sym 12619 query_sine_$glb_ce
.sym 12620 out_mclk$SB_IO_OUT_$glb_clk
.sym 12622 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12623 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12624 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 12625 i2s_tx_u1.left_buff[4]
.sym 12626 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12627 i2s_tx_u1.right_buff[4]
.sym 12628 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 12629 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12637 sine_value[22]
.sym 12638 i2s_tx_u1.left_buff[17]
.sym 12642 sine_value[19]
.sym 12653 i2s_tx_u1.left_buff[11]
.sym 12657 sine_value[4]
.sym 12664 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12667 i2s_tx_u1.ws_counter[1]
.sym 12669 i2s_tx_u1.ws_counter[0]
.sym 12671 i2s_tx_u1.left_buff[16]
.sym 12673 sine_value[23]
.sym 12675 i2s_tx_u1.ws_counter[2]
.sym 12676 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 12678 i2s_tx_u1.left_buff[20]
.sym 12679 sine_value[16]
.sym 12686 i2s_tx_u1.left_buff[19]
.sym 12690 sine_value[19]
.sym 12691 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12692 i2s_tx_u1.left_buff[23]
.sym 12693 sine_value[0]
.sym 12698 sine_value[16]
.sym 12702 i2s_tx_u1.ws_counter[2]
.sym 12703 i2s_tx_u1.left_buff[20]
.sym 12704 i2s_tx_u1.left_buff[16]
.sym 12705 i2s_tx_u1.ws_counter[0]
.sym 12709 sine_value[0]
.sym 12714 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12715 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 12716 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12717 i2s_tx_u1.ws_counter[1]
.sym 12720 i2s_tx_u1.ws_counter[0]
.sym 12721 i2s_tx_u1.left_buff[19]
.sym 12722 i2s_tx_u1.left_buff[23]
.sym 12723 i2s_tx_u1.ws_counter[2]
.sym 12726 sine_value[23]
.sym 12733 sine_value[0]
.sym 12739 sine_value[19]
.sym 12742 query_sine_$glb_ce
.sym 12743 out_mclk$SB_IO_OUT_$glb_clk
.sym 12745 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12746 i2s_tx_u1.right_buff[15]
.sym 12747 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 12748 i2s_tx_u1.right_buff[3]
.sym 12749 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 12750 i2s_tx_u1.left_buff[15]
.sym 12751 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 12752 i2s_tx_u1.right_buff[2]
.sym 12763 i2s_tx_u1.ws_counter[1]
.sym 12764 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12765 i2s_tx_u1.ws_counter[0]
.sym 12774 dds_u1.sine_lookup_u1.sine_data[3]
.sym 12778 dds_u1.sine_lookup_u1.sine_data[2]
.sym 12779 $PACKER_VCC_NET
.sym 12792 i2s_tx_u1.right_buff[9]
.sym 12793 i2s_tx_u1.ws_counter[0]
.sym 12796 i2s_tx_u1.right_buff[8]
.sym 12798 i2s_tx_u1.ws_counter[2]
.sym 12799 i2s_tx_u1.ws_counter[1]
.sym 12801 i2s_tx_u1.left_buff[18]
.sym 12805 sine_value[22]
.sym 12806 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12807 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12808 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 12809 sine_value[9]
.sym 12812 sine_value[11]
.sym 12815 sine_value[8]
.sym 12817 i2s_tx_u1.left_buff[22]
.sym 12820 sine_value[11]
.sym 12827 sine_value[11]
.sym 12831 sine_value[8]
.sym 12838 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12839 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12840 i2s_tx_u1.ws_counter[1]
.sym 12843 i2s_tx_u1.left_buff[18]
.sym 12844 i2s_tx_u1.ws_counter[2]
.sym 12845 i2s_tx_u1.left_buff[22]
.sym 12846 i2s_tx_u1.ws_counter[0]
.sym 12849 i2s_tx_u1.ws_counter[2]
.sym 12850 i2s_tx_u1.right_buff[9]
.sym 12851 i2s_tx_u1.right_buff[8]
.sym 12852 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 12856 sine_value[9]
.sym 12863 sine_value[22]
.sym 12865 query_sine_$glb_ce
.sym 12866 out_mclk$SB_IO_OUT_$glb_clk
.sym 12868 uart_tx_u1.serial_counter_SB_LUT4_O_7_I3_SB_LUT4_I2_I0
.sym 12869 sine_value[3]
.sym 12870 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_3_I2
.sym 12871 $PACKER_VCC_NET
.sym 12872 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12873 sine_value[4]
.sym 12874 sine_value[2]
.sym 12875 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_5_I2
.sym 12878 tx_ready
.sym 12896 sine_value[16]
.sym 12898 sine_value[11]
.sym 12902 sine_value[23]
.sym 12903 sine_value[21]
.sym 12915 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 12918 uart_tx_u1.serial_counter_SB_LUT4_O_7_I3
.sym 12919 uart_tx_u1.serial_counter_SB_LUT4_O_6_I3
.sym 12931 uart_tx_u1.serial_counter_SB_DFFSR_Q_D[0]
.sym 12933 uart_tx_u1.serial_counter_SB_LUT4_O_7_I3_SB_LUT4_I2_I0
.sym 12940 dds_u1.sine_value[0]
.sym 12949 uart_tx_u1.serial_counter_SB_LUT4_O_7_I3
.sym 12957 uart_tx_u1.serial_counter_SB_LUT4_O_6_I3
.sym 12961 dds_u1.sine_value[0]
.sym 12968 dds_u1.sine_value[0]
.sym 12975 uart_tx_u1.serial_counter_SB_DFFSR_Q_D[0]
.sym 12978 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 12980 uart_tx_u1.serial_counter_SB_DFFSR_Q_D[0]
.sym 12984 uart_tx_u1.serial_counter_SB_LUT4_O_6_I3
.sym 12985 uart_tx_u1.serial_counter_SB_LUT4_O_7_I3
.sym 12986 uart_tx_u1.serial_counter_SB_LUT4_O_7_I3_SB_LUT4_I2_I0
.sym 12987 uart_tx_u1.serial_counter_SB_DFFSR_Q_D[0]
.sym 12989 out_mclk$SB_IO_OUT_$glb_clk
.sym 12993 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 12995 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 12997 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 13006 $PACKER_VCC_NET
.sym 13017 $PACKER_VCC_NET
.sym 13020 dds_u1.sine_lookup_u1.sine_data[11]
.sym 13024 dds_u1.sine_lookup_u1.sine_data[10]
.sym 13034 dds_u1.sine_lookup_u1.sine_data[5]
.sym 13035 $PACKER_VCC_NET
.sym 13036 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 13040 uart_tx_u1.serial_counter_SB_LUT4_O_I3
.sym 13041 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 13043 tx_ready
.sym 13048 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 13050 uart_tx_u1.serial_counter[10]
.sym 13055 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3
.sym 13057 uart_tx_u1.serial_counter[9]
.sym 13064 $nextpnr_ICESTORM_LC_36$O
.sym 13067 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 13070 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 13072 uart_tx_u1.serial_counter[9]
.sym 13073 $PACKER_VCC_NET
.sym 13074 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 13076 $nextpnr_ICESTORM_LC_37$I3
.sym 13078 $PACKER_VCC_NET
.sym 13079 uart_tx_u1.serial_counter[10]
.sym 13080 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 13086 $nextpnr_ICESTORM_LC_37$I3
.sym 13089 uart_tx_u1.serial_counter[10]
.sym 13090 uart_tx_u1.serial_counter_SB_LUT4_O_I3
.sym 13091 uart_tx_u1.serial_counter[9]
.sym 13092 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3
.sym 13097 uart_tx_u1.serial_counter_SB_LUT4_O_I3
.sym 13101 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 13103 tx_ready
.sym 13108 dds_u1.sine_lookup_u1.sine_data[5]
.sym 13112 out_mclk$SB_IO_OUT_$glb_clk
.sym 13113 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 13114 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 13116 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 13118 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 13120 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 13126 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 13127 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 13131 tx_ready
.sym 13132 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 13137 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 13142 rx_valid
.sym 13145 $PACKER_VCC_NET
.sym 13155 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 13157 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_22_I2
.sym 13158 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_20_I2
.sym 13162 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_2_I2
.sym 13163 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 13168 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 13169 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_21_I2
.sym 13170 dds_u1.sine_lookup_u1.sine_data[5]
.sym 13171 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 13175 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 13178 dds_u1.sine_lookup_u1.sine_data[9]
.sym 13179 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 13180 dds_u1.sine_lookup_u1.sine_data[11]
.sym 13181 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 13183 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_19_I2
.sym 13184 dds_u1.sine_lookup_u1.sine_data[10]
.sym 13185 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 13186 dds_u1.sine_lookup_u1.sine_data[8]
.sym 13188 dds_u1.sine_lookup_u1.sine_data[8]
.sym 13189 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 13190 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_22_I2
.sym 13191 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 13194 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_2_I2
.sym 13195 dds_u1.sine_lookup_u1.sine_data[5]
.sym 13196 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 13197 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 13200 dds_u1.sine_lookup_u1.sine_data[8]
.sym 13206 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 13207 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 13208 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_19_I2
.sym 13209 dds_u1.sine_lookup_u1.sine_data[11]
.sym 13212 dds_u1.sine_lookup_u1.sine_data[11]
.sym 13218 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_21_I2
.sym 13219 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 13220 dds_u1.sine_lookup_u1.sine_data[9]
.sym 13221 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 13225 dds_u1.sine_lookup_u1.sine_data[9]
.sym 13230 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_20_I2
.sym 13231 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 13232 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 13233 dds_u1.sine_lookup_u1.sine_data[10]
.sym 13235 out_mclk$SB_IO_OUT_$glb_clk
.sym 13237 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 13239 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 13241 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 13243 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 13249 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 13251 sine_value[9]
.sym 13253 uart_rx_u1.serial_counter_SB_LUT4_O_7_I3
.sym 13256 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 13258 dds_u1.sine_lookup_u1.sine_data[5]
.sym 13262 dds_u1.sine_lookup_u1.sine_data[19]
.sym 13264 $PACKER_VCC_NET
.sym 13271 $PACKER_VCC_NET
.sym 13280 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 13281 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 13282 uart_tx_u1.state[1]
.sym 13285 tx_ready
.sym 13289 $PACKER_VCC_NET
.sym 13290 uart_tx_u1.state[1]
.sym 13293 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 13294 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 13299 uart_tx_u1.state[0]
.sym 13301 dds_u1.sine_lookup_u1.sine_data[10]
.sym 13302 rx_valid
.sym 13307 uart_tx_u1.state[0]
.sym 13309 uart_rx_u1.serial_counter_SB_LUT4_O_7_I3
.sym 13320 uart_rx_u1.serial_counter_SB_LUT4_O_7_I3
.sym 13329 dds_u1.sine_lookup_u1.sine_data[10]
.sym 13335 uart_tx_u1.state[0]
.sym 13336 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 13337 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 13338 uart_tx_u1.state[1]
.sym 13341 tx_ready
.sym 13342 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 13343 rx_valid
.sym 13344 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 13353 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 13354 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 13355 uart_tx_u1.state[0]
.sym 13356 uart_tx_u1.state[1]
.sym 13357 $PACKER_VCC_NET
.sym 13358 out_mclk$SB_IO_OUT_$glb_clk
.sym 13360 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 13362 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 13364 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 13366 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 13376 uart_rx_u1.serial_counter[2]
.sym 13380 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 13381 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 13382 uart_tx_u1.state[1]
.sym 13383 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 13388 sine_value[16]
.sym 13389 uart_tx_u1.state[1]
.sym 13392 dds_u1_change_note
.sym 13393 sine_value[23]
.sym 13395 sine_value[21]
.sym 13404 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 13405 uart_tx_u1.shift_counter[0]
.sym 13406 $PACKER_VCC_NET
.sym 13410 uart_tx_u1.shift_counter[1]
.sym 13411 dds_u1.sine_lookup_u1.sine_data[16]
.sym 13412 $PACKER_VCC_NET
.sym 13413 uart_tx_u1.state[1]
.sym 13414 uart_tx_u1.state[0]
.sym 13415 uart_tx_u1.shift_counter[2]
.sym 13419 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0
.sym 13421 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_14_I2
.sym 13423 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 13431 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 13433 $nextpnr_ICESTORM_LC_38$O
.sym 13436 uart_tx_u1.shift_counter[0]
.sym 13439 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 13441 uart_tx_u1.shift_counter[1]
.sym 13442 $PACKER_VCC_NET
.sym 13447 uart_tx_u1.shift_counter[2]
.sym 13448 $PACKER_VCC_NET
.sym 13449 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 13453 uart_tx_u1.shift_counter[0]
.sym 13454 uart_tx_u1.shift_counter[2]
.sym 13455 uart_tx_u1.shift_counter[1]
.sym 13459 dds_u1.sine_lookup_u1.sine_data[16]
.sym 13464 uart_tx_u1.state[1]
.sym 13465 uart_tx_u1.state[0]
.sym 13466 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 13467 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0
.sym 13470 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_14_I2
.sym 13471 dds_u1.sine_lookup_u1.sine_data[16]
.sym 13472 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 13473 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 13477 uart_tx_u1.state[0]
.sym 13478 uart_tx_u1.state[1]
.sym 13481 out_mclk$SB_IO_OUT_$glb_clk
.sym 13483 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 13485 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 13487 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 13489 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 13495 dds_u1.sine_lookup_u1.sine_data[14]
.sym 13496 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[11]
.sym 13499 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 13514 dds_u1.note_lookup[6]
.sym 13516 dds_u1.note_lookup[5]
.sym 13517 $PACKER_VCC_NET
.sym 13518 dds_u1.note_lookup[2]
.sym 13524 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_9_I2
.sym 13525 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_11_I2
.sym 13530 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 13532 dds_u1.sine_lookup_u1.sine_data[19]
.sym 13534 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_7_I2
.sym 13538 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 13544 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 13546 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 13548 dds_u1.sine_lookup_u1.sine_data[20]
.sym 13550 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 13555 dds_u1.sine_lookup_u1.sine_data[22]
.sym 13558 dds_u1.sine_lookup_u1.sine_data[20]
.sym 13563 dds_u1.sine_lookup_u1.sine_data[19]
.sym 13571 dds_u1.sine_lookup_u1.sine_data[22]
.sym 13575 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_11_I2
.sym 13576 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 13577 dds_u1.sine_lookup_u1.sine_data[19]
.sym 13578 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 13581 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 13582 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 13583 dds_u1.sine_lookup_u1.sine_data[22]
.sym 13584 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_7_I2
.sym 13599 dds_u1.sine_lookup_u1.sine_data[20]
.sym 13600 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_9_I2
.sym 13601 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 13602 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 13604 out_mclk$SB_IO_OUT_$glb_clk
.sym 13606 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 13608 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 13610 sine_value[23]
.sym 13611 sine_value[21]
.sym 13612 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_8_I2
.sym 13634 rx_valid
.sym 13636 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_O
.sym 13641 dds_u1.sine_lookup_u1.sine_data[21]
.sym 13649 dds_u1_change_note
.sym 13654 uart_tx_u1.state[0]
.sym 13659 uart_tx_u1.state[1]
.sym 13660 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 13661 tx_ready
.sym 13663 rx_valid
.sym 13665 data_byte[2]
.sym 13670 data_byte[5]
.sym 13674 data_byte[6]
.sym 13687 data_byte[6]
.sym 13695 data_byte[5]
.sym 13699 data_byte[2]
.sym 13704 rx_valid
.sym 13707 tx_ready
.sym 13716 rx_valid
.sym 13717 uart_tx_u1.state[1]
.sym 13718 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 13719 uart_tx_u1.state[0]
.sym 13726 dds_u1_change_note
.sym 13727 out_mclk$SB_IO_OUT_$glb_clk
.sym 13729 rx_valid
.sym 13731 data_byte[2]
.sym 13732 data_byte[3]
.sym 13733 data_byte[0]
.sym 13734 led1_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 13735 led3_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 13736 data_byte[1]
.sym 13745 dds_u1_change_note
.sym 13749 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 13754 data_byte[7]
.sym 13756 data_byte[5]
.sym 13760 data_byte[6]
.sym 13764 dds_u1.sine_lookup_u1.sine_data[23]
.sym 13770 uart_tx_u1.shift_register[0]
.sym 13773 tx_ready
.sym 13774 uart_tx_u1.tx_byte_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 13776 uart_tx_u1.tx_byte_SB_LUT4_I1_1_I3
.sym 13778 data_byte[7]
.sym 13780 uart_tx_u1.tx_byte_SB_LUT4_I0_O_SB_LUT4_O_I3
.sym 13781 uart_tx_u1.shift_register_SB_DFFE_Q_E
.sym 13782 uart_tx_u1.shift_register[2]
.sym 13783 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 13784 uart_tx_u1.tx_byte_SB_LUT4_I2_O
.sym 13785 uart_tx_u1.ready_SB_LUT4_I3_1_O
.sym 13786 uart_tx_u1.state[1]
.sym 13787 uart_tx_u1.tx_byte_SB_LUT4_I0_I3
.sym 13790 data_byte[0]
.sym 13791 uart_tx_u1.shift_register[1]
.sym 13794 rx_valid
.sym 13796 uart_tx_u1.state[0]
.sym 13797 uart_tx_u1.shift_register[7]
.sym 13799 uart_tx_u1.shift_register[1]
.sym 13801 data_byte[1]
.sym 13803 uart_tx_u1.shift_register[0]
.sym 13804 uart_tx_u1.tx_byte_SB_LUT4_I0_O_SB_LUT4_O_I3
.sym 13805 uart_tx_u1.tx_byte_SB_LUT4_I1_1_I3
.sym 13806 uart_tx_u1.tx_byte_SB_LUT4_I2_O
.sym 13809 uart_tx_u1.shift_register[1]
.sym 13810 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 13811 uart_tx_u1.shift_register[2]
.sym 13812 uart_tx_u1.tx_byte_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 13815 uart_tx_u1.tx_byte_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 13816 uart_tx_u1.shift_register[1]
.sym 13817 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 13821 data_byte[7]
.sym 13822 uart_tx_u1.shift_register[7]
.sym 13823 tx_ready
.sym 13824 uart_tx_u1.tx_byte_SB_LUT4_I1_1_I3
.sym 13827 uart_tx_u1.state[1]
.sym 13828 uart_tx_u1.state[0]
.sym 13833 rx_valid
.sym 13834 uart_tx_u1.ready_SB_LUT4_I3_1_O
.sym 13835 uart_tx_u1.tx_byte_SB_LUT4_I0_I3
.sym 13836 data_byte[1]
.sym 13840 tx_ready
.sym 13841 data_byte[0]
.sym 13842 rx_valid
.sym 13845 tx_ready
.sym 13846 uart_tx_u1.shift_register[1]
.sym 13847 rx_valid
.sym 13849 uart_tx_u1.shift_register_SB_DFFE_Q_E
.sym 13850 out_mclk$SB_IO_OUT_$glb_clk
.sym 13852 led4$SB_IO_OUT
.sym 13853 led1$SB_IO_OUT
.sym 13854 led1_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 13855 led2_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 13856 led2_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 13857 led1_SB_DFFE_Q_D
.sym 13858 led3$SB_IO_OUT
.sym 13859 led2$SB_IO_OUT
.sym 13865 uart_rx_u1.state_SB_DFFE_Q_E
.sym 13867 data_byte[3]
.sym 13884 data_byte[4]
.sym 13893 rx_valid
.sym 13896 uart_tx_u1.shift_register[6]
.sym 13901 uart_tx_u1.tx_byte_SB_LUT4_I0_1_I3
.sym 13902 uart_tx_u1.shift_register[5]
.sym 13903 data_byte[2]
.sym 13904 uart_tx_u1.shift_register[7]
.sym 13905 uart_tx_u1.tx_byte_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 13906 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 13907 uart_tx_u1.ready_SB_LUT4_I3_5_O
.sym 13908 uart_tx_u1.ready_SB_LUT4_I3_2_O
.sym 13910 data_byte[5]
.sym 13912 data_byte[6]
.sym 13915 tx_ready
.sym 13917 uart_tx_u1.tx_byte_SB_LUT4_I0_O_SB_LUT4_O_1_I3
.sym 13919 uart_tx_u1.tx_byte_SB_LUT4_I1_O
.sym 13920 uart_tx_u1.shift_register_SB_DFFE_Q_E
.sym 13921 uart_tx_u1.shift_register[2]
.sym 13922 uart_tx_u1.tx_byte_SB_LUT4_I0_4_I3
.sym 13926 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 13927 uart_tx_u1.tx_byte_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 13928 uart_tx_u1.shift_register[5]
.sym 13929 uart_tx_u1.shift_register[6]
.sym 13932 uart_tx_u1.tx_byte_SB_LUT4_I0_O_SB_LUT4_O_1_I3
.sym 13933 rx_valid
.sym 13934 uart_tx_u1.tx_byte_SB_LUT4_I1_O
.sym 13935 uart_tx_u1.shift_register[5]
.sym 13938 rx_valid
.sym 13940 tx_ready
.sym 13941 data_byte[5]
.sym 13944 uart_tx_u1.ready_SB_LUT4_I3_5_O
.sym 13945 rx_valid
.sym 13946 data_byte[6]
.sym 13947 uart_tx_u1.tx_byte_SB_LUT4_I0_4_I3
.sym 13950 uart_tx_u1.ready_SB_LUT4_I3_2_O
.sym 13951 data_byte[2]
.sym 13952 rx_valid
.sym 13953 uart_tx_u1.tx_byte_SB_LUT4_I0_1_I3
.sym 13956 uart_tx_u1.shift_register[6]
.sym 13957 uart_tx_u1.shift_register[7]
.sym 13958 uart_tx_u1.tx_byte_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 13959 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 13962 rx_valid
.sym 13963 uart_tx_u1.shift_register[6]
.sym 13964 tx_ready
.sym 13968 uart_tx_u1.shift_register[2]
.sym 13969 rx_valid
.sym 13971 tx_ready
.sym 13972 uart_tx_u1.shift_register_SB_DFFE_Q_E
.sym 13973 out_mclk$SB_IO_OUT_$glb_clk
.sym 13975 data_byte[7]
.sym 13976 data_byte[5]
.sym 13977 data_byte[4]
.sym 13978 data_byte[6]
.sym 13980 led1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 13996 led1$SB_IO_OUT
.sym 13999 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 14026 uart_rx_u1.rx_bits_SB_LUT4_I3_O_SB_DFF_D_Q
.sym 14034 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_DFF_Q_D
.sym 14035 uart_rx_u1.rx_reg_SB_LUT4_O_I3
.sym 14037 uart_rx_u1.rx_bits_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q
.sym 14062 uart_rx_u1.rx_bits_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q
.sym 14070 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_DFF_Q_D
.sym 14073 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_DFF_Q_D
.sym 14074 uart_rx_u1.rx_reg_SB_LUT4_O_I3
.sym 14076 uart_rx_u1.rx_bits_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q
.sym 14081 uart_rx_u1.rx_bits_SB_LUT4_I3_O_SB_DFF_D_Q
.sym 14096 out_mclk$SB_IO_OUT_$glb_clk
.sym 14121 data_byte[4]
.sym 14418 out_mclk$SB_IO_OUT
.sym 14442 out_mclk$SB_IO_OUT
.sym 14445 out_ws$SB_IO_OUT
.sym 14503 sine_value[21]
.sym 14506 i2s_tx_u1.ws_SB_DFFE_Q_E
.sym 14511 out_ws$SB_IO_OUT
.sym 14526 out_ws$SB_IO_OUT
.sym 14528 i2s_tx_u1.ws_SB_DFFE_Q_E
.sym 14534 sine_value[21]
.sym 14539 sine_value[21]
.sym 14565 query_sine_$glb_ce
.sym 14566 out_mclk$SB_IO_OUT_$glb_clk
.sym 14572 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I2
.sym 14573 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_1_I1
.sym 14575 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 14576 i2s_tx_u1.ws_SB_DFFE_Q_E
.sym 14577 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 14578 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 14579 out_sd$SB_IO_OUT
.sym 14606 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 14607 sine_value[17]
.sym 14624 out_ws$SB_IO_OUT
.sym 14649 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14650 out_ws$SB_IO_OUT
.sym 14651 i2s_tx_u1.right_buff[22]
.sym 14652 i2s_tx_u1.right_buff[23]
.sym 14655 i2s_tx_u1.right_buff[20]
.sym 14656 i2s_tx_u1.left_buff[17]
.sym 14657 sine_value[16]
.sym 14659 i2s_tx_u1.right_buff[21]
.sym 14660 i2s_tx_u1.left_buff[21]
.sym 14663 sine_value[17]
.sym 14665 i2s_tx_u1.right_buff[17]
.sym 14666 i2s_tx_u1.right_buff[16]
.sym 14667 i2s_tx_u1.ws_counter[2]
.sym 14669 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 14670 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 14671 i2s_tx_u1.ws_counter[1]
.sym 14672 i2s_tx_u1.ws_counter[0]
.sym 14675 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14676 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14679 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 14683 sine_value[17]
.sym 14688 sine_value[16]
.sym 14694 i2s_tx_u1.ws_counter[1]
.sym 14695 out_ws$SB_IO_OUT
.sym 14696 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14697 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 14700 out_ws$SB_IO_OUT
.sym 14701 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14702 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14703 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 14706 i2s_tx_u1.left_buff[21]
.sym 14707 i2s_tx_u1.ws_counter[0]
.sym 14708 i2s_tx_u1.ws_counter[2]
.sym 14709 i2s_tx_u1.left_buff[17]
.sym 14712 i2s_tx_u1.right_buff[16]
.sym 14713 i2s_tx_u1.right_buff[17]
.sym 14714 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 14715 i2s_tx_u1.ws_counter[2]
.sym 14718 i2s_tx_u1.right_buff[20]
.sym 14719 i2s_tx_u1.right_buff[21]
.sym 14720 i2s_tx_u1.ws_counter[2]
.sym 14721 i2s_tx_u1.ws_counter[0]
.sym 14724 i2s_tx_u1.right_buff[23]
.sym 14725 i2s_tx_u1.ws_counter[2]
.sym 14726 i2s_tx_u1.ws_counter[0]
.sym 14727 i2s_tx_u1.right_buff[22]
.sym 14728 query_sine_$glb_ce
.sym 14729 out_mclk$SB_IO_OUT_$glb_clk
.sym 14733 i2s_tx_u1.ws_counter[2]
.sym 14734 i2s_tx_u1.ws_counter[3]
.sym 14735 i2s_tx_u1.ws_counter[4]
.sym 14736 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 14737 i2s_tx_u1.ws_counter[1]
.sym 14738 i2s_tx_u1.ws_counter[0]
.sym 14748 out_sd$SB_IO_OUT
.sym 14757 dds_u1.sine_lookup_u1.sine_data[4]
.sym 14758 sine_value[15]
.sym 14761 $PACKER_VCC_NET
.sym 14762 i2s_tx_u1.ws_counter[0]
.sym 14772 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 14775 i2s_tx_u1.ws_counter[3]
.sym 14777 i2s_tx_u1.right_buff[4]
.sym 14778 i2s_tx_u1.right_buff[0]
.sym 14779 i2s_tx_u1.right_buff[2]
.sym 14780 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 14781 i2s_tx_u1.ws_counter[2]
.sym 14782 i2s_tx_u1.left_buff[0]
.sym 14783 i2s_tx_u1.left_buff[4]
.sym 14784 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14786 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14788 i2s_tx_u1.right_buff[6]
.sym 14790 out_ws$SB_IO_OUT
.sym 14791 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 14794 i2s_tx_u1.ws_counter[1]
.sym 14795 i2s_tx_u1.ws_counter[0]
.sym 14797 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14798 sine_value[4]
.sym 14799 i2s_tx_u1.ws_counter[3]
.sym 14800 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 14805 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14806 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 14807 i2s_tx_u1.ws_counter[1]
.sym 14808 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 14811 i2s_tx_u1.ws_counter[0]
.sym 14812 i2s_tx_u1.right_buff[0]
.sym 14813 i2s_tx_u1.right_buff[4]
.sym 14814 i2s_tx_u1.ws_counter[2]
.sym 14817 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 14818 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 14819 out_ws$SB_IO_OUT
.sym 14820 i2s_tx_u1.ws_counter[3]
.sym 14825 sine_value[4]
.sym 14829 i2s_tx_u1.ws_counter[1]
.sym 14830 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14831 i2s_tx_u1.ws_counter[3]
.sym 14832 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14835 sine_value[4]
.sym 14841 i2s_tx_u1.right_buff[6]
.sym 14842 i2s_tx_u1.right_buff[2]
.sym 14843 i2s_tx_u1.ws_counter[2]
.sym 14844 i2s_tx_u1.ws_counter[0]
.sym 14847 i2s_tx_u1.ws_counter[0]
.sym 14848 i2s_tx_u1.left_buff[4]
.sym 14849 i2s_tx_u1.left_buff[0]
.sym 14850 i2s_tx_u1.ws_counter[2]
.sym 14851 query_sine_$glb_ce
.sym 14852 out_mclk$SB_IO_OUT_$glb_clk
.sym 14854 i2s_tx_u1.right_buff[6]
.sym 14855 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14856 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14857 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 14858 i2s_tx_u1.left_buff[2]
.sym 14859 i2s_tx_u1.left_buff[6]
.sym 14860 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 14861 i2s_tx_u1.left_buff[3]
.sym 14869 i2s_tx_u1.ws_counter[3]
.sym 14877 i2s_tx_u1.ws_counter[2]
.sym 14879 sine_value[18]
.sym 14885 sine_value[17]
.sym 14886 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 14889 $PACKER_VCC_NET
.sym 14895 i2s_tx_u1.right_buff[11]
.sym 14896 i2s_tx_u1.right_buff[15]
.sym 14898 i2s_tx_u1.right_buff[3]
.sym 14901 sine_value[2]
.sym 14902 i2s_tx_u1.ws_counter[0]
.sym 14904 sine_value[3]
.sym 14905 i2s_tx_u1.ws_counter[2]
.sym 14906 i2s_tx_u1.left_buff[11]
.sym 14910 i2s_tx_u1.ws_counter[0]
.sym 14914 i2s_tx_u1.right_buff[12]
.sym 14917 i2s_tx_u1.right_buff[7]
.sym 14918 sine_value[15]
.sym 14920 i2s_tx_u1.right_buff[13]
.sym 14924 i2s_tx_u1.left_buff[15]
.sym 14928 i2s_tx_u1.right_buff[11]
.sym 14929 i2s_tx_u1.right_buff[15]
.sym 14930 i2s_tx_u1.ws_counter[0]
.sym 14931 i2s_tx_u1.ws_counter[2]
.sym 14936 sine_value[15]
.sym 14940 i2s_tx_u1.left_buff[11]
.sym 14941 i2s_tx_u1.ws_counter[2]
.sym 14942 i2s_tx_u1.left_buff[15]
.sym 14943 i2s_tx_u1.ws_counter[0]
.sym 14947 sine_value[3]
.sym 14952 i2s_tx_u1.ws_counter[0]
.sym 14953 i2s_tx_u1.right_buff[3]
.sym 14954 i2s_tx_u1.right_buff[7]
.sym 14955 i2s_tx_u1.ws_counter[2]
.sym 14960 sine_value[15]
.sym 14964 i2s_tx_u1.ws_counter[0]
.sym 14965 i2s_tx_u1.right_buff[12]
.sym 14966 i2s_tx_u1.right_buff[13]
.sym 14967 i2s_tx_u1.ws_counter[2]
.sym 14971 sine_value[2]
.sym 14974 query_sine_$glb_ce
.sym 14975 out_mclk$SB_IO_OUT_$glb_clk
.sym 14977 i2s_tx_u1.left_buff[12]
.sym 14978 i2s_tx_u1.right_buff[13]
.sym 14979 i2s_tx_u1.right_buff[10]
.sym 14980 i2s_tx_u1.right_buff[12]
.sym 14981 i2s_tx_u1.left_buff[13]
.sym 14982 i2s_tx_u1.left_buff[7]
.sym 14983 i2s_tx_u1.right_buff[7]
.sym 14984 i2s_tx_u1.right_buff[14]
.sym 14995 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 15008 sine_value[12]
.sym 15018 uart_tx_u1.serial_counter_SB_LUT4_O_7_I3_SB_LUT4_I2_I0
.sym 15020 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 15022 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 15023 dds_u1.sine_lookup_u1.sine_data[2]
.sym 15024 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 15026 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15027 dds_u1.sine_lookup_u1.sine_data[3]
.sym 15028 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_3_I2
.sym 15029 dds_u1.sine_lookup_u1.sine_data[4]
.sym 15030 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_4_I2
.sym 15032 i2s_tx_u1.ws_counter[0]
.sym 15033 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_5_I2
.sym 15036 i2s_tx_u1.right_buff[10]
.sym 15037 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 15045 $PACKER_VCC_NET
.sym 15046 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 15048 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 15049 i2s_tx_u1.right_buff[14]
.sym 15051 $PACKER_VCC_NET
.sym 15052 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 15053 uart_tx_u1.serial_counter_SB_LUT4_O_7_I3_SB_LUT4_I2_I0
.sym 15054 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 15057 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 15058 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 15059 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_4_I2
.sym 15060 dds_u1.sine_lookup_u1.sine_data[3]
.sym 15063 dds_u1.sine_lookup_u1.sine_data[4]
.sym 15075 i2s_tx_u1.right_buff[14]
.sym 15076 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15077 i2s_tx_u1.right_buff[10]
.sym 15078 i2s_tx_u1.ws_counter[0]
.sym 15081 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 15082 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 15083 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_3_I2
.sym 15084 dds_u1.sine_lookup_u1.sine_data[4]
.sym 15087 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_5_I2
.sym 15088 dds_u1.sine_lookup_u1.sine_data[2]
.sym 15089 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 15090 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 15095 dds_u1.sine_lookup_u1.sine_data[2]
.sym 15098 out_mclk$SB_IO_OUT_$glb_clk
.sym 15101 $PACKER_VCC_NET
.sym 15102 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_1_I2
.sym 15103 sine_value[6]
.sym 15105 sine_value[7]
.sym 15107 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2
.sym 15115 $PACKER_GND_NET
.sym 15118 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_4_I2
.sym 15120 $PACKER_VCC_NET
.sym 15127 $PACKER_VCC_NET
.sym 15130 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3
.sym 15133 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 15143 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_3_I2
.sym 15144 $PACKER_VCC_NET
.sym 15148 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_5_I2
.sym 15169 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_10_I3
.sym 15171 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_4_I2
.sym 15172 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_10_I2
.sym 15173 $nextpnr_ICESTORM_LC_0$O
.sym 15175 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_10_I3
.sym 15179 $nextpnr_ICESTORM_LC_1$I3
.sym 15181 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_10_I2
.sym 15185 $nextpnr_ICESTORM_LC_1$COUT
.sym 15187 $PACKER_VCC_NET
.sym 15189 $nextpnr_ICESTORM_LC_1$I3
.sym 15191 $nextpnr_ICESTORM_LC_2$I3
.sym 15194 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_5_I2
.sym 15197 $nextpnr_ICESTORM_LC_2$COUT
.sym 15199 $PACKER_VCC_NET
.sym 15201 $nextpnr_ICESTORM_LC_2$I3
.sym 15203 $nextpnr_ICESTORM_LC_3$I3
.sym 15206 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_4_I2
.sym 15209 $nextpnr_ICESTORM_LC_3$COUT
.sym 15211 $PACKER_VCC_NET
.sym 15213 $nextpnr_ICESTORM_LC_3$I3
.sym 15215 $nextpnr_ICESTORM_LC_4$I3
.sym 15217 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_3_I2
.sym 15223 uart_rx_u1.serial_counter[1]
.sym 15224 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3
.sym 15225 uart_rx_u1.serial_counter_SB_LUT4_O_5_I3
.sym 15226 sine_value[12]
.sym 15227 uart_rx_u1.serial_counter_SB_LUT4_O_6_I3
.sym 15228 uart_rx_u1.serial_counter_SB_LUT4_O_7_I3
.sym 15229 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_18_I2
.sym 15230 uart_rx_u1.serial_counter[4]
.sym 15242 $PACKER_VCC_NET
.sym 15244 dds_u1.sine_lookup_u1.sine_data[7]
.sym 15249 $PACKER_VCC_NET
.sym 15250 sine_value[13]
.sym 15254 sine_value[15]
.sym 15258 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 15259 $nextpnr_ICESTORM_LC_4$I3
.sym 15266 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_22_I2
.sym 15274 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_1_I2
.sym 15279 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2
.sym 15287 $PACKER_VCC_NET
.sym 15295 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_2_I2
.sym 15296 $nextpnr_ICESTORM_LC_4$COUT
.sym 15298 $PACKER_VCC_NET
.sym 15300 $nextpnr_ICESTORM_LC_4$I3
.sym 15302 $nextpnr_ICESTORM_LC_5$I3
.sym 15304 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_2_I2
.sym 15308 $nextpnr_ICESTORM_LC_5$COUT
.sym 15310 $PACKER_VCC_NET
.sym 15312 $nextpnr_ICESTORM_LC_5$I3
.sym 15314 $nextpnr_ICESTORM_LC_6$I3
.sym 15317 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_1_I2
.sym 15320 $nextpnr_ICESTORM_LC_6$COUT
.sym 15322 $PACKER_VCC_NET
.sym 15324 $nextpnr_ICESTORM_LC_6$I3
.sym 15326 $nextpnr_ICESTORM_LC_7$I3
.sym 15328 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2
.sym 15332 $nextpnr_ICESTORM_LC_7$COUT
.sym 15334 $PACKER_VCC_NET
.sym 15336 $nextpnr_ICESTORM_LC_7$I3
.sym 15338 $nextpnr_ICESTORM_LC_8$I3
.sym 15340 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_22_I2
.sym 15346 uart_rx_u1.serial_counter[6]
.sym 15347 uart_rx_u1.serial_counter_SB_LUT4_O_2_I3
.sym 15348 uart_rx_u1.serial_counter_SB_LUT4_O_5_I3_SB_LUT4_I0_O
.sym 15349 uart_rx_u1.serial_counter_SB_LUT4_O_4_I3
.sym 15350 uart_rx_u1.serial_counter[7]
.sym 15351 uart_rx_u1.serial_counter_SB_LUT4_O_3_I3
.sym 15352 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_O
.sym 15353 uart_rx_u1.serial_counter[5]
.sym 15363 $PACKER_GND_NET
.sym 15370 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 15375 sine_value[18]
.sym 15376 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 15378 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 15381 sine_value[17]
.sym 15382 $nextpnr_ICESTORM_LC_8$I3
.sym 15390 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_20_I2
.sym 15398 $PACKER_VCC_NET
.sym 15401 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_18_I2
.sym 15409 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_21_I2
.sym 15415 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_19_I2
.sym 15419 $nextpnr_ICESTORM_LC_8$COUT
.sym 15422 $PACKER_VCC_NET
.sym 15423 $nextpnr_ICESTORM_LC_8$I3
.sym 15425 $nextpnr_ICESTORM_LC_9$I3
.sym 15427 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_21_I2
.sym 15431 $nextpnr_ICESTORM_LC_9$COUT
.sym 15434 $PACKER_VCC_NET
.sym 15435 $nextpnr_ICESTORM_LC_9$I3
.sym 15437 $nextpnr_ICESTORM_LC_10$I3
.sym 15440 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_20_I2
.sym 15443 $nextpnr_ICESTORM_LC_10$COUT
.sym 15446 $PACKER_VCC_NET
.sym 15447 $nextpnr_ICESTORM_LC_10$I3
.sym 15449 $nextpnr_ICESTORM_LC_11$I3
.sym 15452 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_19_I2
.sym 15455 $nextpnr_ICESTORM_LC_11$COUT
.sym 15458 $PACKER_VCC_NET
.sym 15459 $nextpnr_ICESTORM_LC_11$I3
.sym 15461 $nextpnr_ICESTORM_LC_12$I3
.sym 15464 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_18_I2
.sym 15469 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_16_I2
.sym 15470 sine_value[13]
.sym 15471 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3
.sym 15472 sine_value[15]
.sym 15473 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_15_I2
.sym 15474 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 15475 sine_value[14]
.sym 15476 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_17_I2
.sym 15481 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 15485 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 15492 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 15505 $nextpnr_ICESTORM_LC_12$I3
.sym 15516 $PACKER_VCC_NET
.sym 15517 $PACKER_VCC_NET
.sym 15522 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_14_I2
.sym 15524 $PACKER_VCC_NET
.sym 15526 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_16_I2
.sym 15530 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_15_I2
.sym 15533 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_17_I2
.sym 15542 $nextpnr_ICESTORM_LC_12$COUT
.sym 15545 $PACKER_VCC_NET
.sym 15546 $nextpnr_ICESTORM_LC_12$I3
.sym 15548 $nextpnr_ICESTORM_LC_13$I3
.sym 15551 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_17_I2
.sym 15554 $nextpnr_ICESTORM_LC_13$COUT
.sym 15556 $PACKER_VCC_NET
.sym 15558 $nextpnr_ICESTORM_LC_13$I3
.sym 15560 $nextpnr_ICESTORM_LC_14$I3
.sym 15562 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_16_I2
.sym 15566 $nextpnr_ICESTORM_LC_14$COUT
.sym 15568 $PACKER_VCC_NET
.sym 15570 $nextpnr_ICESTORM_LC_14$I3
.sym 15572 $nextpnr_ICESTORM_LC_15$I3
.sym 15574 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_15_I2
.sym 15578 $nextpnr_ICESTORM_LC_15$COUT
.sym 15581 $PACKER_VCC_NET
.sym 15582 $nextpnr_ICESTORM_LC_15$I3
.sym 15584 $nextpnr_ICESTORM_LC_16$I3
.sym 15587 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_14_I2
.sym 15594 sine_value[18]
.sym 15597 sine_value[17]
.sym 15598 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_12_I2
.sym 15599 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_13_I2
.sym 15607 $PACKER_GND_NET
.sym 15610 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 15614 dds_u1.sine_lookup_u1.sine_data[13]
.sym 15617 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 15619 dds_u1.sine_lookup_u1.sine_data[15]
.sym 15620 $PACKER_VCC_NET
.sym 15628 $nextpnr_ICESTORM_LC_16$I3
.sym 15633 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_9_I2
.sym 15636 $PACKER_VCC_NET
.sym 15642 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_11_I2
.sym 15655 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_12_I2
.sym 15656 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_13_I2
.sym 15665 $nextpnr_ICESTORM_LC_16$COUT
.sym 15667 $PACKER_VCC_NET
.sym 15669 $nextpnr_ICESTORM_LC_16$I3
.sym 15671 $nextpnr_ICESTORM_LC_17$I3
.sym 15674 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_13_I2
.sym 15677 $nextpnr_ICESTORM_LC_17$COUT
.sym 15679 $PACKER_VCC_NET
.sym 15681 $nextpnr_ICESTORM_LC_17$I3
.sym 15683 $nextpnr_ICESTORM_LC_18$I3
.sym 15685 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_12_I2
.sym 15689 $nextpnr_ICESTORM_LC_18$COUT
.sym 15691 $PACKER_VCC_NET
.sym 15693 $nextpnr_ICESTORM_LC_18$I3
.sym 15695 $nextpnr_ICESTORM_LC_19$I3
.sym 15697 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_11_I2
.sym 15701 $nextpnr_ICESTORM_LC_19$COUT
.sym 15703 $PACKER_VCC_NET
.sym 15705 $nextpnr_ICESTORM_LC_19$I3
.sym 15707 $nextpnr_ICESTORM_LC_20$I3
.sym 15709 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_9_I2
.sym 15717 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0
.sym 15718 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0
.sym 15719 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2
.sym 15720 uart_rx_u1.shift_counter[1]
.sym 15721 uart_rx_u1.shift_counter[2]
.sym 15722 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2
.sym 15736 dds_u1.sine_lookup_u1.sine_data[19]
.sym 15742 dds_u1.sine_lookup_u1.sine_data[17]
.sym 15744 rx_valid
.sym 15750 data_byte[3]
.sym 15751 $nextpnr_ICESTORM_LC_20$I3
.sym 15762 $PACKER_VCC_NET
.sym 15767 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 15774 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_7_I2
.sym 15778 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_8_I2
.sym 15779 dds_u1.sine_lookup_u1.sine_data[23]
.sym 15780 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 15782 dds_u1.sine_lookup_u1.sine_data[21]
.sym 15788 $nextpnr_ICESTORM_LC_20$COUT
.sym 15791 $PACKER_VCC_NET
.sym 15792 $nextpnr_ICESTORM_LC_20$I3
.sym 15794 $nextpnr_ICESTORM_LC_21$I3
.sym 15796 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_8_I2
.sym 15800 $nextpnr_ICESTORM_LC_21$COUT
.sym 15803 $PACKER_VCC_NET
.sym 15804 $nextpnr_ICESTORM_LC_21$I3
.sym 15806 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 15808 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_7_I2
.sym 15814 dds_u1.sine_lookup_u1.sine_data[23]
.sym 15815 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 15816 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 15819 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 15820 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 15821 dds_u1.sine_lookup_u1.sine_data[21]
.sym 15822 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_8_I2
.sym 15828 dds_u1.sine_lookup_u1.sine_data[21]
.sym 15836 out_mclk$SB_IO_OUT_$glb_clk
.sym 15838 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 15839 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 15840 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 15841 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 15842 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2
.sym 15843 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 15844 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 15845 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_1_I2
.sym 15855 $PACKER_GND_NET
.sym 15881 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_O
.sym 15891 uart_rx_u1.state_SB_DFFE_Q_E
.sym 15897 data_byte[2]
.sym 15898 data_byte[3]
.sym 15899 data_byte[4]
.sym 15902 data_byte[1]
.sym 15906 uart_rx_u1.state[0]
.sym 15907 uart_rx_u1.state[1]
.sym 15912 uart_rx_u1.state[0]
.sym 15913 uart_rx_u1.state[1]
.sym 15915 uart_rx_u1.state_SB_DFFE_Q_E
.sym 15927 data_byte[3]
.sym 15931 data_byte[4]
.sym 15937 data_byte[1]
.sym 15942 data_byte[1]
.sym 15944 data_byte[3]
.sym 15949 data_byte[3]
.sym 15950 data_byte[2]
.sym 15951 data_byte[1]
.sym 15955 data_byte[2]
.sym 15958 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_O
.sym 15959 out_mclk$SB_IO_OUT_$glb_clk
.sym 15961 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_O
.sym 15962 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I0
.sym 15963 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 15964 uart_rx_u1.state[0]
.sym 15965 uart_rx_u1.state[1]
.sym 15967 uart_rx_u1.receive_SB_LUT4_I0_O
.sym 15981 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 15989 led3$SB_IO_OUT
.sym 15993 led4$SB_IO_OUT
.sym 16004 data_byte[2]
.sym 16005 data_byte[3]
.sym 16006 data_byte[0]
.sym 16007 led1_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 16009 data_byte[1]
.sym 16012 led1_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 16013 rx_valid
.sym 16014 led2_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 16015 led1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 16016 led3_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 16023 led1_SB_DFFE_Q_D
.sym 16029 led2_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 16035 data_byte[2]
.sym 16036 led2_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 16037 led2_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 16038 data_byte[3]
.sym 16043 led1_SB_DFFE_Q_D
.sym 16047 data_byte[2]
.sym 16048 data_byte[3]
.sym 16050 data_byte[1]
.sym 16054 led1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 16056 data_byte[0]
.sym 16059 data_byte[0]
.sym 16060 led3_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 16061 led1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 16062 led1_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 16065 led1_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 16066 data_byte[0]
.sym 16067 led1_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 16068 led1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 16071 led1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 16072 led1_SB_DFFE_Q_D
.sym 16073 data_byte[0]
.sym 16074 led3_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 16077 led2_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 16078 led2_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 16079 led1_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 16081 rx_valid
.sym 16082 out_mclk$SB_IO_OUT_$glb_clk
.sym 16086 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_O
.sym 16099 rx_valid
.sym 16103 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_O
.sym 16127 data_byte[4]
.sym 16128 uart_rx_u1.rx_reg_SB_LUT4_O_I3
.sym 16133 data_byte[7]
.sym 16134 data_byte[5]
.sym 16143 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_O
.sym 16144 data_byte[6]
.sym 16159 uart_rx_u1.rx_reg_SB_LUT4_O_I3
.sym 16164 data_byte[6]
.sym 16170 data_byte[5]
.sym 16176 data_byte[7]
.sym 16188 data_byte[6]
.sym 16189 data_byte[5]
.sym 16190 data_byte[7]
.sym 16191 data_byte[4]
.sym 16204 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_O
.sym 16205 out_mclk$SB_IO_OUT_$glb_clk
.sym 16564 i2s_tx_u1.ws_SB_DFFE_Q_E
.sym 16620 out_ws$SB_IO_OUT
.sym 16622 i2s_tx_u1.ws_SB_DFFE_Q_E
.sym 16637 out_ws$SB_IO_OUT
.sym 16674 i2s_tx_u1.ws_SB_DFFE_Q_E
.sym 16675 out_mclk$SB_IO_OUT_$glb_clk
.sym 16686 i2s_tx_u1.sd_SB_DFFESR_Q_R
.sym 16687 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_I1
.sym 16688 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_I1
.sym 16734 out_ws$SB_IO_OUT
.sym 16736 i2s_tx_u1.ws_counter[1]
.sym 16738 i2s_tx_u1.ws_counter[0]
.sym 16745 i2s_tx_u1.ws_counter[2]
.sym 16758 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I2
.sym 16761 i2s_tx_u1.ws_counter[3]
.sym 16762 i2s_tx_u1.ws_counter[4]
.sym 16763 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 16764 i2s_tx_u1.ws_counter[1]
.sym 16765 i2s_tx_u1.ws_counter[0]
.sym 16768 i2s_tx_u1.ws_counter[2]
.sym 16769 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 16773 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 16776 $PACKER_VCC_NET
.sym 16777 i2s_tx_u1.strobe
.sym 16779 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 16784 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 16785 i2s_tx_u1.strobe
.sym 16787 i2s_tx_u1.sd_SB_DFFESR_Q_R
.sym 16791 i2s_tx_u1.ws_counter[1]
.sym 16792 i2s_tx_u1.ws_counter[2]
.sym 16793 i2s_tx_u1.ws_counter[4]
.sym 16794 i2s_tx_u1.ws_counter[0]
.sym 16797 i2s_tx_u1.ws_counter[2]
.sym 16810 i2s_tx_u1.ws_counter[4]
.sym 16811 i2s_tx_u1.ws_counter[3]
.sym 16812 $PACKER_VCC_NET
.sym 16816 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 16818 i2s_tx_u1.strobe
.sym 16821 i2s_tx_u1.ws_counter[3]
.sym 16822 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I2
.sym 16829 i2s_tx_u1.ws_counter[4]
.sym 16833 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 16834 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 16835 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 16836 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 16837 i2s_tx_u1.strobe
.sym 16838 out_mclk$SB_IO_OUT_$glb_clk
.sym 16839 i2s_tx_u1.sd_SB_DFFESR_Q_R
.sym 16840 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D
.sym 16843 i2s_tx_u1.strobe
.sym 16845 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 16847 out_sck$SB_IO_OUT
.sym 16850 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 16854 $PACKER_VCC_NET
.sym 16884 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16887 i2s_tx_u1.ws_counter[1]
.sym 16888 i2s_tx_u1.ws_counter[0]
.sym 16894 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 16895 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16896 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16900 i2s_tx_u1.ws_counter[3]
.sym 16901 i2s_tx_u1.ws_counter[4]
.sym 16904 $PACKER_VCC_NET
.sym 16905 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D
.sym 16907 i2s_tx_u1.ws_counter[2]
.sym 16908 i2s_tx_u1.strobe
.sym 16912 $PACKER_VCC_NET
.sym 16913 $nextpnr_ICESTORM_LC_23$O
.sym 16915 i2s_tx_u1.ws_counter[0]
.sym 16919 i2s_tx_u1.ws_counter_SB_DFFESS_Q_D_SB_LUT4_O_3_I3[2]
.sym 16921 i2s_tx_u1.ws_counter[1]
.sym 16922 $PACKER_VCC_NET
.sym 16925 i2s_tx_u1.ws_counter_SB_DFFESS_Q_D_SB_LUT4_O_3_I3[3]
.sym 16927 i2s_tx_u1.ws_counter[2]
.sym 16928 $PACKER_VCC_NET
.sym 16929 i2s_tx_u1.ws_counter_SB_DFFESS_Q_D_SB_LUT4_O_3_I3[2]
.sym 16931 i2s_tx_u1.ws_counter_SB_DFFESS_Q_D_SB_LUT4_O_3_I3[4]
.sym 16933 $PACKER_VCC_NET
.sym 16934 i2s_tx_u1.ws_counter[3]
.sym 16935 i2s_tx_u1.ws_counter_SB_DFFESS_Q_D_SB_LUT4_O_3_I3[3]
.sym 16939 $PACKER_VCC_NET
.sym 16940 i2s_tx_u1.ws_counter[4]
.sym 16941 i2s_tx_u1.ws_counter_SB_DFFESS_Q_D_SB_LUT4_O_3_I3[4]
.sym 16944 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16945 i2s_tx_u1.ws_counter[1]
.sym 16946 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16947 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16951 $PACKER_VCC_NET
.sym 16952 i2s_tx_u1.ws_counter[1]
.sym 16953 i2s_tx_u1.ws_counter[0]
.sym 16958 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D
.sym 16960 i2s_tx_u1.strobe
.sym 16961 out_mclk$SB_IO_OUT_$glb_clk
.sym 16962 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 16965 i2s_tx_u1.left_buff[9]
.sym 16966 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16968 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16969 i2s_tx_u1.left_buff[8]
.sym 16970 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16983 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16988 sine_value[14]
.sym 16993 sine_value[6]
.sym 17004 i2s_tx_u1.left_buff[12]
.sym 17006 i2s_tx_u1.ws_counter[2]
.sym 17007 i2s_tx_u1.ws_counter[3]
.sym 17010 i2s_tx_u1.ws_counter[1]
.sym 17011 i2s_tx_u1.ws_counter[0]
.sym 17013 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 17014 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 17016 i2s_tx_u1.left_buff[13]
.sym 17017 i2s_tx_u1.left_buff[7]
.sym 17019 sine_value[6]
.sym 17021 sine_value[3]
.sym 17026 sine_value[2]
.sym 17027 i2s_tx_u1.left_buff[3]
.sym 17032 i2s_tx_u1.left_buff[2]
.sym 17033 i2s_tx_u1.left_buff[6]
.sym 17039 sine_value[6]
.sym 17043 i2s_tx_u1.left_buff[3]
.sym 17044 i2s_tx_u1.ws_counter[2]
.sym 17045 i2s_tx_u1.ws_counter[0]
.sym 17046 i2s_tx_u1.left_buff[7]
.sym 17049 i2s_tx_u1.left_buff[6]
.sym 17050 i2s_tx_u1.ws_counter[0]
.sym 17051 i2s_tx_u1.ws_counter[2]
.sym 17052 i2s_tx_u1.left_buff[2]
.sym 17055 i2s_tx_u1.ws_counter[3]
.sym 17056 i2s_tx_u1.ws_counter[1]
.sym 17057 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 17058 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 17061 sine_value[2]
.sym 17068 sine_value[6]
.sym 17073 i2s_tx_u1.left_buff[12]
.sym 17074 i2s_tx_u1.left_buff[13]
.sym 17075 i2s_tx_u1.ws_counter[2]
.sym 17076 i2s_tx_u1.ws_counter[0]
.sym 17079 sine_value[3]
.sym 17083 query_sine_$glb_ce
.sym 17084 out_mclk$SB_IO_OUT_$glb_clk
.sym 17087 i2s_tx_u1.left_buff[14]
.sym 17089 i2s_tx_u1.left_buff[10]
.sym 17115 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 17118 sine_value[10]
.sym 17120 sine_value[8]
.sym 17129 sine_value[13]
.sym 17132 sine_value[7]
.sym 17144 sine_value[10]
.sym 17148 sine_value[14]
.sym 17157 sine_value[12]
.sym 17163 sine_value[12]
.sym 17167 sine_value[13]
.sym 17173 sine_value[10]
.sym 17178 sine_value[12]
.sym 17186 sine_value[13]
.sym 17190 sine_value[7]
.sym 17197 sine_value[7]
.sym 17204 sine_value[14]
.sym 17206 query_sine_$glb_ce
.sym 17207 out_mclk$SB_IO_OUT_$glb_clk
.sym 17223 dds_u1.sine_lookup_u1.sine_data[4]
.sym 17225 sine_value[13]
.sym 17239 uart_rx_u1.serial_counter[2]
.sym 17252 dds_u1.sine_lookup_u1.sine_data[6]
.sym 17256 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 17257 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2
.sym 17260 dds_u1.sine_lookup_u1.sine_data[7]
.sym 17264 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 17268 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 17269 $PACKER_VCC_NET
.sym 17270 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 17276 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_1_I2
.sym 17291 $PACKER_VCC_NET
.sym 17295 dds_u1.sine_lookup_u1.sine_data[6]
.sym 17301 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 17302 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 17303 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_1_I2
.sym 17304 dds_u1.sine_lookup_u1.sine_data[6]
.sym 17313 dds_u1.sine_lookup_u1.sine_data[7]
.sym 17314 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 17315 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2
.sym 17316 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 17325 dds_u1.sine_lookup_u1.sine_data[7]
.sym 17330 out_mclk$SB_IO_OUT_$glb_clk
.sym 17334 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 17336 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 17338 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 17346 dds_u1.sine_lookup_u1.sine_data[6]
.sym 17350 $PACKER_VCC_NET
.sym 17352 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 17354 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 17355 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 17363 uart_rx_u1.serial_counter[0]
.sym 17374 uart_rx_u1.serial_counter[3]
.sym 17375 uart_rx_u1.serial_counter_SB_LUT4_O_5_I3
.sym 17378 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 17379 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_18_I2
.sym 17383 dds_u1.sine_lookup_u1.sine_data[12]
.sym 17385 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 17386 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 17387 uart_rx_u1.serial_counter[0]
.sym 17391 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 17393 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 17395 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 17396 uart_rx_u1.serial_counter[4]
.sym 17397 uart_rx_u1.serial_counter[1]
.sym 17398 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3
.sym 17399 uart_rx_u1.serial_counter[2]
.sym 17401 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 17403 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 17406 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3
.sym 17412 uart_rx_u1.serial_counter[1]
.sym 17413 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 17414 uart_rx_u1.serial_counter[0]
.sym 17415 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 17418 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 17419 uart_rx_u1.serial_counter[4]
.sym 17420 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 17421 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 17424 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 17425 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 17426 dds_u1.sine_lookup_u1.sine_data[12]
.sym 17427 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_18_I2
.sym 17430 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 17431 uart_rx_u1.serial_counter[3]
.sym 17432 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 17433 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 17436 uart_rx_u1.serial_counter[2]
.sym 17437 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 17438 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 17439 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 17445 dds_u1.sine_lookup_u1.sine_data[12]
.sym 17449 uart_rx_u1.serial_counter_SB_LUT4_O_5_I3
.sym 17453 out_mclk$SB_IO_OUT_$glb_clk
.sym 17455 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 17457 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 17459 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 17461 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 17468 uart_rx_u1.serial_counter[3]
.sym 17469 dds_u1.sine_lookup_u1.sine_data[12]
.sym 17477 uart_rx_u1.serial_counter_SB_LUT4_O_6_I3
.sym 17480 sine_value[14]
.sym 17483 sine_value[18]
.sym 17500 uart_rx_u1.serial_counter_SB_LUT4_O_6_I3
.sym 17501 uart_rx_u1.serial_counter_SB_LUT4_O_7_I3
.sym 17503 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3
.sym 17504 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 17505 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0
.sym 17506 uart_rx_u1.serial_counter_SB_LUT4_O_5_I3
.sym 17507 uart_rx_u1.serial_counter_SB_LUT4_O_4_I3
.sym 17509 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 17512 uart_rx_u1.serial_counter[6]
.sym 17513 uart_rx_u1.serial_counter_SB_LUT4_O_2_I3
.sym 17516 uart_rx_u1.serial_counter[7]
.sym 17517 uart_rx_u1.serial_counter_SB_LUT4_O_3_I3
.sym 17520 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 17522 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 17524 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 17525 uart_rx_u1.serial_counter_SB_LUT4_O_3_I3
.sym 17527 uart_rx_u1.serial_counter[5]
.sym 17532 uart_rx_u1.serial_counter_SB_LUT4_O_3_I3
.sym 17535 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 17536 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 17537 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 17538 uart_rx_u1.serial_counter[7]
.sym 17541 uart_rx_u1.serial_counter_SB_LUT4_O_3_I3
.sym 17542 uart_rx_u1.serial_counter_SB_LUT4_O_2_I3
.sym 17543 uart_rx_u1.serial_counter_SB_LUT4_O_4_I3
.sym 17544 uart_rx_u1.serial_counter_SB_LUT4_O_5_I3
.sym 17547 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 17548 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 17549 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 17550 uart_rx_u1.serial_counter[5]
.sym 17554 uart_rx_u1.serial_counter_SB_LUT4_O_2_I3
.sym 17559 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 17560 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 17561 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 17562 uart_rx_u1.serial_counter[6]
.sym 17565 uart_rx_u1.serial_counter_SB_LUT4_O_6_I3
.sym 17566 uart_rx_u1.serial_counter_SB_LUT4_O_7_I3
.sym 17567 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0
.sym 17568 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3
.sym 17572 uart_rx_u1.serial_counter_SB_LUT4_O_4_I3
.sym 17576 out_mclk$SB_IO_OUT_$glb_clk
.sym 17578 uart_rx_u1.serial_counter[9]
.sym 17579 uart_rx_u1.serial_counter[10]
.sym 17580 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[11]
.sym 17581 uart_rx_u1.serial_counter[0]
.sym 17582 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 17584 uart_rx_u1.serial_counter[8]
.sym 17590 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 17591 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0
.sym 17594 dds_u1.sine_lookup_u1.sine_data[15]
.sym 17597 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 17598 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 17600 $PACKER_VCC_NET
.sym 17604 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 17619 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 17621 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 17623 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 17624 dds_u1.sine_lookup_u1.sine_data[13]
.sym 17625 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_O
.sym 17627 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_16_I2
.sym 17628 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 17629 uart_rx_u1.serial_counter_SB_LUT4_O_5_I3_SB_LUT4_I0_O
.sym 17631 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 17632 dds_u1.sine_lookup_u1.sine_data[13]
.sym 17633 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 17634 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_17_I2
.sym 17635 dds_u1.sine_lookup_u1.sine_data[14]
.sym 17639 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 17640 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 17641 uart_rx_u1.serial_counter[8]
.sym 17642 dds_u1.sine_lookup_u1.sine_data[15]
.sym 17643 dds_u1.sine_lookup_u1.sine_data[14]
.sym 17647 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_15_I2
.sym 17648 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 17654 dds_u1.sine_lookup_u1.sine_data[14]
.sym 17658 dds_u1.sine_lookup_u1.sine_data[13]
.sym 17659 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 17660 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 17661 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_17_I2
.sym 17664 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 17665 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 17666 uart_rx_u1.serial_counter[8]
.sym 17667 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 17670 dds_u1.sine_lookup_u1.sine_data[15]
.sym 17671 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 17672 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_15_I2
.sym 17673 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 17679 dds_u1.sine_lookup_u1.sine_data[15]
.sym 17683 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 17684 uart_rx_u1.serial_counter_SB_LUT4_O_5_I3_SB_LUT4_I0_O
.sym 17685 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_O
.sym 17688 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 17689 dds_u1.sine_lookup_u1.sine_data[14]
.sym 17690 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 17691 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_16_I2
.sym 17695 dds_u1.sine_lookup_u1.sine_data[13]
.sym 17699 out_mclk$SB_IO_OUT_$glb_clk
.sym 17703 uart_rx_u1.serial_counter_SB_LUT4_O_I3
.sym 17717 dds_u1.sine_lookup_u1.sine_data[17]
.sym 17724 $PACKER_VCC_NET
.sym 17725 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 17732 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 17736 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 17742 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 17744 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 17746 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 17749 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_13_I2
.sym 17752 dds_u1.sine_lookup_u1.sine_data[18]
.sym 17757 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 17765 dds_u1.sine_lookup_u1.sine_data[17]
.sym 17772 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_12_I2
.sym 17787 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 17788 dds_u1.sine_lookup_u1.sine_data[18]
.sym 17789 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 17790 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_12_I2
.sym 17805 dds_u1.sine_lookup_u1.sine_data[17]
.sym 17806 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 17807 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_13_I2
.sym 17808 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 17814 dds_u1.sine_lookup_u1.sine_data[18]
.sym 17817 dds_u1.sine_lookup_u1.sine_data[17]
.sym 17822 out_mclk$SB_IO_OUT_$glb_clk
.sym 17838 dds_u1.sine_lookup_u1.sine_data[18]
.sym 17839 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 17842 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 17850 tx_ready
.sym 17852 i2s_tx_u1.sck_SB_DFFE_Q_E
.sym 17865 $PACKER_VCC_NET
.sym 17867 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 17868 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17870 uart_rx_u1.shift_counter[1]
.sym 17871 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 17873 $PACKER_VCC_NET
.sym 17876 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 17877 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2
.sym 17878 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 17880 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_1_I2
.sym 17883 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0
.sym 17884 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0
.sym 17892 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 17895 uart_rx_u1.shift_counter[2]
.sym 17896 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2
.sym 17897 $nextpnr_ICESTORM_LC_24$O
.sym 17900 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 17903 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 17905 $PACKER_VCC_NET
.sym 17906 uart_rx_u1.shift_counter[1]
.sym 17911 uart_rx_u1.shift_counter[2]
.sym 17912 $PACKER_VCC_NET
.sym 17913 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 17916 $PACKER_VCC_NET
.sym 17917 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 17918 uart_rx_u1.shift_counter[1]
.sym 17922 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_1_I2
.sym 17924 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 17925 uart_rx_u1.shift_counter[2]
.sym 17928 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17929 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 17930 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0
.sym 17931 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2
.sym 17934 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 17935 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17936 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0
.sym 17937 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2
.sym 17941 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_1_I2
.sym 17942 uart_rx_u1.shift_counter[1]
.sym 17943 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 17944 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 17945 out_mclk$SB_IO_OUT_$glb_clk
.sym 17947 i2s_tx_u1.sck_SB_DFFE_Q_E
.sym 17948 uart_rx_u1.state[3]
.sym 17949 uart_rx_u1.state_SB_DFFE_Q_E
.sym 17950 uart_rx_u1.state[2]
.sym 17952 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 17954 uart_rx_u1.state[4]
.sym 17961 led3$SB_IO_OUT
.sym 17970 led4$SB_IO_OUT
.sym 17988 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_O
.sym 17991 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 17993 uart_rx_u1.shift_counter[1]
.sym 17994 uart_rx_u1.shift_counter[2]
.sym 17996 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 17997 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 17998 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 18000 uart_rx_u1.state[1]
.sym 18001 uart_rx_u1.shift_counter[1]
.sym 18002 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 18006 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 18016 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2
.sym 18017 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 18023 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 18024 uart_rx_u1.state[1]
.sym 18027 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 18028 uart_rx_u1.shift_counter[2]
.sym 18029 uart_rx_u1.shift_counter[1]
.sym 18033 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_O
.sym 18034 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2
.sym 18035 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 18036 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 18040 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 18041 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 18045 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 18046 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 18048 uart_rx_u1.state[1]
.sym 18051 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 18052 uart_rx_u1.shift_counter[2]
.sym 18053 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 18057 uart_rx_u1.shift_counter[1]
.sym 18058 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 18060 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 18063 uart_rx_u1.state[1]
.sym 18064 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 18067 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 18068 out_mclk$SB_IO_OUT_$glb_clk
.sym 18071 i2s_tx_u1.sck_counter[1]
.sym 18076 i2s_tx_u1.sck_counter[0]
.sym 18100 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 18113 uart_rx_u1.state_SB_DFFE_Q_E
.sym 18114 uart_rx_u1.state[0]
.sym 18115 uart_rx_u1.state[1]
.sym 18118 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_1_I2
.sym 18119 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_O
.sym 18120 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 18121 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 18122 tx_ready
.sym 18123 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2
.sym 18126 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_1_I2
.sym 18133 uart_rx_u1.receive_SB_LUT4_I0_O
.sym 18136 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I0
.sym 18137 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 18139 uart_rx_u1.state[1]
.sym 18144 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_1_I2
.sym 18145 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 18151 uart_rx_u1.state[1]
.sym 18152 uart_rx_u1.state[0]
.sym 18153 uart_rx_u1.state_SB_DFFE_Q_E
.sym 18156 uart_rx_u1.receive_SB_LUT4_I0_O
.sym 18157 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2
.sym 18158 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I0
.sym 18159 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 18162 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 18164 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_O
.sym 18165 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 18168 uart_rx_u1.receive_SB_LUT4_I0_O
.sym 18169 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_1_I2
.sym 18170 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I0
.sym 18171 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 18180 uart_rx_u1.state_SB_DFFE_Q_E
.sym 18181 uart_rx_u1.state[1]
.sym 18182 tx_ready
.sym 18183 uart_rx_u1.state[0]
.sym 18190 uart_rx_u1.state_SB_DFFE_Q_E
.sym 18191 out_mclk$SB_IO_OUT_$glb_clk
.sym 18242 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_O
.sym 18280 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_O
.sym 18685 i2s_tx_u1.sck_SB_DFFE_Q_E
.sym 18696 $PACKER_GND_NET
.sym 18846 out_sck$SB_IO_OUT
.sym 18850 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18866 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D
.sym 18867 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_1_I1
.sym 18872 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_I1
.sym 18873 $PACKER_VCC_NET
.sym 18874 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I2
.sym 18880 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 18881 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_I1
.sym 18885 i2s_tx_u1.ws_counter[3]
.sym 18888 i2s_tx_u1.ws_counter[1]
.sym 18898 $nextpnr_ICESTORM_LC_22$O
.sym 18901 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D
.sym 18904 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_CO[2]
.sym 18906 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_I1
.sym 18910 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_CO[3]
.sym 18912 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_1_I1
.sym 18916 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_CO[4]
.sym 18918 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_I1
.sym 18919 $PACKER_VCC_NET
.sym 18922 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I3
.sym 18924 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 18929 i2s_tx_u1.ws_counter[3]
.sym 18931 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I2
.sym 18932 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I3
.sym 18938 i2s_tx_u1.ws_counter[3]
.sym 18942 i2s_tx_u1.ws_counter[1]
.sym 18976 $PACKER_VCC_NET
.sym 18992 i2s_tx_u1.ws_counter[3]
.sym 19000 out_ws$SB_IO_OUT
.sym 19002 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 19004 i2s_tx_u1.ws_counter[0]
.sym 19008 i2s_tx_u1.sck_SB_DFFE_Q_E
.sym 19015 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19016 i2s_tx_u1.sck_SB_DFFE_Q_E
.sym 19020 out_sck$SB_IO_OUT
.sym 19024 i2s_tx_u1.ws_counter[0]
.sym 19040 i2s_tx_u1.sck_SB_DFFE_Q_E
.sym 19041 out_sck$SB_IO_OUT
.sym 19052 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19053 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 19054 i2s_tx_u1.ws_counter[3]
.sym 19055 out_ws$SB_IO_OUT
.sym 19067 out_sck$SB_IO_OUT
.sym 19068 i2s_tx_u1.sck_SB_DFFE_Q_E
.sym 19069 out_mclk$SB_IO_OUT_$glb_clk
.sym 19115 i2s_tx_u1.left_buff[10]
.sym 19118 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 19121 i2s_tx_u1.left_buff[14]
.sym 19126 i2s_tx_u1.left_buff[8]
.sym 19130 i2s_tx_u1.ws_counter[2]
.sym 19133 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 19134 i2s_tx_u1.ws_counter[1]
.sym 19135 i2s_tx_u1.ws_counter[0]
.sym 19137 sine_value[9]
.sym 19138 i2s_tx_u1.left_buff[9]
.sym 19140 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19142 sine_value[8]
.sym 19143 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19159 sine_value[9]
.sym 19163 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 19164 i2s_tx_u1.ws_counter[1]
.sym 19165 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19166 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19175 i2s_tx_u1.left_buff[9]
.sym 19176 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 19177 i2s_tx_u1.left_buff[8]
.sym 19178 i2s_tx_u1.ws_counter[2]
.sym 19182 sine_value[8]
.sym 19187 i2s_tx_u1.left_buff[10]
.sym 19188 i2s_tx_u1.ws_counter[2]
.sym 19189 i2s_tx_u1.ws_counter[0]
.sym 19190 i2s_tx_u1.left_buff[14]
.sym 19191 query_sine_$glb_ce
.sym 19192 out_mclk$SB_IO_OUT_$glb_clk
.sym 19195 dds_u1.sine_lookup_u1.sine_data[4]
.sym 19199 dds_u1.sine_lookup_u1.sine_data[5]
.sym 19221 dds_u1.sine_lookup_u1.sine_data[5]
.sym 19223 sine_value[9]
.sym 19240 sine_value[14]
.sym 19252 sine_value[10]
.sym 19276 sine_value[14]
.sym 19288 sine_value[10]
.sym 19314 query_sine_$glb_ce
.sym 19315 out_mclk$SB_IO_OUT_$glb_clk
.sym 19318 dds_u1.sine_lookup_u1.sine_data[6]
.sym 19322 dds_u1.sine_lookup_u1.sine_data[7]
.sym 19344 uart_rx_u1.serial_counter[2]
.sym 19441 dds_u1.sine_lookup_u1.sine_data[12]
.sym 19445 dds_u1.sine_lookup_u1.sine_data[13]
.sym 19455 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 19458 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 19469 $PACKER_VCC_NET
.sym 19470 dds_u1.sine_lookup_u1.sine_data[14]
.sym 19473 $PACKER_VCC_NET
.sym 19485 $PACKER_VCC_NET
.sym 19489 uart_rx_u1.serial_counter[1]
.sym 19493 uart_rx_u1.serial_counter[3]
.sym 19496 uart_rx_u1.serial_counter[4]
.sym 19498 $PACKER_VCC_NET
.sym 19503 uart_rx_u1.serial_counter[0]
.sym 19504 uart_rx_u1.serial_counter[2]
.sym 19506 $PACKER_VCC_NET
.sym 19513 $nextpnr_ICESTORM_LC_25$O
.sym 19516 uart_rx_u1.serial_counter[0]
.sym 19519 $nextpnr_ICESTORM_LC_26$I3
.sym 19521 $PACKER_VCC_NET
.sym 19522 uart_rx_u1.serial_counter[1]
.sym 19525 $nextpnr_ICESTORM_LC_26$COUT
.sym 19527 $PACKER_VCC_NET
.sym 19529 $nextpnr_ICESTORM_LC_26$I3
.sym 19531 $nextpnr_ICESTORM_LC_27$I3
.sym 19533 $PACKER_VCC_NET
.sym 19534 uart_rx_u1.serial_counter[2]
.sym 19537 $nextpnr_ICESTORM_LC_27$COUT
.sym 19540 $PACKER_VCC_NET
.sym 19541 $nextpnr_ICESTORM_LC_27$I3
.sym 19543 $nextpnr_ICESTORM_LC_28$I3
.sym 19545 $PACKER_VCC_NET
.sym 19546 uart_rx_u1.serial_counter[3]
.sym 19549 $nextpnr_ICESTORM_LC_28$COUT
.sym 19552 $PACKER_VCC_NET
.sym 19553 $nextpnr_ICESTORM_LC_28$I3
.sym 19555 $nextpnr_ICESTORM_LC_29$I3
.sym 19557 uart_rx_u1.serial_counter[4]
.sym 19558 $PACKER_VCC_NET
.sym 19564 dds_u1.sine_lookup_u1.sine_data[14]
.sym 19568 dds_u1.sine_lookup_u1.sine_data[15]
.sym 19591 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 19595 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 19599 $nextpnr_ICESTORM_LC_29$I3
.sym 19604 uart_rx_u1.serial_counter[6]
.sym 19608 uart_rx_u1.serial_counter[7]
.sym 19609 $PACKER_VCC_NET
.sym 19610 uart_rx_u1.serial_counter[8]
.sym 19611 uart_rx_u1.serial_counter[5]
.sym 19617 $PACKER_VCC_NET
.sym 19629 $PACKER_VCC_NET
.sym 19636 $nextpnr_ICESTORM_LC_29$COUT
.sym 19639 $PACKER_VCC_NET
.sym 19640 $nextpnr_ICESTORM_LC_29$I3
.sym 19642 $nextpnr_ICESTORM_LC_30$I3
.sym 19644 $PACKER_VCC_NET
.sym 19645 uart_rx_u1.serial_counter[5]
.sym 19648 $nextpnr_ICESTORM_LC_30$COUT
.sym 19651 $PACKER_VCC_NET
.sym 19652 $nextpnr_ICESTORM_LC_30$I3
.sym 19654 $nextpnr_ICESTORM_LC_31$I3
.sym 19656 uart_rx_u1.serial_counter[6]
.sym 19657 $PACKER_VCC_NET
.sym 19660 $nextpnr_ICESTORM_LC_31$COUT
.sym 19663 $PACKER_VCC_NET
.sym 19664 $nextpnr_ICESTORM_LC_31$I3
.sym 19666 $nextpnr_ICESTORM_LC_32$I3
.sym 19668 uart_rx_u1.serial_counter[7]
.sym 19669 $PACKER_VCC_NET
.sym 19672 $nextpnr_ICESTORM_LC_32$COUT
.sym 19675 $PACKER_VCC_NET
.sym 19676 $nextpnr_ICESTORM_LC_32$I3
.sym 19678 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 19680 uart_rx_u1.serial_counter[8]
.sym 19681 $PACKER_VCC_NET
.sym 19687 dds_u1.sine_lookup_u1.sine_data[16]
.sym 19691 dds_u1.sine_lookup_u1.sine_data[17]
.sym 19722 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 19729 uart_rx_u1.serial_counter_SB_LUT4_O_I3
.sym 19731 $PACKER_VCC_NET
.sym 19732 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 19736 uart_rx_u1.serial_counter[10]
.sym 19737 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3
.sym 19739 $PACKER_VCC_NET
.sym 19740 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 19747 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 19751 uart_rx_u1.serial_counter[9]
.sym 19759 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[10]
.sym 19760 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 19761 uart_rx_u1.serial_counter[9]
.sym 19762 $PACKER_VCC_NET
.sym 19763 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 19765 $nextpnr_ICESTORM_LC_33$I3
.sym 19766 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 19767 uart_rx_u1.serial_counter[10]
.sym 19768 $PACKER_VCC_NET
.sym 19769 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[10]
.sym 19775 $nextpnr_ICESTORM_LC_33$I3
.sym 19779 uart_rx_u1.serial_counter_SB_LUT4_O_I3
.sym 19784 uart_rx_u1.serial_counter[10]
.sym 19785 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3
.sym 19786 uart_rx_u1.serial_counter_SB_LUT4_O_I3
.sym 19787 uart_rx_u1.serial_counter[9]
.sym 19799 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3
.sym 19807 out_mclk$SB_IO_OUT_$glb_clk
.sym 19808 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 19810 dds_u1.sine_lookup_u1.sine_data[18]
.sym 19814 dds_u1.sine_lookup_u1.sine_data[19]
.sym 19837 $PACKER_GND_NET
.sym 19860 uart_rx_u1.serial_counter_SB_LUT4_O_I3
.sym 19867 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 19896 uart_rx_u1.serial_counter_SB_LUT4_O_I3
.sym 19898 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 19930 out_mclk$SB_IO_OUT_$glb_clk
.sym 19944 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 19945 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 19947 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 19948 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 19950 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 19952 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 19953 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 20102 i2s_tx_u1.sck_counter[0]
.sym 20105 i2s_tx_u1.sck_counter[1]
.sym 20107 uart_rx_u1.state[2]
.sym 20109 $PACKER_GND_NET
.sym 20113 uart_rx_u1.state[3]
.sym 20114 uart_rx_u1.state_SB_DFFE_Q_E
.sym 20115 uart_rx_u1.state[0]
.sym 20127 uart_rx_u1.state[4]
.sym 20129 i2s_tx_u1.sck_counter[1]
.sym 20131 i2s_tx_u1.sck_counter[0]
.sym 20138 $PACKER_GND_NET
.sym 20141 uart_rx_u1.state[4]
.sym 20143 uart_rx_u1.state[2]
.sym 20144 uart_rx_u1.state[3]
.sym 20148 $PACKER_GND_NET
.sym 20159 uart_rx_u1.state[0]
.sym 20160 uart_rx_u1.state[4]
.sym 20161 uart_rx_u1.state[3]
.sym 20162 uart_rx_u1.state[2]
.sym 20174 $PACKER_GND_NET
.sym 20175 uart_rx_u1.state_SB_DFFE_Q_E
.sym 20176 out_mclk$SB_IO_OUT_$glb_clk
.sym 20232 i2s_tx_u1.sck_SB_DFFE_Q_E
.sym 20241 i2s_tx_u1.sck_counter[0]
.sym 20244 i2s_tx_u1.sck_counter[1]
.sym 20259 i2s_tx_u1.sck_counter[1]
.sym 20261 i2s_tx_u1.sck_counter[0]
.sym 20290 i2s_tx_u1.sck_counter[0]
.sym 20299 out_mclk$SB_IO_OUT_$glb_clk
.sym 20300 i2s_tx_u1.sck_SB_DFFE_Q_E
.sym 20321 led2$SB_IO_OUT
.sym 20804 out_mclk$SB_IO_OUT
.sym 20889 out_ws$SB_IO_OUT
.sym 21240 out_sck$SB_IO_OUT
.sym 21271 $PACKER_VCC_NET
.sym 21285 $PACKER_GND_NET
.sym 21317 $PACKER_GND_NET_$glb_clk
.sym 21318 $PACKER_GND_NET
.sym 21327 $PACKER_VCC_NET
.sym 21336 $PACKER_VCC_NET
.sym 21341 $PACKER_VCC_NET
.sym 21345 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 21347 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 21351 $PACKER_GND_NET
.sym 21360 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 21361 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 21363 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 21368 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 21369 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 21370 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 21373 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 21374 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 21376 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 21380 $PACKER_VCC_NET
.sym 21385 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 21387 $PACKER_VCC_NET
.sym 21394 uart_rx_u1.serial_counter[3]
.sym 21408 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 21409 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 21411 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 21412 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 21413 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 21414 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 21415 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 21416 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 21417 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 21418 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 21419 out_mclk$SB_IO_OUT_$glb_clk
.sym 21420 $PACKER_VCC_NET
.sym 21421 $PACKER_VCC_NET
.sym 21434 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 21435 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 21439 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 21441 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 21448 dds_u1.sine_lookup_u1.sine_data[13]
.sym 21453 $PACKER_VCC_NET
.sym 21456 $PACKER_GND_NET
.sym 21482 $PACKER_VCC_NET
.sym 21489 $PACKER_GND_NET
.sym 21497 $PACKER_GND_NET
.sym 21521 $PACKER_GND_NET_$glb_clk
.sym 21522 $PACKER_GND_NET
.sym 21531 $PACKER_VCC_NET
.sym 21552 $PACKER_VCC_NET
.sym 21559 $PACKER_VCC_NET
.sym 21565 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 21566 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 21568 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 21570 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 21577 $PACKER_VCC_NET
.sym 21581 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 21584 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 21585 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 21587 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 21591 $PACKER_VCC_NET
.sym 21593 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 21594 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 21612 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 21613 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 21615 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 21616 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 21617 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 21618 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 21619 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 21620 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 21621 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 21622 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 21623 out_mclk$SB_IO_OUT_$glb_clk
.sym 21624 $PACKER_VCC_NET
.sym 21625 $PACKER_VCC_NET
.sym 21640 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 21641 $PACKER_GND_NET
.sym 21646 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 21649 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 21652 $PACKER_GND_NET
.sym 21670 $PACKER_VCC_NET
.sym 21677 $PACKER_GND_NET
.sym 21725 $PACKER_GND_NET_$glb_clk
.sym 21726 $PACKER_GND_NET
.sym 21735 $PACKER_VCC_NET
.sym 21753 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 21755 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 21768 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 21770 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 21771 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 21773 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 21774 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 21775 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 21777 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 21778 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 21780 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 21781 $PACKER_VCC_NET
.sym 21786 $PACKER_VCC_NET
.sym 21795 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 21816 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 21817 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 21819 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 21820 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 21821 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 21822 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 21823 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 21824 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 21825 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 21826 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 21827 out_mclk$SB_IO_OUT_$glb_clk
.sym 21828 $PACKER_VCC_NET
.sym 21829 $PACKER_VCC_NET
.sym 22157 led1$SB_IO_OUT
.sym 22849 out_sd$SB_IO_OUT
.sym 23095 $PACKER_GND_NET
.sym 23391 uart_rx_u1.serial_counter_SB_LUT4_O_6_I3
.sym 23407 uart_rx_u1.serial_counter_SB_LUT4_O_6_I3
.sym 26339 led3$SB_IO_OUT
.sym 26344 led4$SB_IO_OUT
.sym 27245 out_ws$SB_IO_OUT
.sym 27278 out_sd$SB_IO_OUT
.sym 27283 out_mclk$SB_IO_OUT
.sym 27299 out_mclk$SB_IO_OUT
.sym 27310 out_ws$SB_IO_OUT
.sym 27313 out_sck$SB_IO_OUT
.sym 27323 out_ws$SB_IO_OUT
.sym 27327 out_sck$SB_IO_OUT
.sym 27366 $PACKER_VCC_NET
.sym 27370 out_sd$SB_IO_OUT
.sym 27390 out_sd$SB_IO_OUT
.sym 27429 $PACKER_GND_NET
.sym 27442 $PACKER_GND_NET
.sym 27463 $PACKER_VCC_NET
.sym 27470 $PACKER_VCC_NET
.sym 27486 led1$SB_IO_OUT
.sym 27488 led2$SB_IO_OUT
.sym 27519 led4$SB_IO_OUT
.sym 27522 led3$SB_IO_OUT
.sym 27538 led3$SB_IO_OUT
.sym 27541 led4$SB_IO_OUT
.sym 27549 led2$SB_IO_OUT
.sym 27552 led1$SB_IO_OUT
.sym 27563 led1$SB_IO_OUT
.sym 27573 led2$SB_IO_OUT
.sym 27685 pll_u1.locked
.sym 28486 dds_u1.note_value[1]
.sym 28490 dds_u1.note_value[6]
.sym 28494 dds_u1.note_value[3]
.sym 28498 dds_u1.note_value[0]
.sym 28502 dds_u1.note_value[2]
.sym 28506 dds_u1.note_value[11]
.sym 28510 dds_u1.note_value[13]
.sym 28522 dds_u1.note_value[10]
.sym 28861 dds_u1.sine_lookup_u1.sine_data[3]
.sym 28873 dds_u1.sine_lookup_u1.sine_data[1]
.sym 28877 dds_u1.sine_lookup_u1.sine_data[1]
.sym 28931 dds_u1.sine_lookup[0]
.sym 28932 dds_u1.step_size[0]
.sym 28936 dds_u1.sine_lookup[14]
.sym 28937 dds_u1.sine_lookup[8]
.sym 28940 dds_u1.sine_lookup[4]
.sym 28941 dds_u1.sine_lookup[14]
.sym 28944 dds_u1.sine_lookup[14]
.sym 28945 dds_u1.sine_lookup[7]
.sym 28948 dds_u1.sine_lookup[14]
.sym 28949 dds_u1.sine_lookup[6]
.sym 28952 dds_u1.sine_lookup[14]
.sym 28953 dds_u1.sine_lookup[5]
.sym 28963 dds_u1.sine_lookup[0]
.sym 28964 dds_u1.step_size[0]
.sym 28967 dds_u1.sine_lookup[1]
.sym 28968 dds_u1.step_size[1]
.sym 28969 dds_u1.step_size_SB_CARRY_I1_CO[1]
.sym 28971 dds_u1.sine_lookup[2]
.sym 28972 dds_u1.step_size[2]
.sym 28973 dds_u1.step_size_SB_CARRY_I1_CO[2]
.sym 28975 dds_u1.sine_lookup[3]
.sym 28976 dds_u1.step_size[3]
.sym 28977 dds_u1.step_size_SB_CARRY_I1_CO[3]
.sym 28979 dds_u1.sine_lookup[4]
.sym 28980 dds_u1.step_size[4]
.sym 28981 dds_u1.step_size_SB_CARRY_I1_CO[4]
.sym 28983 dds_u1.sine_lookup[5]
.sym 28984 dds_u1.step_size[5]
.sym 28985 dds_u1.step_size_SB_CARRY_I1_CO[5]
.sym 28987 dds_u1.sine_lookup[6]
.sym 28988 dds_u1.step_size[6]
.sym 28989 dds_u1.step_size_SB_CARRY_I1_CO[6]
.sym 28991 dds_u1.sine_lookup[7]
.sym 28992 dds_u1.step_size[7]
.sym 28993 dds_u1.step_size_SB_CARRY_I1_CO[7]
.sym 28995 dds_u1.sine_lookup[8]
.sym 28996 dds_u1.step_size[8]
.sym 28997 dds_u1.step_size_SB_CARRY_I1_CO[8]
.sym 28999 dds_u1.sine_lookup[9]
.sym 29000 dds_u1.step_size[9]
.sym 29001 dds_u1.step_size_SB_CARRY_I1_CO[9]
.sym 29003 dds_u1.sine_lookup[10]
.sym 29004 dds_u1.step_size[10]
.sym 29005 dds_u1.step_size_SB_CARRY_I1_CO[10]
.sym 29007 dds_u1.sine_lookup[11]
.sym 29008 dds_u1.step_size[11]
.sym 29009 dds_u1.step_size_SB_CARRY_I1_CO[11]
.sym 29011 dds_u1.sine_lookup[12]
.sym 29012 dds_u1.step_size[12]
.sym 29013 dds_u1.step_size_SB_CARRY_I1_CO[12]
.sym 29015 dds_u1.sine_lookup[13]
.sym 29016 dds_u1.step_size[13]
.sym 29017 dds_u1.step_size_SB_CARRY_I1_CO[13]
.sym 29019 dds_u1.sine_lookup[14]
.sym 29020 dds_u1.step_size[14]
.sym 29021 dds_u1.step_size_SB_CARRY_I1_CO[14]
.sym 29023 dds_u1.sine_lookup[15]
.sym 29024 dds_u1.step_size[15]
.sym 29025 dds_u1.step_size_SB_CARRY_I1_CO[15]
.sym 29026 dds_u1.note_value[9]
.sym 29030 dds_u1.note_value[5]
.sym 29034 dds_u1.note_value[15]
.sym 29038 dds_u1.note_value[12]
.sym 29042 dds_u1.note_value[8]
.sym 29046 dds_u1.note_value[7]
.sym 29050 dds_u1.note_value[14]
.sym 29054 dds_u1.note_value[4]
.sym 29286 sine_value[1]
.sym 29294 sine_value[5]
.sym 29298 sine_value[5]
.sym 29302 i2s_tx_u1.right_buff[1]
.sym 29303 i2s_tx_u1.right_buff[5]
.sym 29304 i2s_tx_u1.ws_counter[2]
.sym 29305 i2s_tx_u1.ws_counter[0]
.sym 29306 sine_value[1]
.sym 29310 i2s_tx_u1.left_buff[1]
.sym 29311 i2s_tx_u1.left_buff[5]
.sym 29312 i2s_tx_u1.ws_counter[2]
.sym 29313 i2s_tx_u1.ws_counter[0]
.sym 29329 uart_tx_u1.serial_counter_SB_LUT4_O_2_I3
.sym 29342 sine_value[18]
.sym 29347 uart_tx_u1.serial_counter[0]
.sym 29350 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 29351 uart_tx_u1.serial_counter[1]
.sym 29352 $PACKER_VCC_NET
.sym 29353 uart_tx_u1.serial_counter[0]
.sym 29354 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 29355 uart_tx_u1.serial_counter[2]
.sym 29356 $PACKER_VCC_NET
.sym 29357 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 29358 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 29359 uart_tx_u1.serial_counter[3]
.sym 29360 $PACKER_VCC_NET
.sym 29361 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 29362 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 29363 uart_tx_u1.serial_counter[4]
.sym 29364 $PACKER_VCC_NET
.sym 29365 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 29366 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 29367 uart_tx_u1.serial_counter[5]
.sym 29368 $PACKER_VCC_NET
.sym 29369 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 29370 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 29371 uart_tx_u1.serial_counter[6]
.sym 29372 $PACKER_VCC_NET
.sym 29373 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 29374 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 29375 uart_tx_u1.serial_counter[7]
.sym 29376 $PACKER_VCC_NET
.sym 29377 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 29378 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 29379 uart_tx_u1.serial_counter[8]
.sym 29380 $PACKER_VCC_NET
.sym 29381 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 29385 $nextpnr_ICESTORM_LC_35$I3
.sym 29389 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3
.sym 29393 uart_tx_u1.serial_counter_SB_LUT4_O_4_I3
.sym 29397 uart_tx_u1.serial_counter_SB_LUT4_O_3_I3
.sym 29401 uart_tx_u1.serial_counter_SB_LUT4_O_5_I3
.sym 29402 dds_u1.sine_lookup_u1.sine_data[1]
.sym 29403 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 29404 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_10_I2
.sym 29405 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_10_I3
.sym 29406 uart_tx_u1.serial_counter_SB_LUT4_O_5_I3
.sym 29407 uart_tx_u1.serial_counter_SB_LUT4_O_4_I3
.sym 29408 uart_tx_u1.serial_counter_SB_LUT4_O_3_I3
.sym 29409 uart_tx_u1.serial_counter_SB_LUT4_O_2_I3
.sym 29411 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 29412 uart_tx_u1.serial_counter_SB_LUT4_O_5_I3_SB_LUT4_I0_O
.sym 29413 uart_tx_u1.serial_counter_SB_LUT4_O_7_I3_SB_LUT4_I2_O
.sym 29414 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 29415 uart_tx_u1.serial_counter_SB_LUT4_O_5_I3_SB_LUT4_I0_O
.sym 29416 uart_tx_u1.serial_counter_SB_LUT4_O_7_I3_SB_LUT4_I2_O
.sym 29417 uart_tx_u1.shift_counter[0]
.sym 29438 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 29439 uart_tx_u1.serial_counter_SB_LUT4_O_5_I3_SB_LUT4_I0_O
.sym 29440 uart_tx_u1.serial_counter_SB_LUT4_O_7_I3_SB_LUT4_I2_O
.sym 29441 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 29442 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 29443 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0
.sym 29444 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 29445 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[11]
.sym 29451 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 29452 uart_tx_u1.state[1]
.sym 29453 uart_tx_u1.state[0]
.sym 29454 uart_tx_u1.state[0]
.sym 29455 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 29456 uart_tx_u1.state[1]
.sym 29457 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 29476 uart_tx_u1.state[1]
.sym 29477 uart_tx_u1.state[0]
.sym 29478 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 29479 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 29480 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 29481 uart_tx_u1.state[1]
.sym 29483 uart_tx_u1.state[1]
.sym 29484 rx_valid
.sym 29485 uart_tx_u1.shift_counter[2]
.sym 29487 uart_tx_u1.state[1]
.sym 29488 rx_valid
.sym 29489 uart_tx_u1.shift_counter[1]
.sym 29490 uart_tx_u1.shift_counter[0]
.sym 29491 rx_valid
.sym 29492 tx_ready
.sym 29493 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_2_I3
.sym 29494 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 29495 uart_tx_u1.state[0]
.sym 29496 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 29497 uart_tx_u1.state[1]
.sym 29498 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 29499 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 29500 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_1_I2
.sym 29501 uart_tx_u1.state[1]
.sym 29503 uart_tx_u1.shift_counter[1]
.sym 29504 $PACKER_VCC_NET
.sym 29505 uart_tx_u1.shift_counter[0]
.sym 29508 dds_u1.sine_lookup[14]
.sym 29509 dds_u1.sine_lookup[9]
.sym 29520 dds_u1.sine_lookup[14]
.sym 29521 dds_u1.sine_lookup[13]
.sym 29524 dds_u1.sine_lookup[14]
.sym 29525 dds_u1.sine_lookup[12]
.sym 29528 dds_u1.sine_lookup[14]
.sym 29529 dds_u1.sine_lookup[11]
.sym 29530 dds_u1.sine_lookup[15]
.sym 29536 dds_u1.sine_lookup[14]
.sym 29537 dds_u1.sine_lookup[10]
.sym 29538 data_byte[0]
.sym 29542 data_byte[4]
.sym 29550 data_byte[1]
.sym 29562 data_byte[3]
.sym 29585 uart_tx_u1.state[0]
.sym 29587 uart_tx_u1.shift_register[0]
.sym 29588 uart_tx_u1.state[0]
.sym 29589 uart_tx_u1.state[1]
.sym 29602 uart_tx_u1.shift_register[2]
.sym 29603 uart_tx_u1.shift_register[3]
.sym 29604 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 29605 uart_tx_u1.tx_byte_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 29606 data_byte[3]
.sym 29607 rx_valid
.sym 29608 uart_tx_u1.ready_SB_LUT4_I3_3_O
.sym 29609 uart_tx_u1.tx_byte_SB_LUT4_I0_2_I3
.sym 29610 data_byte[4]
.sym 29611 rx_valid
.sym 29612 uart_tx_u1.ready_SB_LUT4_I3_4_O
.sym 29613 uart_tx_u1.tx_byte_SB_LUT4_I0_3_I3
.sym 29614 uart_tx_u1.shift_register[4]
.sym 29615 uart_tx_u1.shift_register[5]
.sym 29616 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 29617 uart_tx_u1.tx_byte_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 29619 uart_tx_u1.shift_register[3]
.sym 29620 rx_valid
.sym 29621 tx_ready
.sym 29623 uart_tx_u1.shift_register[4]
.sym 29624 rx_valid
.sym 29625 tx_ready
.sym 29626 uart_tx_u1.shift_register[3]
.sym 29627 uart_tx_u1.shift_register[4]
.sym 29628 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 29629 uart_tx_u1.tx_byte_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 29645 rx_pin$SB_IO_IN
.sym 29762 i2s_tx_u1.right_buff[18]
.sym 29763 i2s_tx_u1.right_buff[19]
.sym 29764 i2s_tx_u1.ws_counter[2]
.sym 29765 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 29766 sine_value[17]
.sym 29770 sine_value[22]
.sym 29774 sine_value[23]
.sym 29778 sine_value[19]
.sym 29782 sine_value[18]
.sym 29786 sine_value[20]
.sym 29790 sine_value[20]
.sym 29794 sine_value[16]
.sym 29798 i2s_tx_u1.left_buff[16]
.sym 29799 i2s_tx_u1.left_buff[20]
.sym 29800 i2s_tx_u1.ws_counter[0]
.sym 29801 i2s_tx_u1.ws_counter[2]
.sym 29802 sine_value[0]
.sym 29806 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 29807 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 29808 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 29809 i2s_tx_u1.ws_counter[1]
.sym 29810 i2s_tx_u1.left_buff[19]
.sym 29811 i2s_tx_u1.left_buff[23]
.sym 29812 i2s_tx_u1.ws_counter[2]
.sym 29813 i2s_tx_u1.ws_counter[0]
.sym 29814 sine_value[23]
.sym 29818 sine_value[0]
.sym 29822 sine_value[19]
.sym 29826 sine_value[11]
.sym 29830 sine_value[11]
.sym 29834 sine_value[8]
.sym 29839 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 29840 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 29841 i2s_tx_u1.ws_counter[1]
.sym 29842 i2s_tx_u1.left_buff[18]
.sym 29843 i2s_tx_u1.left_buff[22]
.sym 29844 i2s_tx_u1.ws_counter[0]
.sym 29845 i2s_tx_u1.ws_counter[2]
.sym 29846 i2s_tx_u1.right_buff[8]
.sym 29847 i2s_tx_u1.right_buff[9]
.sym 29848 i2s_tx_u1.ws_counter[2]
.sym 29849 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 29850 sine_value[9]
.sym 29854 sine_value[22]
.sym 29865 uart_tx_u1.serial_counter_SB_LUT4_O_7_I3
.sym 29869 uart_tx_u1.serial_counter_SB_LUT4_O_6_I3
.sym 29870 dds_u1.sine_value[0]
.sym 29877 dds_u1.sine_value[0]
.sym 29881 uart_tx_u1.serial_counter_SB_DFFSR_Q_D[0]
.sym 29884 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 29885 uart_tx_u1.serial_counter_SB_DFFSR_Q_D[0]
.sym 29886 uart_tx_u1.serial_counter_SB_LUT4_O_7_I3_SB_LUT4_I2_I0
.sym 29887 uart_tx_u1.serial_counter_SB_DFFSR_Q_D[0]
.sym 29888 uart_tx_u1.serial_counter_SB_LUT4_O_7_I3
.sym 29889 uart_tx_u1.serial_counter_SB_LUT4_O_6_I3
.sym 29891 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 29895 uart_tx_u1.serial_counter[9]
.sym 29896 $PACKER_VCC_NET
.sym 29897 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 29899 uart_tx_u1.serial_counter[10]
.sym 29900 $PACKER_VCC_NET
.sym 29901 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 29905 $nextpnr_ICESTORM_LC_37$I3
.sym 29906 uart_tx_u1.serial_counter[9]
.sym 29907 uart_tx_u1.serial_counter[10]
.sym 29908 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3
.sym 29909 uart_tx_u1.serial_counter_SB_LUT4_O_I3
.sym 29913 uart_tx_u1.serial_counter_SB_LUT4_O_I3
.sym 29916 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 29917 tx_ready
.sym 29921 dds_u1.sine_lookup_u1.sine_data[5]
.sym 29922 dds_u1.sine_lookup_u1.sine_data[8]
.sym 29923 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 29924 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_22_I2
.sym 29925 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 29926 dds_u1.sine_lookup_u1.sine_data[5]
.sym 29927 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 29928 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_2_I2
.sym 29929 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 29933 dds_u1.sine_lookup_u1.sine_data[8]
.sym 29934 dds_u1.sine_lookup_u1.sine_data[11]
.sym 29935 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 29936 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_19_I2
.sym 29937 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 29941 dds_u1.sine_lookup_u1.sine_data[11]
.sym 29942 dds_u1.sine_lookup_u1.sine_data[9]
.sym 29943 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 29944 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_21_I2
.sym 29945 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 29949 dds_u1.sine_lookup_u1.sine_data[9]
.sym 29950 dds_u1.sine_lookup_u1.sine_data[10]
.sym 29951 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 29952 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_20_I2
.sym 29953 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 29961 uart_rx_u1.serial_counter_SB_LUT4_O_7_I3
.sym 29969 dds_u1.sine_lookup_u1.sine_data[10]
.sym 29970 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 29971 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 29972 uart_tx_u1.state[0]
.sym 29973 uart_tx_u1.state[1]
.sym 29974 rx_valid
.sym 29975 tx_ready
.sym 29976 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 29977 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 29982 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 29983 uart_tx_u1.state[0]
.sym 29984 uart_tx_u1.state[1]
.sym 29985 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 29987 uart_tx_u1.shift_counter[0]
.sym 29991 uart_tx_u1.shift_counter[1]
.sym 29992 $PACKER_VCC_NET
.sym 29995 uart_tx_u1.shift_counter[2]
.sym 29996 $PACKER_VCC_NET
.sym 29997 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 29999 uart_tx_u1.shift_counter[0]
.sym 30000 uart_tx_u1.shift_counter[1]
.sym 30001 uart_tx_u1.shift_counter[2]
.sym 30005 dds_u1.sine_lookup_u1.sine_data[16]
.sym 30006 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0
.sym 30007 uart_tx_u1.state[0]
.sym 30008 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 30009 uart_tx_u1.state[1]
.sym 30010 dds_u1.sine_lookup_u1.sine_data[16]
.sym 30011 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 30012 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_14_I2
.sym 30013 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 30016 uart_tx_u1.state[1]
.sym 30017 uart_tx_u1.state[0]
.sym 30021 dds_u1.sine_lookup_u1.sine_data[20]
.sym 30025 dds_u1.sine_lookup_u1.sine_data[19]
.sym 30029 dds_u1.sine_lookup_u1.sine_data[22]
.sym 30030 dds_u1.sine_lookup_u1.sine_data[19]
.sym 30031 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 30032 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_11_I2
.sym 30033 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 30034 dds_u1.sine_lookup_u1.sine_data[22]
.sym 30035 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 30036 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_7_I2
.sym 30037 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 30046 dds_u1.sine_lookup_u1.sine_data[20]
.sym 30047 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 30048 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_9_I2
.sym 30049 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 30054 data_byte[6]
.sym 30058 data_byte[5]
.sym 30062 data_byte[2]
.sym 30068 rx_valid
.sym 30069 tx_ready
.sym 30074 rx_valid
.sym 30075 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 30076 uart_tx_u1.state[0]
.sym 30077 uart_tx_u1.state[1]
.sym 30082 uart_tx_u1.shift_register[0]
.sym 30083 uart_tx_u1.tx_byte_SB_LUT4_I1_1_I3
.sym 30084 uart_tx_u1.tx_byte_SB_LUT4_I2_O
.sym 30085 uart_tx_u1.tx_byte_SB_LUT4_I0_O_SB_LUT4_O_I3
.sym 30086 uart_tx_u1.shift_register[1]
.sym 30087 uart_tx_u1.shift_register[2]
.sym 30088 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 30089 uart_tx_u1.tx_byte_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 30091 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 30092 uart_tx_u1.tx_byte_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 30093 uart_tx_u1.shift_register[1]
.sym 30094 tx_ready
.sym 30095 data_byte[7]
.sym 30096 uart_tx_u1.shift_register[7]
.sym 30097 uart_tx_u1.tx_byte_SB_LUT4_I1_1_I3
.sym 30100 uart_tx_u1.state[0]
.sym 30101 uart_tx_u1.state[1]
.sym 30102 data_byte[1]
.sym 30103 rx_valid
.sym 30104 uart_tx_u1.ready_SB_LUT4_I3_1_O
.sym 30105 uart_tx_u1.tx_byte_SB_LUT4_I0_I3
.sym 30107 tx_ready
.sym 30108 data_byte[0]
.sym 30109 rx_valid
.sym 30111 uart_tx_u1.shift_register[1]
.sym 30112 rx_valid
.sym 30113 tx_ready
.sym 30114 uart_tx_u1.shift_register[5]
.sym 30115 uart_tx_u1.shift_register[6]
.sym 30116 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 30117 uart_tx_u1.tx_byte_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 30118 rx_valid
.sym 30119 uart_tx_u1.shift_register[5]
.sym 30120 uart_tx_u1.tx_byte_SB_LUT4_I1_O
.sym 30121 uart_tx_u1.tx_byte_SB_LUT4_I0_O_SB_LUT4_O_1_I3
.sym 30123 data_byte[5]
.sym 30124 rx_valid
.sym 30125 tx_ready
.sym 30126 data_byte[6]
.sym 30127 rx_valid
.sym 30128 uart_tx_u1.ready_SB_LUT4_I3_5_O
.sym 30129 uart_tx_u1.tx_byte_SB_LUT4_I0_4_I3
.sym 30130 data_byte[2]
.sym 30131 rx_valid
.sym 30132 uart_tx_u1.ready_SB_LUT4_I3_2_O
.sym 30133 uart_tx_u1.tx_byte_SB_LUT4_I0_1_I3
.sym 30134 uart_tx_u1.shift_register[6]
.sym 30135 uart_tx_u1.shift_register[7]
.sym 30136 uart_tx_u1.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 30137 uart_tx_u1.tx_byte_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 30139 uart_tx_u1.shift_register[6]
.sym 30140 rx_valid
.sym 30141 tx_ready
.sym 30143 uart_tx_u1.shift_register[2]
.sym 30144 rx_valid
.sym 30145 tx_ready
.sym 30154 uart_rx_u1.rx_bits_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q
.sym 30158 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_DFF_Q_D
.sym 30163 uart_rx_u1.rx_reg_SB_LUT4_O_I3
.sym 30164 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_DFF_Q_D
.sym 30165 uart_rx_u1.rx_bits_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q
.sym 30166 uart_rx_u1.rx_bits_SB_LUT4_I3_O_SB_DFF_D_Q
.sym 30248 i2s_tx_u1.ws_SB_DFFE_Q_E
.sym 30249 out_ws$SB_IO_OUT
.sym 30250 sine_value[21]
.sym 30254 sine_value[21]
.sym 30274 sine_value[17]
.sym 30278 sine_value[16]
.sym 30282 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30283 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30284 out_ws$SB_IO_OUT
.sym 30285 i2s_tx_u1.ws_counter[1]
.sym 30286 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30287 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30288 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30289 out_ws$SB_IO_OUT
.sym 30290 i2s_tx_u1.left_buff[17]
.sym 30291 i2s_tx_u1.left_buff[21]
.sym 30292 i2s_tx_u1.ws_counter[2]
.sym 30293 i2s_tx_u1.ws_counter[0]
.sym 30294 i2s_tx_u1.right_buff[16]
.sym 30295 i2s_tx_u1.right_buff[17]
.sym 30296 i2s_tx_u1.ws_counter[2]
.sym 30297 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 30298 i2s_tx_u1.right_buff[20]
.sym 30299 i2s_tx_u1.right_buff[21]
.sym 30300 i2s_tx_u1.ws_counter[2]
.sym 30301 i2s_tx_u1.ws_counter[0]
.sym 30302 i2s_tx_u1.right_buff[22]
.sym 30303 i2s_tx_u1.right_buff[23]
.sym 30304 i2s_tx_u1.ws_counter[2]
.sym 30305 i2s_tx_u1.ws_counter[0]
.sym 30306 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30307 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30308 i2s_tx_u1.ws_counter[1]
.sym 30309 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30310 i2s_tx_u1.right_buff[0]
.sym 30311 i2s_tx_u1.right_buff[4]
.sym 30312 i2s_tx_u1.ws_counter[0]
.sym 30313 i2s_tx_u1.ws_counter[2]
.sym 30314 i2s_tx_u1.ws_counter[3]
.sym 30315 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30316 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30317 out_ws$SB_IO_OUT
.sym 30318 sine_value[4]
.sym 30322 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 30323 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30324 i2s_tx_u1.ws_counter[1]
.sym 30325 i2s_tx_u1.ws_counter[3]
.sym 30326 sine_value[4]
.sym 30330 i2s_tx_u1.right_buff[2]
.sym 30331 i2s_tx_u1.right_buff[6]
.sym 30332 i2s_tx_u1.ws_counter[0]
.sym 30333 i2s_tx_u1.ws_counter[2]
.sym 30334 i2s_tx_u1.left_buff[0]
.sym 30335 i2s_tx_u1.left_buff[4]
.sym 30336 i2s_tx_u1.ws_counter[0]
.sym 30337 i2s_tx_u1.ws_counter[2]
.sym 30338 i2s_tx_u1.right_buff[11]
.sym 30339 i2s_tx_u1.right_buff[15]
.sym 30340 i2s_tx_u1.ws_counter[0]
.sym 30341 i2s_tx_u1.ws_counter[2]
.sym 30342 sine_value[15]
.sym 30346 i2s_tx_u1.left_buff[11]
.sym 30347 i2s_tx_u1.left_buff[15]
.sym 30348 i2s_tx_u1.ws_counter[2]
.sym 30349 i2s_tx_u1.ws_counter[0]
.sym 30350 sine_value[3]
.sym 30354 i2s_tx_u1.right_buff[3]
.sym 30355 i2s_tx_u1.right_buff[7]
.sym 30356 i2s_tx_u1.ws_counter[2]
.sym 30357 i2s_tx_u1.ws_counter[0]
.sym 30358 sine_value[15]
.sym 30362 i2s_tx_u1.right_buff[12]
.sym 30363 i2s_tx_u1.right_buff[13]
.sym 30364 i2s_tx_u1.ws_counter[2]
.sym 30365 i2s_tx_u1.ws_counter[0]
.sym 30366 sine_value[2]
.sym 30370 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 30371 uart_tx_u1.serial_counter_SB_LUT4_O_7_I3_SB_LUT4_I2_I0
.sym 30372 $PACKER_VCC_NET
.sym 30373 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 30374 dds_u1.sine_lookup_u1.sine_data[3]
.sym 30375 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 30376 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_4_I2
.sym 30377 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 30381 dds_u1.sine_lookup_u1.sine_data[4]
.sym 30386 i2s_tx_u1.right_buff[10]
.sym 30387 i2s_tx_u1.right_buff[14]
.sym 30388 i2s_tx_u1.ws_counter[0]
.sym 30389 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30390 dds_u1.sine_lookup_u1.sine_data[4]
.sym 30391 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 30392 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_3_I2
.sym 30393 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 30394 dds_u1.sine_lookup_u1.sine_data[2]
.sym 30395 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 30396 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_5_I2
.sym 30397 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 30401 dds_u1.sine_lookup_u1.sine_data[2]
.sym 30403 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_10_I3
.sym 30408 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_10_I2
.sym 30411 $PACKER_VCC_NET
.sym 30413 $nextpnr_ICESTORM_LC_1$I3
.sym 30416 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_5_I2
.sym 30419 $PACKER_VCC_NET
.sym 30421 $nextpnr_ICESTORM_LC_2$I3
.sym 30424 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_4_I2
.sym 30427 $PACKER_VCC_NET
.sym 30429 $nextpnr_ICESTORM_LC_3$I3
.sym 30432 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_3_I2
.sym 30435 $PACKER_VCC_NET
.sym 30437 $nextpnr_ICESTORM_LC_4$I3
.sym 30440 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_2_I2
.sym 30443 $PACKER_VCC_NET
.sym 30445 $nextpnr_ICESTORM_LC_5$I3
.sym 30448 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_1_I2
.sym 30451 $PACKER_VCC_NET
.sym 30453 $nextpnr_ICESTORM_LC_6$I3
.sym 30456 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2
.sym 30459 $PACKER_VCC_NET
.sym 30461 $nextpnr_ICESTORM_LC_7$I3
.sym 30464 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_22_I2
.sym 30467 $PACKER_VCC_NET
.sym 30469 $nextpnr_ICESTORM_LC_8$I3
.sym 30472 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_21_I2
.sym 30475 $PACKER_VCC_NET
.sym 30477 $nextpnr_ICESTORM_LC_9$I3
.sym 30480 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_20_I2
.sym 30483 $PACKER_VCC_NET
.sym 30485 $nextpnr_ICESTORM_LC_10$I3
.sym 30488 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_19_I2
.sym 30491 $PACKER_VCC_NET
.sym 30493 $nextpnr_ICESTORM_LC_11$I3
.sym 30496 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_18_I2
.sym 30499 $PACKER_VCC_NET
.sym 30501 $nextpnr_ICESTORM_LC_12$I3
.sym 30504 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_17_I2
.sym 30507 $PACKER_VCC_NET
.sym 30509 $nextpnr_ICESTORM_LC_13$I3
.sym 30512 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_16_I2
.sym 30515 $PACKER_VCC_NET
.sym 30517 $nextpnr_ICESTORM_LC_14$I3
.sym 30520 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_15_I2
.sym 30523 $PACKER_VCC_NET
.sym 30525 $nextpnr_ICESTORM_LC_15$I3
.sym 30528 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_14_I2
.sym 30531 $PACKER_VCC_NET
.sym 30533 $nextpnr_ICESTORM_LC_16$I3
.sym 30536 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_13_I2
.sym 30539 $PACKER_VCC_NET
.sym 30541 $nextpnr_ICESTORM_LC_17$I3
.sym 30544 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_12_I2
.sym 30547 $PACKER_VCC_NET
.sym 30549 $nextpnr_ICESTORM_LC_18$I3
.sym 30552 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_11_I2
.sym 30555 $PACKER_VCC_NET
.sym 30557 $nextpnr_ICESTORM_LC_19$I3
.sym 30560 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_9_I2
.sym 30563 $PACKER_VCC_NET
.sym 30565 $nextpnr_ICESTORM_LC_20$I3
.sym 30568 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_8_I2
.sym 30571 $PACKER_VCC_NET
.sym 30573 $nextpnr_ICESTORM_LC_21$I3
.sym 30576 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_7_I2
.sym 30578 dds_u1.sine_lookup_u1.sine_data[23]
.sym 30579 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 30581 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 30582 dds_u1.sine_lookup_u1.sine_data[21]
.sym 30583 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 30584 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_8_I2
.sym 30585 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 30589 dds_u1.sine_lookup_u1.sine_data[21]
.sym 30595 uart_rx_u1.state_SB_DFFE_Q_E
.sym 30596 uart_rx_u1.state[0]
.sym 30597 uart_rx_u1.state[1]
.sym 30602 data_byte[3]
.sym 30606 data_byte[4]
.sym 30610 data_byte[1]
.sym 30616 data_byte[1]
.sym 30617 data_byte[3]
.sym 30619 data_byte[2]
.sym 30620 data_byte[1]
.sym 30621 data_byte[3]
.sym 30622 data_byte[2]
.sym 30626 data_byte[2]
.sym 30627 data_byte[3]
.sym 30628 led2_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 30629 led2_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 30630 led1_SB_DFFE_Q_D
.sym 30635 data_byte[2]
.sym 30636 data_byte[3]
.sym 30637 data_byte[1]
.sym 30640 data_byte[0]
.sym 30641 led1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 30642 led3_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 30643 led1_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 30644 led1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 30645 data_byte[0]
.sym 30646 data_byte[0]
.sym 30647 led1_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 30648 led1_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 30649 led1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 30650 led1_SB_DFFE_Q_D
.sym 30651 data_byte[0]
.sym 30652 led3_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 30653 led1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 30655 led1_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 30656 led2_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 30657 led2_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 30661 uart_rx_u1.rx_reg_SB_LUT4_O_I3
.sym 30662 data_byte[6]
.sym 30666 data_byte[5]
.sym 30670 data_byte[7]
.sym 30678 data_byte[6]
.sym 30679 data_byte[7]
.sym 30680 data_byte[4]
.sym 30681 data_byte[5]
.sym 30761 out_ws$SB_IO_OUT
.sym 30786 i2s_tx_u1.ws_counter[4]
.sym 30787 i2s_tx_u1.ws_counter[1]
.sym 30788 i2s_tx_u1.ws_counter[2]
.sym 30789 i2s_tx_u1.ws_counter[0]
.sym 30793 i2s_tx_u1.ws_counter[2]
.sym 30799 i2s_tx_u1.ws_counter[4]
.sym 30800 $PACKER_VCC_NET
.sym 30801 i2s_tx_u1.ws_counter[3]
.sym 30804 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 30805 i2s_tx_u1.strobe
.sym 30808 i2s_tx_u1.ws_counter[3]
.sym 30809 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I2
.sym 30813 i2s_tx_u1.ws_counter[4]
.sym 30814 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 30815 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 30816 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 30817 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 30819 i2s_tx_u1.ws_counter[0]
.sym 30823 i2s_tx_u1.ws_counter[1]
.sym 30824 $PACKER_VCC_NET
.sym 30827 i2s_tx_u1.ws_counter[2]
.sym 30828 $PACKER_VCC_NET
.sym 30829 i2s_tx_u1.ws_counter_SB_DFFESS_Q_D_SB_LUT4_O_3_I3[2]
.sym 30831 i2s_tx_u1.ws_counter[3]
.sym 30832 $PACKER_VCC_NET
.sym 30833 i2s_tx_u1.ws_counter_SB_DFFESS_Q_D_SB_LUT4_O_3_I3[3]
.sym 30835 i2s_tx_u1.ws_counter[4]
.sym 30836 $PACKER_VCC_NET
.sym 30837 i2s_tx_u1.ws_counter_SB_DFFESS_Q_D_SB_LUT4_O_3_I3[4]
.sym 30838 i2s_tx_u1.ws_counter[1]
.sym 30839 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30840 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30841 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30843 i2s_tx_u1.ws_counter[1]
.sym 30844 $PACKER_VCC_NET
.sym 30845 i2s_tx_u1.ws_counter[0]
.sym 30846 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D
.sym 30850 sine_value[6]
.sym 30854 i2s_tx_u1.left_buff[3]
.sym 30855 i2s_tx_u1.left_buff[7]
.sym 30856 i2s_tx_u1.ws_counter[2]
.sym 30857 i2s_tx_u1.ws_counter[0]
.sym 30858 i2s_tx_u1.left_buff[2]
.sym 30859 i2s_tx_u1.left_buff[6]
.sym 30860 i2s_tx_u1.ws_counter[0]
.sym 30861 i2s_tx_u1.ws_counter[2]
.sym 30862 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 30863 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30864 i2s_tx_u1.ws_counter[1]
.sym 30865 i2s_tx_u1.ws_counter[3]
.sym 30866 sine_value[2]
.sym 30870 sine_value[6]
.sym 30874 i2s_tx_u1.left_buff[12]
.sym 30875 i2s_tx_u1.left_buff[13]
.sym 30876 i2s_tx_u1.ws_counter[2]
.sym 30877 i2s_tx_u1.ws_counter[0]
.sym 30878 sine_value[3]
.sym 30882 sine_value[12]
.sym 30886 sine_value[13]
.sym 30890 sine_value[10]
.sym 30894 sine_value[12]
.sym 30898 sine_value[13]
.sym 30902 sine_value[7]
.sym 30906 sine_value[7]
.sym 30910 sine_value[14]
.sym 30921 $PACKER_VCC_NET
.sym 30925 dds_u1.sine_lookup_u1.sine_data[6]
.sym 30926 dds_u1.sine_lookup_u1.sine_data[6]
.sym 30927 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 30928 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_1_I2
.sym 30929 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 30934 dds_u1.sine_lookup_u1.sine_data[7]
.sym 30935 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 30936 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2
.sym 30937 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 30945 dds_u1.sine_lookup_u1.sine_data[7]
.sym 30949 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3
.sym 30950 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 30951 uart_rx_u1.serial_counter[1]
.sym 30952 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 30953 uart_rx_u1.serial_counter[0]
.sym 30954 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 30955 uart_rx_u1.serial_counter[4]
.sym 30956 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 30957 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 30958 dds_u1.sine_lookup_u1.sine_data[12]
.sym 30959 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 30960 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_18_I2
.sym 30961 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 30962 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 30963 uart_rx_u1.serial_counter[3]
.sym 30964 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 30965 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 30966 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 30967 uart_rx_u1.serial_counter[2]
.sym 30968 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 30969 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 30973 dds_u1.sine_lookup_u1.sine_data[12]
.sym 30977 uart_rx_u1.serial_counter_SB_LUT4_O_5_I3
.sym 30981 uart_rx_u1.serial_counter_SB_LUT4_O_3_I3
.sym 30982 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 30983 uart_rx_u1.serial_counter[7]
.sym 30984 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 30985 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 30986 uart_rx_u1.serial_counter_SB_LUT4_O_5_I3
.sym 30987 uart_rx_u1.serial_counter_SB_LUT4_O_4_I3
.sym 30988 uart_rx_u1.serial_counter_SB_LUT4_O_3_I3
.sym 30989 uart_rx_u1.serial_counter_SB_LUT4_O_2_I3
.sym 30990 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 30991 uart_rx_u1.serial_counter[5]
.sym 30992 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 30993 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 30997 uart_rx_u1.serial_counter_SB_LUT4_O_2_I3
.sym 30998 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 30999 uart_rx_u1.serial_counter[6]
.sym 31000 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 31001 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 31002 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0
.sym 31003 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3
.sym 31004 uart_rx_u1.serial_counter_SB_LUT4_O_7_I3
.sym 31005 uart_rx_u1.serial_counter_SB_LUT4_O_6_I3
.sym 31009 uart_rx_u1.serial_counter_SB_LUT4_O_4_I3
.sym 31013 dds_u1.sine_lookup_u1.sine_data[14]
.sym 31014 dds_u1.sine_lookup_u1.sine_data[13]
.sym 31015 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 31016 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_17_I2
.sym 31017 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 31018 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 31019 uart_rx_u1.serial_counter[8]
.sym 31020 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 31021 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 31022 dds_u1.sine_lookup_u1.sine_data[15]
.sym 31023 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 31024 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_15_I2
.sym 31025 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 31029 dds_u1.sine_lookup_u1.sine_data[15]
.sym 31031 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 31032 uart_rx_u1.serial_counter_SB_LUT4_O_5_I3_SB_LUT4_I0_O
.sym 31033 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_O
.sym 31034 dds_u1.sine_lookup_u1.sine_data[14]
.sym 31035 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 31036 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_16_I2
.sym 31037 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 31041 dds_u1.sine_lookup_u1.sine_data[13]
.sym 31050 dds_u1.sine_lookup_u1.sine_data[18]
.sym 31051 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 31052 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_12_I2
.sym 31053 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 31062 dds_u1.sine_lookup_u1.sine_data[17]
.sym 31063 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 31064 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_13_I2
.sym 31065 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 31069 dds_u1.sine_lookup_u1.sine_data[18]
.sym 31073 dds_u1.sine_lookup_u1.sine_data[17]
.sym 31075 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 31079 uart_rx_u1.shift_counter[1]
.sym 31080 $PACKER_VCC_NET
.sym 31083 uart_rx_u1.shift_counter[2]
.sym 31084 $PACKER_VCC_NET
.sym 31085 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 31087 uart_rx_u1.shift_counter[1]
.sym 31088 $PACKER_VCC_NET
.sym 31089 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 31091 uart_rx_u1.shift_counter[2]
.sym 31092 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 31093 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_1_I2
.sym 31094 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0
.sym 31095 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 31096 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2
.sym 31097 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 31098 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0
.sym 31099 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 31100 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2
.sym 31101 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 31103 uart_rx_u1.shift_counter[1]
.sym 31104 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 31105 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_1_I2
.sym 31108 uart_rx_u1.state[1]
.sym 31109 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 31111 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 31112 uart_rx_u1.shift_counter[1]
.sym 31113 uart_rx_u1.shift_counter[2]
.sym 31114 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 31115 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2
.sym 31116 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_O
.sym 31117 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 31120 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 31121 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 31123 uart_rx_u1.state[1]
.sym 31124 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 31125 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 31127 uart_rx_u1.shift_counter[2]
.sym 31128 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 31129 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 31131 uart_rx_u1.shift_counter[1]
.sym 31132 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 31133 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 31136 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 31137 uart_rx_u1.state[1]
.sym 31140 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 31141 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_1_I2
.sym 31143 uart_rx_u1.state[1]
.sym 31144 uart_rx_u1.state[0]
.sym 31145 uart_rx_u1.state_SB_DFFE_Q_E
.sym 31146 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I0
.sym 31147 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 31148 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I2
.sym 31149 uart_rx_u1.receive_SB_LUT4_I0_O
.sym 31151 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_O
.sym 31152 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 31153 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 31154 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_I0
.sym 31155 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 31156 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_1_I2
.sym 31157 uart_rx_u1.receive_SB_LUT4_I0_O
.sym 31162 tx_ready
.sym 31163 uart_rx_u1.state[0]
.sym 31164 uart_rx_u1.state[1]
.sym 31165 uart_rx_u1.state_SB_DFFE_Q_E
.sym 31181 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_O
.sym 31299 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D
.sym 31304 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_I1
.sym 31308 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_1_I1
.sym 31311 $PACKER_VCC_NET
.sym 31312 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_I1
.sym 31316 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 31319 i2s_tx_u1.ws_counter[3]
.sym 31320 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I2
.sym 31321 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I3
.sym 31325 i2s_tx_u1.ws_counter[3]
.sym 31329 i2s_tx_u1.ws_counter[1]
.sym 31333 i2s_tx_u1.ws_counter[0]
.sym 31344 i2s_tx_u1.sck_SB_DFFE_Q_E
.sym 31345 out_sck$SB_IO_OUT
.sym 31350 i2s_tx_u1.ws_counter[3]
.sym 31351 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31352 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31353 out_ws$SB_IO_OUT
.sym 31361 out_sck$SB_IO_OUT
.sym 31370 sine_value[9]
.sym 31374 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 31375 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31376 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31377 i2s_tx_u1.ws_counter[1]
.sym 31382 i2s_tx_u1.left_buff[8]
.sym 31383 i2s_tx_u1.left_buff[9]
.sym 31384 i2s_tx_u1.ws_counter[2]
.sym 31385 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31386 sine_value[8]
.sym 31390 i2s_tx_u1.left_buff[10]
.sym 31391 i2s_tx_u1.left_buff[14]
.sym 31392 i2s_tx_u1.ws_counter[0]
.sym 31393 i2s_tx_u1.ws_counter[2]
.sym 31398 sine_value[14]
.sym 31406 sine_value[10]
.sym 31459 uart_rx_u1.serial_counter[0]
.sym 31463 uart_rx_u1.serial_counter[1]
.sym 31464 $PACKER_VCC_NET
.sym 31467 $PACKER_VCC_NET
.sym 31469 $nextpnr_ICESTORM_LC_26$I3
.sym 31471 uart_rx_u1.serial_counter[2]
.sym 31472 $PACKER_VCC_NET
.sym 31475 $PACKER_VCC_NET
.sym 31477 $nextpnr_ICESTORM_LC_27$I3
.sym 31479 uart_rx_u1.serial_counter[3]
.sym 31480 $PACKER_VCC_NET
.sym 31483 $PACKER_VCC_NET
.sym 31485 $nextpnr_ICESTORM_LC_28$I3
.sym 31487 uart_rx_u1.serial_counter[4]
.sym 31488 $PACKER_VCC_NET
.sym 31491 $PACKER_VCC_NET
.sym 31493 $nextpnr_ICESTORM_LC_29$I3
.sym 31495 uart_rx_u1.serial_counter[5]
.sym 31496 $PACKER_VCC_NET
.sym 31499 $PACKER_VCC_NET
.sym 31501 $nextpnr_ICESTORM_LC_30$I3
.sym 31503 uart_rx_u1.serial_counter[6]
.sym 31504 $PACKER_VCC_NET
.sym 31507 $PACKER_VCC_NET
.sym 31509 $nextpnr_ICESTORM_LC_31$I3
.sym 31511 uart_rx_u1.serial_counter[7]
.sym 31512 $PACKER_VCC_NET
.sym 31515 $PACKER_VCC_NET
.sym 31517 $nextpnr_ICESTORM_LC_32$I3
.sym 31519 uart_rx_u1.serial_counter[8]
.sym 31520 $PACKER_VCC_NET
.sym 31522 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 31523 uart_rx_u1.serial_counter[9]
.sym 31524 $PACKER_VCC_NET
.sym 31525 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 31526 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 31527 uart_rx_u1.serial_counter[10]
.sym 31528 $PACKER_VCC_NET
.sym 31529 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[10]
.sym 31533 $nextpnr_ICESTORM_LC_33$I3
.sym 31537 uart_rx_u1.serial_counter_SB_LUT4_O_I3
.sym 31538 uart_rx_u1.serial_counter[9]
.sym 31539 uart_rx_u1.serial_counter[10]
.sym 31540 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3
.sym 31541 uart_rx_u1.serial_counter_SB_LUT4_O_I3
.sym 31549 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3
.sym 31564 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 31565 uart_rx_u1.serial_counter_SB_LUT4_O_I3
.sym 31620 i2s_tx_u1.sck_counter[0]
.sym 31621 i2s_tx_u1.sck_counter[1]
.sym 31622 $PACKER_GND_NET
.sym 31627 uart_rx_u1.state[4]
.sym 31628 uart_rx_u1.state[2]
.sym 31629 uart_rx_u1.state[3]
.sym 31630 $PACKER_GND_NET
.sym 31638 uart_rx_u1.state[0]
.sym 31639 uart_rx_u1.state[4]
.sym 31640 uart_rx_u1.state[2]
.sym 31641 uart_rx_u1.state[3]
.sym 31646 $PACKER_GND_NET
.sym 31656 i2s_tx_u1.sck_counter[0]
.sym 31657 i2s_tx_u1.sck_counter[1]
.sym 31677 i2s_tx_u1.sck_counter[0]
.sym 31981 uart_rx_u1.serial_counter_SB_LUT4_O_6_I3
