INFO-FLOW: Workspace D:/Vivado/FFT_sol/FFT_sol/no_opt opened at Tue Jun 24 23:09:09 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z030-sbv485-1 
Execute       create_platform xc7z030-sbv485-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Vivado/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z030-sbv485-1'
Command       create_platform done; 0.813 sec.
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.109 sec.
Execute       ap_part_info -name xc7z030-sbv485-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.942 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.108 sec.
Execute   set_part xc7z030sbv485-1 
INFO: [HLS 200-1510] Running: set_part xc7z030sbv485-1 
Execute     create_platform xc7z030sbv485-1 -board  
Execute     source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z030-sbv485-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.12 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./FFT_sol/no_opt/directives.tcl 
INFO: [HLS 200-1510] Running: source ./FFT_sol/no_opt/directives.tcl
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 112.484 MB.
Execute       set_directive_top fft32 -name=fft32 
Execute       source D:/Vivado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Vivado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Vivado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'FFT32_sol.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling FFT32_sol.cpp as C++
Execute       ap_part_info -name xc7z030-sbv485-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: D:/Vivado/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang FFT32_sol.cpp -foptimization-record-file=D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/FFT32_sol.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Vivado/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot -I D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/FFT32_sol.pp.0.cpp {-hls-platform-db-name=D:/Vivado/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_530.000000_DSP_400.000000_FF_157200.000000_LUT_78600.000000_SLICE_19650.000000_URAM_0.000000 -device-name-info=xc7z030sbv485-1 > D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/FFT32_sol.cpp.clang.out.log 2> D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/FFT32_sol.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: D:/Vivado/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/FFT32_sol.pp.0.cpp {-hls-platform-db-name=D:/Vivado/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_530.000000_DSP_400.000000_FF_157200.000000_LUT_78600.000000_SLICE_19650.000000_URAM_0.000000 -device-name-info=xc7z030sbv485-1 > D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/clang.out.log 2> D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/FFT32_sol.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Vivado/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/.systemc_flag -fix-errors D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/FFT32_sol.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.803 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/FFT32_sol.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Vivado/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/all.directive.json -fix-errors D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/FFT32_sol.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.399 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/FFT32_sol.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: D:/Vivado/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/FFT32_sol.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/FFT32_sol.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/FFT32_sol.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/FFT32_sol.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source D:/Vivado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 7.411 sec.
INFO-FLOW: run_clang exec: D:/Vivado/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/FFT32_sol.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/FFT32_sol.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/FFT32_sol.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/FFT32_sol.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z030-sbv485-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: D:/Vivado/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/FFT32_sol.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/FFT32_sol.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot -I D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/FFT32_sol.bc {-hls-platform-db-name=D:/Vivado/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_530.000000_DSP_400.000000_FF_157200.000000_LUT_78600.000000_SLICE_19650.000000_URAM_0.000000 -device-name-info=xc7z030sbv485-1 > D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/FFT32_sol.pp.0.cpp.clang.out.log 2> D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/FFT32_sol.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 27.683 seconds; current allocated memory: 117.605 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.0.bc -args  "D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/FFT32_sol.g.bc"  
INFO-FLOW: run_clang exec: D:/Vivado/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/FFT32_sol.g.bc -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.0.bc > D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.1.lower.bc -args D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: D:/Vivado/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.1.lower.bc > D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.2.m1.bc -args D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Vivado/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc D:/Vivado/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: D:/Vivado/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Vivado/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc D:/Vivado/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.2.m1.bc > D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.626 sec.
Execute       run_link_or_opt -opt -out D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.3.fpc.bc -args D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fft32 -reflow-float-conversion 
INFO-FLOW: run_clang exec: D:/Vivado/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fft32 -reflow-float-conversion -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.3.fpc.bc > D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.747 sec.
Execute       run_link_or_opt -out D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.4.m2.bc -args D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Vivado/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: D:/Vivado/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Vivado/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.4.m2.bc > D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.5.gdce.bc -args D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fft32 
INFO-FLOW: run_clang exec: D:/Vivado/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fft32 -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.5.gdce.bc > D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: D:/Vivado/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=fft32 -mllvm -hls-db-dir -mllvm D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.5.gdce.bc -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=D:/Vivado/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_530.000000_DSP_400.000000_FF_157200.000000_LUT_78600.000000_SLICE_19650.000000_URAM_0.000000 -device-name-info=xc7z030sbv485-1 > D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
WARNING: [HLS 214-366] Duplicating function 'cmul(complex_t const&, complex_t const&)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT32_sol.cpp:43:19)
WARNING: [HLS 214-366] Duplicating function 'radix4_bfly(complex_t&, complex_t&, complex_t&, complex_t&)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT32_sol.cpp:130:9)
WARNING: [HLS 214-366] Duplicating function 'complex_t::complex_t(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>) (.3.6.29.35.41)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT32_sol.cpp:69:15)
WARNING: [HLS 214-366] Duplicating function 'complex_t::complex_t(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>) (.3.6.29.35.41)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT32_sol.cpp:81:15)
WARNING: [HLS 214-366] Duplicating function 'complex_t::complex_t(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>) (.3.6.29.35.41)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT32_sol.cpp:90:15)
WARNING: [HLS 214-366] Duplicating function 'complex_t::complex_t(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>) (.3.6.29.35.41)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT32_sol.cpp:104:15)
WARNING: [HLS 214-366] Duplicating function 'complex_t::complex_t(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>) (.3.6.29.35.41)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT32_sol.cpp:114:19)
INFO: [HLS 214-178] Inlining function 'complex_t::complex_t(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>) (.3.6.29.35.41)' into 'axis_data::axis_data()' (./FFT32.h:50:0)
INFO: [HLS 214-178] Inlining function 'void cordic_apfixed::circ_range_redux<16, 4, 17>(ap_ufixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<2>&, ap_ufixed<17, 1, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'void cordic_apfixed::generic_sincos<16, 4>(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<((16) - (4)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<((16) - (4)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0>&) (.65)' (D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:228:0)
INFO: [HLS 214-178] Inlining function 'void cordic_apfixed::cordic_circ_apfixed<18, 3, 0>(ap_fixed<18, 3, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<18, 3, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<18, 3, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'void cordic_apfixed::generic_sincos<16, 4>(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<((16) - (4)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<((16) - (4)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0>&) (.65)' (D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:228:0)
INFO: [HLS 214-178] Inlining function 'complex_t::complex_t(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>) (.3.6.29.35.41)' into 'cmul(complex_t const&, complex_t const&)' (FFT32_sol.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'complex_t::complex_t(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>) (.3.6.29.35.41)' into 'cmul(complex_t const&, complex_t const&) (.201)' (FFT32_sol.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'cmul(complex_t const&, complex_t const&) (.201)' into 'radix2_bfly(complex_t&, complex_t&, complex_t const&)' (FFT32_sol.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'complex_t::complex_t(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>) (.3.6.29.35.41.203)' into 'fft32(hls::stream<axis_data, 0>&, hls::stream<axis_data, 0>&)' (FFT32_sol.cpp:64:0)
INFO: [HLS 214-178] Inlining function 'axis_data::axis_data()' into 'fft32(hls::stream<axis_data, 0>&, hls::stream<axis_data, 0>&)' (FFT32_sol.cpp:64:0)
INFO: [HLS 214-178] Inlining function 'bit_reverse(unsigned int, int)' into 'fft32(hls::stream<axis_data, 0>&, hls::stream<axis_data, 0>&)' (FFT32_sol.cpp:64:0)
INFO: [HLS 214-178] Inlining function 'radix4_bfly(complex_t&, complex_t&, complex_t&, complex_t&)' into 'fft32(hls::stream<axis_data, 0>&, hls::stream<axis_data, 0>&)' (FFT32_sol.cpp:64:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<((16) - (4)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0> hls::cos<16, 4>(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'fft32(hls::stream<axis_data, 0>&, hls::stream<axis_data, 0>&)' (FFT32_sol.cpp:64:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<((16) - (4)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0> hls::sin<16, 4>(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'fft32(hls::stream<axis_data, 0>&, hls::stream<axis_data, 0>&)' (FFT32_sol.cpp:64:0)
INFO: [HLS 214-178] Inlining function 'cmul(complex_t const&, complex_t const&)' into 'fft32(hls::stream<axis_data, 0>&, hls::stream<axis_data, 0>&)' (FFT32_sol.cpp:64:0)
INFO: [HLS 214-178] Inlining function 'radix4_bfly(complex_t&, complex_t&, complex_t&, complex_t&) (.202)' into 'fft32(hls::stream<axis_data, 0>&, hls::stream<axis_data, 0>&)' (FFT32_sol.cpp:64:0)
INFO: [HLS 214-178] Inlining function 'complex_t::complex_t(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>) (.3.6.29.35.41)' into 'fft32(hls::stream<axis_data, 0>&, hls::stream<axis_data, 0>&)' (FFT32_sol.cpp:64:0)
INFO: [HLS 214-178] Inlining function 'radix2_bfly(complex_t&, complex_t&, complex_t const&)' into 'fft32(hls::stream<axis_data, 0>&, hls::stream<axis_data, 0>&)' (FFT32_sol.cpp:64:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream' with compact=bit mode in 33-bits (FFT32_sol.cpp:64:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_stream' with compact=bit mode in 33-bits (FFT32_sol.cpp:64:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.071 seconds; current allocated memory: 118.789 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 118.789 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top fft32 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.0.bc -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 126.723 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.1.bc -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.2.prechk.bc -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 130.492 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.g.1.bc to D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.o.1.bc -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (FFT32_sol.cpp:69) in function 'fft32' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_loop' (FFT32_sol.cpp:74) in function 'fft32' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' (FFT32_sol.cpp:81) in function 'fft32' automatically.
INFO: [XFORM 203-510] Pipelining loop 'bit_rev_assign_loop' (FFT32_sol.cpp:84) in function 'fft32' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' (FFT32_sol.cpp:90) in function 'fft32' automatically.
INFO: [XFORM 203-510] Pipelining loop 'stage1_loop' (FFT32_sol.cpp:93) in function 'fft32' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' (FFT32_sol.cpp:104) in function 'fft32' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9.1' (FFT32_sol.cpp:114) in function 'fft32' automatically.
INFO: [XFORM 203-510] Pipelining loop 'output_loop' (FFT32_sol.cpp:152) in function 'fft32' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'bit_rev_assign_loop' (FFT32_sol.cpp:84) in function 'fft32' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'bit_rev_loop' (FFT32_sol.cpp:56) in function 'fft32' completely with a factor of 5.
INFO: [XFORM 203-102] Automatically partitioning small array 'w.real' (FFT32_sol.cpp:114) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w.imag' (FFT32_sol.cpp:114) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'w.real' (FFT32_sol.cpp:114) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w.imag' (FFT32_sol.cpp:114) in dimension 1 completely.
Command         transform done; 0.277 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.o.1.tmp.bc -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FFT32_sol.cpp:114:19) in function 'fft32'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FFT32_sol.cpp:118:18) to (FFT32_sol.cpp:118:9) in function 'fft32'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FFT32_sol.cpp:141:14) to (FFT32_sol.cpp:141:5) in function 'fft32'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:88:9) to (D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:87:22) in function 'cordic_apfixed::generic_sincos<16, 4>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:230:28) to (D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:87:22) in function 'cordic_apfixed::generic_sincos<16, 4>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:245:27) to (D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:293:3) in function 'cordic_apfixed::generic_sincos<16, 4>'... converting 6 basic blocks.
Command         transform done; 0.127 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 155.559 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.o.2.bc -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'stage2_loop' (FFT32_sol.cpp:107:5) in function 'fft32' more than one sub loop.
Execute           auto_get_db
Command         transform done; 0.177 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 247.086 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.778 sec.
Command     elaborate done; 32.568 sec.
Execute     ap_eval exec zip -j D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'fft32' ...
Execute       ap_set_top_model fft32 
WARNING: [SYN 201-103] Legalizing function name 'generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1' to 'generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1'.
WARNING: [SYN 201-103] Legalizing function name 'generic_sincos<16, 4>' to 'generic_sincos_16_4_s'.
Execute       get_model_list fft32 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model fft32 
Execute       preproc_iomode -model fft32_Pipeline_output_loop 
Execute       preproc_iomode -model generic_sincos<16, 4> 
Execute       preproc_iomode -model generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 
Execute       preproc_iomode -model fft32_Pipeline_8 
Execute       preproc_iomode -model fft32_Pipeline_7 
Execute       preproc_iomode -model fft32_Pipeline_stage1_loop 
Execute       preproc_iomode -model fft32_Pipeline_5 
Execute       preproc_iomode -model fft32_Pipeline_bit_rev_assign_loop 
Execute       preproc_iomode -model fft32_Pipeline_3 
Execute       preproc_iomode -model fft32_Pipeline_input_loop 
Execute       preproc_iomode -model fft32_Pipeline_1 
Execute       get_model_list fft32 -filter all-wo-channel 
INFO-FLOW: Model list for configure: fft32_Pipeline_1 fft32_Pipeline_input_loop fft32_Pipeline_3 fft32_Pipeline_bit_rev_assign_loop fft32_Pipeline_5 fft32_Pipeline_stage1_loop fft32_Pipeline_7 fft32_Pipeline_8 {generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1} {generic_sincos<16, 4>} fft32_Pipeline_output_loop fft32
INFO-FLOW: Configuring Module : fft32_Pipeline_1 ...
Execute       set_default_model fft32_Pipeline_1 
Execute       apply_spec_resource_limit fft32_Pipeline_1 
INFO-FLOW: Configuring Module : fft32_Pipeline_input_loop ...
Execute       set_default_model fft32_Pipeline_input_loop 
Execute       apply_spec_resource_limit fft32_Pipeline_input_loop 
INFO-FLOW: Configuring Module : fft32_Pipeline_3 ...
Execute       set_default_model fft32_Pipeline_3 
Execute       apply_spec_resource_limit fft32_Pipeline_3 
INFO-FLOW: Configuring Module : fft32_Pipeline_bit_rev_assign_loop ...
Execute       set_default_model fft32_Pipeline_bit_rev_assign_loop 
Execute       apply_spec_resource_limit fft32_Pipeline_bit_rev_assign_loop 
INFO-FLOW: Configuring Module : fft32_Pipeline_5 ...
Execute       set_default_model fft32_Pipeline_5 
Execute       apply_spec_resource_limit fft32_Pipeline_5 
INFO-FLOW: Configuring Module : fft32_Pipeline_stage1_loop ...
Execute       set_default_model fft32_Pipeline_stage1_loop 
Execute       apply_spec_resource_limit fft32_Pipeline_stage1_loop 
INFO-FLOW: Configuring Module : fft32_Pipeline_7 ...
Execute       set_default_model fft32_Pipeline_7 
Execute       apply_spec_resource_limit fft32_Pipeline_7 
INFO-FLOW: Configuring Module : fft32_Pipeline_8 ...
Execute       set_default_model fft32_Pipeline_8 
Execute       apply_spec_resource_limit fft32_Pipeline_8 
INFO-FLOW: Configuring Module : generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 ...
Execute       set_default_model generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 
Execute       apply_spec_resource_limit generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 
INFO-FLOW: Configuring Module : generic_sincos<16, 4> ...
Execute       set_default_model generic_sincos<16, 4> 
Execute       apply_spec_resource_limit generic_sincos<16, 4> 
INFO-FLOW: Configuring Module : fft32_Pipeline_output_loop ...
Execute       set_default_model fft32_Pipeline_output_loop 
Execute       apply_spec_resource_limit fft32_Pipeline_output_loop 
INFO-FLOW: Configuring Module : fft32 ...
Execute       set_default_model fft32 
Execute       apply_spec_resource_limit fft32 
INFO-FLOW: Model list for preprocess: fft32_Pipeline_1 fft32_Pipeline_input_loop fft32_Pipeline_3 fft32_Pipeline_bit_rev_assign_loop fft32_Pipeline_5 fft32_Pipeline_stage1_loop fft32_Pipeline_7 fft32_Pipeline_8 {generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1} {generic_sincos<16, 4>} fft32_Pipeline_output_loop fft32
INFO-FLOW: Preprocessing Module: fft32_Pipeline_1 ...
Execute       set_default_model fft32_Pipeline_1 
Execute       cdfg_preprocess -model fft32_Pipeline_1 
Execute       rtl_gen_preprocess fft32_Pipeline_1 
INFO-FLOW: Preprocessing Module: fft32_Pipeline_input_loop ...
Execute       set_default_model fft32_Pipeline_input_loop 
Execute       cdfg_preprocess -model fft32_Pipeline_input_loop 
Execute       rtl_gen_preprocess fft32_Pipeline_input_loop 
INFO-FLOW: Preprocessing Module: fft32_Pipeline_3 ...
Execute       set_default_model fft32_Pipeline_3 
Execute       cdfg_preprocess -model fft32_Pipeline_3 
Execute       rtl_gen_preprocess fft32_Pipeline_3 
INFO-FLOW: Preprocessing Module: fft32_Pipeline_bit_rev_assign_loop ...
Execute       set_default_model fft32_Pipeline_bit_rev_assign_loop 
Execute       cdfg_preprocess -model fft32_Pipeline_bit_rev_assign_loop 
Execute       rtl_gen_preprocess fft32_Pipeline_bit_rev_assign_loop 
INFO-FLOW: Preprocessing Module: fft32_Pipeline_5 ...
Execute       set_default_model fft32_Pipeline_5 
Execute       cdfg_preprocess -model fft32_Pipeline_5 
Execute       rtl_gen_preprocess fft32_Pipeline_5 
INFO-FLOW: Preprocessing Module: fft32_Pipeline_stage1_loop ...
Execute       set_default_model fft32_Pipeline_stage1_loop 
Execute       cdfg_preprocess -model fft32_Pipeline_stage1_loop 
Execute       rtl_gen_preprocess fft32_Pipeline_stage1_loop 
INFO-FLOW: Preprocessing Module: fft32_Pipeline_7 ...
Execute       set_default_model fft32_Pipeline_7 
Execute       cdfg_preprocess -model fft32_Pipeline_7 
Execute       rtl_gen_preprocess fft32_Pipeline_7 
INFO-FLOW: Preprocessing Module: fft32_Pipeline_8 ...
Execute       set_default_model fft32_Pipeline_8 
Execute       cdfg_preprocess -model fft32_Pipeline_8 
Execute       rtl_gen_preprocess fft32_Pipeline_8 
INFO-FLOW: Preprocessing Module: generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 ...
Execute       set_default_model generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 
Execute       cdfg_preprocess -model generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 
Execute       rtl_gen_preprocess generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 
INFO-FLOW: Preprocessing Module: generic_sincos<16, 4> ...
Execute       set_default_model generic_sincos<16, 4> 
Execute       cdfg_preprocess -model generic_sincos<16, 4> 
Execute       rtl_gen_preprocess generic_sincos<16, 4> 
INFO-FLOW: Preprocessing Module: fft32_Pipeline_output_loop ...
Execute       set_default_model fft32_Pipeline_output_loop 
Execute       cdfg_preprocess -model fft32_Pipeline_output_loop 
Execute       rtl_gen_preprocess fft32_Pipeline_output_loop 
INFO-FLOW: Preprocessing Module: fft32 ...
Execute       set_default_model fft32 
Execute       cdfg_preprocess -model fft32 
Execute       rtl_gen_preprocess fft32 
INFO-FLOW: Model list for synthesis: fft32_Pipeline_1 fft32_Pipeline_input_loop fft32_Pipeline_3 fft32_Pipeline_bit_rev_assign_loop fft32_Pipeline_5 fft32_Pipeline_stage1_loop fft32_Pipeline_7 fft32_Pipeline_8 {generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1} {generic_sincos<16, 4>} fft32_Pipeline_output_loop fft32
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft32_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft32_Pipeline_1 
Execute       schedule -model fft32_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 251.641 MB.
Execute       syn_report -verbosereport -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_1.verbose.sched.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling fft32_Pipeline_1.
Execute       set_default_model fft32_Pipeline_1 
Execute       bind -model fft32_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 252.828 MB.
Execute       syn_report -verbosereport -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_1.verbose.bind.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding fft32_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft32_Pipeline_input_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft32_Pipeline_input_loop 
Execute       schedule -model fft32_Pipeline_input_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'input_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 253.309 MB.
Execute       syn_report -verbosereport -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_input_loop.verbose.sched.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_input_loop.sched.adb -f 
INFO-FLOW: Finish scheduling fft32_Pipeline_input_loop.
Execute       set_default_model fft32_Pipeline_input_loop 
Execute       bind -model fft32_Pipeline_input_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 253.328 MB.
Execute       syn_report -verbosereport -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_input_loop.verbose.bind.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_input_loop.bind.adb -f 
INFO-FLOW: Finish binding fft32_Pipeline_input_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft32_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft32_Pipeline_3 
Execute       schedule -model fft32_Pipeline_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 253.527 MB.
Execute       syn_report -verbosereport -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_3.verbose.sched.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_3.sched.adb -f 
INFO-FLOW: Finish scheduling fft32_Pipeline_3.
Execute       set_default_model fft32_Pipeline_3 
Execute       bind -model fft32_Pipeline_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 253.531 MB.
Execute       syn_report -verbosereport -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_3.verbose.bind.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_3.bind.adb -f 
INFO-FLOW: Finish binding fft32_Pipeline_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft32_Pipeline_bit_rev_assign_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft32_Pipeline_bit_rev_assign_loop 
Execute       schedule -model fft32_Pipeline_bit_rev_assign_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bit_rev_assign_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'bit_rev_assign_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 253.871 MB.
Execute       syn_report -verbosereport -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_bit_rev_assign_loop.verbose.sched.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_bit_rev_assign_loop.sched.adb -f 
INFO-FLOW: Finish scheduling fft32_Pipeline_bit_rev_assign_loop.
Execute       set_default_model fft32_Pipeline_bit_rev_assign_loop 
Execute       bind -model fft32_Pipeline_bit_rev_assign_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 253.965 MB.
Execute       syn_report -verbosereport -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_bit_rev_assign_loop.verbose.bind.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_bit_rev_assign_loop.bind.adb -f 
INFO-FLOW: Finish binding fft32_Pipeline_bit_rev_assign_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft32_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft32_Pipeline_5 
Execute       schedule -model fft32_Pipeline_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 254.070 MB.
Execute       syn_report -verbosereport -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_5.verbose.sched.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_5.sched.adb -f 
INFO-FLOW: Finish scheduling fft32_Pipeline_5.
Execute       set_default_model fft32_Pipeline_5 
Execute       bind -model fft32_Pipeline_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 254.070 MB.
Execute       syn_report -verbosereport -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_5.verbose.bind.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_5.bind.adb -f 
INFO-FLOW: Finish binding fft32_Pipeline_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft32_Pipeline_stage1_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft32_Pipeline_stage1_loop 
Execute       schedule -model fft32_Pipeline_stage1_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stage1_loop'.
WARNING: [HLS 200-885] The II Violation in module 'fft32_Pipeline_stage1_loop' (loop 'stage1_loop'): Unable to schedule 'load' operation ('br', FFT32_sol.cpp:19->FFT32_sol.cpp:96) on array 'stage0_real' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'stage0_real'.
WARNING: [HLS 200-885] The II Violation in module 'fft32_Pipeline_stage1_loop' (loop 'stage1_loop'): Unable to schedule 'load' operation ('dr', FFT32_sol.cpp:21->FFT32_sol.cpp:96) on array 'stage0_real' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'stage0_real'.
WARNING: [HLS 200-885] The II Violation in module 'fft32_Pipeline_stage1_loop' (loop 'stage1_loop'): Unable to schedule 'store' operation ('b_real_write_ln35', FFT32_sol.cpp:35->FFT32_sol.cpp:96) of variable 'add_ln35', FFT32_sol.cpp:35->FFT32_sol.cpp:96 on array 'stage0_real' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'stage0_real'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 7, loop 'stage1_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.239 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 254.984 MB.
Execute       syn_report -verbosereport -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_stage1_loop.verbose.sched.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_stage1_loop.sched.adb -f 
INFO-FLOW: Finish scheduling fft32_Pipeline_stage1_loop.
Execute       set_default_model fft32_Pipeline_stage1_loop 
Execute       bind -model fft32_Pipeline_stage1_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 255.184 MB.
Execute       syn_report -verbosereport -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_stage1_loop.verbose.bind.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_stage1_loop.bind.adb -f 
INFO-FLOW: Finish binding fft32_Pipeline_stage1_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft32_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft32_Pipeline_7 
Execute       schedule -model fft32_Pipeline_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 255.477 MB.
Execute       syn_report -verbosereport -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_7.verbose.sched.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_7.sched.adb -f 
INFO-FLOW: Finish scheduling fft32_Pipeline_7.
Execute       set_default_model fft32_Pipeline_7 
Execute       bind -model fft32_Pipeline_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 255.504 MB.
Execute       syn_report -verbosereport -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_7.verbose.bind.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_7.bind.adb -f 
INFO-FLOW: Finish binding fft32_Pipeline_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft32_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft32_Pipeline_8 
Execute       schedule -model fft32_Pipeline_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 256.043 MB.
Execute       syn_report -verbosereport -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_8.verbose.sched.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_8.sched.adb -f 
INFO-FLOW: Finish scheduling fft32_Pipeline_8.
Execute       set_default_model fft32_Pipeline_8 
Execute       bind -model fft32_Pipeline_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 256.062 MB.
Execute       syn_report -verbosereport -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_8.verbose.bind.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_8.bind.adb -f 
INFO-FLOW: Finish binding fft32_Pipeline_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 
Execute       schedule -model generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_87_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.136 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 256.480 MB.
Execute       syn_report -verbosereport -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1.verbose.sched.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1.sched.adb -f 
INFO-FLOW: Finish scheduling generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1.
Execute       set_default_model generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 
Execute       bind -model generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 256.492 MB.
Execute       syn_report -verbosereport -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1.verbose.bind.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1.bind.adb -f 
INFO-FLOW: Finish binding generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_sincos_16_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model generic_sincos<16, 4> 
Execute       schedule -model generic_sincos<16, 4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.159 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 256.984 MB.
Execute       syn_report -verbosereport -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/generic_sincos_16_4_s.verbose.sched.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/generic_sincos_16_4_s.sched.adb -f 
INFO-FLOW: Finish scheduling generic_sincos<16, 4>.
Execute       set_default_model generic_sincos<16, 4> 
Execute       bind -model generic_sincos<16, 4> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 257.199 MB.
Execute       syn_report -verbosereport -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/generic_sincos_16_4_s.verbose.bind.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/generic_sincos_16_4_s.bind.adb -f 
INFO-FLOW: Finish binding generic_sincos<16, 4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft32_Pipeline_output_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft32_Pipeline_output_loop 
Execute       schedule -model fft32_Pipeline_output_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 257.586 MB.
Execute       syn_report -verbosereport -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_output_loop.verbose.sched.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_output_loop.sched.adb -f 
INFO-FLOW: Finish scheduling fft32_Pipeline_output_loop.
Execute       set_default_model fft32_Pipeline_output_loop 
Execute       bind -model fft32_Pipeline_output_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 257.613 MB.
Execute       syn_report -verbosereport -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_output_loop.verbose.bind.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_output_loop.bind.adb -f 
INFO-FLOW: Finish binding fft32_Pipeline_output_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft32 
Execute       schedule -model fft32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.972 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.017 seconds; current allocated memory: 260.438 MB.
Execute       syn_report -verbosereport -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32.verbose.sched.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Command       syn_report done; 0.554 sec.
Execute       db_write -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32.sched.adb -f 
INFO-FLOW: Finish scheduling fft32.
Execute       set_default_model fft32 
Execute       bind -model fft32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.374 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.977 seconds; current allocated memory: 260.762 MB.
Execute       syn_report -verbosereport -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32.verbose.bind.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Command       syn_report done; 0.152 sec.
Execute       db_write -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32.bind.adb -f 
INFO-FLOW: Finish binding fft32.
Execute       get_model_list fft32 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess fft32_Pipeline_1 
Execute       rtl_gen_preprocess fft32_Pipeline_input_loop 
Execute       rtl_gen_preprocess fft32_Pipeline_3 
Execute       rtl_gen_preprocess fft32_Pipeline_bit_rev_assign_loop 
Execute       rtl_gen_preprocess fft32_Pipeline_5 
Execute       rtl_gen_preprocess fft32_Pipeline_stage1_loop 
Execute       rtl_gen_preprocess fft32_Pipeline_7 
Execute       rtl_gen_preprocess fft32_Pipeline_8 
Execute       rtl_gen_preprocess generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 
Execute       rtl_gen_preprocess generic_sincos<16, 4> 
Execute       rtl_gen_preprocess fft32_Pipeline_output_loop 
Execute       rtl_gen_preprocess fft32 
INFO-FLOW: Model list for RTL generation: fft32_Pipeline_1 fft32_Pipeline_input_loop fft32_Pipeline_3 fft32_Pipeline_bit_rev_assign_loop fft32_Pipeline_5 fft32_Pipeline_stage1_loop fft32_Pipeline_7 fft32_Pipeline_8 {generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1} {generic_sincos<16, 4>} fft32_Pipeline_output_loop fft32
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft32_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fft32_Pipeline_1 -top_prefix fft32_ -sub_prefix fft32_ -mg_file D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft32_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 262.285 MB.
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft32_Pipeline_1 -style xilinx -f -lang vhdl -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/vhdl/fft32_fft32_Pipeline_1 
Execute       gen_rtl fft32_Pipeline_1 -style xilinx -f -lang vlog -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/verilog/fft32_fft32_Pipeline_1 
Execute       syn_report -csynth -model fft32_Pipeline_1 -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/report/fft32_Pipeline_1_csynth.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -rtlxml -model fft32_Pipeline_1 -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/report/fft32_Pipeline_1_csynth.xml 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -verbosereport -model fft32_Pipeline_1 -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_1.verbose.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -model fft32_Pipeline_1 -f -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_1.adb 
Execute       db_write -model fft32_Pipeline_1 -bindview -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft32_Pipeline_1 -p D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft32_Pipeline_input_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fft32_Pipeline_input_loop -top_prefix fft32_ -sub_prefix fft32_ -mg_file D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_input_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft32_Pipeline_input_loop' pipeline 'input_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft32_Pipeline_input_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 264.156 MB.
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft32_Pipeline_input_loop -style xilinx -f -lang vhdl -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/vhdl/fft32_fft32_Pipeline_input_loop 
Execute       gen_rtl fft32_Pipeline_input_loop -style xilinx -f -lang vlog -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/verilog/fft32_fft32_Pipeline_input_loop 
Execute       syn_report -csynth -model fft32_Pipeline_input_loop -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/report/fft32_Pipeline_input_loop_csynth.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -rtlxml -model fft32_Pipeline_input_loop -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/report/fft32_Pipeline_input_loop_csynth.xml 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -verbosereport -model fft32_Pipeline_input_loop -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_input_loop.verbose.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -model fft32_Pipeline_input_loop -f -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_input_loop.adb 
Execute       db_write -model fft32_Pipeline_input_loop -bindview -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft32_Pipeline_input_loop -p D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_input_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft32_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fft32_Pipeline_3 -top_prefix fft32_ -sub_prefix fft32_ -mg_file D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft32_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 264.812 MB.
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft32_Pipeline_3 -style xilinx -f -lang vhdl -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/vhdl/fft32_fft32_Pipeline_3 
Execute       gen_rtl fft32_Pipeline_3 -style xilinx -f -lang vlog -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/verilog/fft32_fft32_Pipeline_3 
Execute       syn_report -csynth -model fft32_Pipeline_3 -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/report/fft32_Pipeline_3_csynth.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -rtlxml -model fft32_Pipeline_3 -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/report/fft32_Pipeline_3_csynth.xml 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -verbosereport -model fft32_Pipeline_3 -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_3.verbose.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -model fft32_Pipeline_3 -f -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_3.adb 
Execute       db_write -model fft32_Pipeline_3 -bindview -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft32_Pipeline_3 -p D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft32_Pipeline_bit_rev_assign_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fft32_Pipeline_bit_rev_assign_loop -top_prefix fft32_ -sub_prefix fft32_ -mg_file D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_bit_rev_assign_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft32_Pipeline_bit_rev_assign_loop' pipeline 'bit_rev_assign_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft32_Pipeline_bit_rev_assign_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 265.480 MB.
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft32_Pipeline_bit_rev_assign_loop -style xilinx -f -lang vhdl -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/vhdl/fft32_fft32_Pipeline_bit_rev_assign_loop 
Execute       gen_rtl fft32_Pipeline_bit_rev_assign_loop -style xilinx -f -lang vlog -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/verilog/fft32_fft32_Pipeline_bit_rev_assign_loop 
Execute       syn_report -csynth -model fft32_Pipeline_bit_rev_assign_loop -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/report/fft32_Pipeline_bit_rev_assign_loop_csynth.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -rtlxml -model fft32_Pipeline_bit_rev_assign_loop -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/report/fft32_Pipeline_bit_rev_assign_loop_csynth.xml 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -verbosereport -model fft32_Pipeline_bit_rev_assign_loop -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_bit_rev_assign_loop.verbose.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -model fft32_Pipeline_bit_rev_assign_loop -f -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_bit_rev_assign_loop.adb 
Execute       db_write -model fft32_Pipeline_bit_rev_assign_loop -bindview -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft32_Pipeline_bit_rev_assign_loop -p D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_bit_rev_assign_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft32_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fft32_Pipeline_5 -top_prefix fft32_ -sub_prefix fft32_ -mg_file D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft32_Pipeline_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 266.293 MB.
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft32_Pipeline_5 -style xilinx -f -lang vhdl -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/vhdl/fft32_fft32_Pipeline_5 
Execute       gen_rtl fft32_Pipeline_5 -style xilinx -f -lang vlog -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/verilog/fft32_fft32_Pipeline_5 
Execute       syn_report -csynth -model fft32_Pipeline_5 -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/report/fft32_Pipeline_5_csynth.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -rtlxml -model fft32_Pipeline_5 -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/report/fft32_Pipeline_5_csynth.xml 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -verbosereport -model fft32_Pipeline_5 -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_5.verbose.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -model fft32_Pipeline_5 -f -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_5.adb 
Execute       db_write -model fft32_Pipeline_5 -bindview -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft32_Pipeline_5 -p D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft32_Pipeline_stage1_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fft32_Pipeline_stage1_loop -top_prefix fft32_ -sub_prefix fft32_ -mg_file D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_stage1_loop.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'stage1_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft32_Pipeline_stage1_loop' pipeline 'stage1_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft32_Pipeline_stage1_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 267.254 MB.
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft32_Pipeline_stage1_loop -style xilinx -f -lang vhdl -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/vhdl/fft32_fft32_Pipeline_stage1_loop 
Execute       gen_rtl fft32_Pipeline_stage1_loop -style xilinx -f -lang vlog -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/verilog/fft32_fft32_Pipeline_stage1_loop 
Execute       syn_report -csynth -model fft32_Pipeline_stage1_loop -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/report/fft32_Pipeline_stage1_loop_csynth.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -rtlxml -model fft32_Pipeline_stage1_loop -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/report/fft32_Pipeline_stage1_loop_csynth.xml 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -verbosereport -model fft32_Pipeline_stage1_loop -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_stage1_loop.verbose.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -model fft32_Pipeline_stage1_loop -f -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_stage1_loop.adb 
Execute       db_write -model fft32_Pipeline_stage1_loop -bindview -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft32_Pipeline_stage1_loop -p D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_stage1_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft32_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fft32_Pipeline_7 -top_prefix fft32_ -sub_prefix fft32_ -mg_file D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft32_Pipeline_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 268.914 MB.
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft32_Pipeline_7 -style xilinx -f -lang vhdl -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/vhdl/fft32_fft32_Pipeline_7 
Execute       gen_rtl fft32_Pipeline_7 -style xilinx -f -lang vlog -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/verilog/fft32_fft32_Pipeline_7 
Execute       syn_report -csynth -model fft32_Pipeline_7 -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/report/fft32_Pipeline_7_csynth.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -rtlxml -model fft32_Pipeline_7 -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/report/fft32_Pipeline_7_csynth.xml 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -verbosereport -model fft32_Pipeline_7 -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_7.verbose.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -model fft32_Pipeline_7 -f -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_7.adb 
Execute       db_write -model fft32_Pipeline_7 -bindview -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft32_Pipeline_7 -p D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft32_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fft32_Pipeline_8 -top_prefix fft32_ -sub_prefix fft32_ -mg_file D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft32_Pipeline_8' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft32_Pipeline_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 269.578 MB.
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft32_Pipeline_8 -style xilinx -f -lang vhdl -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/vhdl/fft32_fft32_Pipeline_8 
Execute       gen_rtl fft32_Pipeline_8 -style xilinx -f -lang vlog -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/verilog/fft32_fft32_Pipeline_8 
Execute       syn_report -csynth -model fft32_Pipeline_8 -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/report/fft32_Pipeline_8_csynth.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -rtlxml -model fft32_Pipeline_8 -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/report/fft32_Pipeline_8_csynth.xml 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -verbosereport -model fft32_Pipeline_8 -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_8.verbose.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -model fft32_Pipeline_8 -f -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_8.adb 
Execute       db_write -model fft32_Pipeline_8 -bindview -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft32_Pipeline_8 -p D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 -top_prefix fft32_ -sub_prefix fft32_ -mg_file D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_cordic_apfixed_circ_table_arctan_128_ROM_AUTO_1R' to 'generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_cordic_apfixed_circ_table_arctanbkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1' pipeline 'VITIS_LOOP_87_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1'.
INFO: [RTMG 210-279] Implementing memory 'fft32_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_cordic_apfixed_circ_table_arctanbkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 271.059 MB.
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32.rtl_wrap.cfg.tcl 
Execute       gen_rtl generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 -style xilinx -f -lang vhdl -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/vhdl/fft32_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1 
Execute       gen_rtl generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 -style xilinx -f -lang vlog -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/verilog/fft32_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1 
Execute       syn_report -csynth -model generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/report/generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_csynth.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -rtlxml -model generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/report/generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_csynth.xml 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -verbosereport -model generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1.verbose.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -model generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 -f -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1.adb 
Execute       db_write -model generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 -bindview -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 -p D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_sincos_16_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model generic_sincos<16, 4> -top_prefix fft32_ -sub_prefix fft32_ -mg_file D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/generic_sincos_16_4_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_16ns_18ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_22ns_37_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_sincos_16_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 272.969 MB.
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32.rtl_wrap.cfg.tcl 
Execute       gen_rtl generic_sincos<16, 4> -style xilinx -f -lang vhdl -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/vhdl/fft32_generic_sincos_16_4_s 
Execute       gen_rtl generic_sincos<16, 4> -style xilinx -f -lang vlog -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/verilog/fft32_generic_sincos_16_4_s 
Execute       syn_report -csynth -model generic_sincos<16, 4> -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/report/generic_sincos_16_4_s_csynth.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -rtlxml -model generic_sincos<16, 4> -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/report/generic_sincos_16_4_s_csynth.xml 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -verbosereport -model generic_sincos<16, 4> -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/generic_sincos_16_4_s.verbose.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -model generic_sincos<16, 4> -f -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/generic_sincos_16_4_s.adb 
Execute       db_write -model generic_sincos<16, 4> -bindview -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info generic_sincos<16, 4> -p D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/generic_sincos_16_4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft32_Pipeline_output_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fft32_Pipeline_output_loop -top_prefix fft32_ -sub_prefix fft32_ -mg_file D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_output_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft32_Pipeline_output_loop' pipeline 'output_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft32_Pipeline_output_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 274.016 MB.
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft32_Pipeline_output_loop -style xilinx -f -lang vhdl -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/vhdl/fft32_fft32_Pipeline_output_loop 
Execute       gen_rtl fft32_Pipeline_output_loop -style xilinx -f -lang vlog -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/verilog/fft32_fft32_Pipeline_output_loop 
Execute       syn_report -csynth -model fft32_Pipeline_output_loop -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/report/fft32_Pipeline_output_loop_csynth.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -rtlxml -model fft32_Pipeline_output_loop -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/report/fft32_Pipeline_output_loop_csynth.xml 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -verbosereport -model fft32_Pipeline_output_loop -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_output_loop.verbose.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -model fft32_Pipeline_output_loop -f -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_output_loop.adb 
Execute       db_write -model fft32_Pipeline_output_loop -bindview -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft32_Pipeline_output_loop -p D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_output_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fft32 -top_prefix  -sub_prefix fft32_ -mg_file D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'fft32/in_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft32/out_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft32' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14s_28s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_28s_28_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_16s_14s_28s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_16s_16s_28s_28_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_14s_28_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_28_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft32'.
INFO: [RTMG 210-278] Implementing memory 'fft32_data_real_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fft32_stage0_real_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.231 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 278.859 MB.
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft32 -istop -style xilinx -f -lang vhdl -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/vhdl/fft32 
Execute       gen_rtl fft32 -istop -style xilinx -f -lang vlog -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/verilog/fft32 
Execute       syn_report -csynth -model fft32 -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/report/fft32_csynth.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -rtlxml -model fft32 -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/report/fft32_csynth.xml 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -verbosereport -model fft32 -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32.verbose.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Command       syn_report done; 0.256 sec.
Execute       db_write -model fft32 -f -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32.adb 
Command       db_write done; 0.132 sec.
Execute       db_write -model fft32 -bindview -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft32 -p D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32 
Execute       export_constraint_db -f -tool general -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32.constraint.tcl 
Execute       syn_report -designview -model fft32 -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32.design.xml 
Command       syn_report done; 0.178 sec.
Execute       syn_report -csynthDesign -model fft32 -o D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/report/csynth.rpt -MHOut D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -wcfg -model fft32 -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model fft32 -o D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32.protoinst 
Execute       sc_get_clocks fft32 
Execute       sc_get_portdomain fft32 
INFO-FLOW: Model list for RTL component generation: fft32_Pipeline_1 fft32_Pipeline_input_loop fft32_Pipeline_3 fft32_Pipeline_bit_rev_assign_loop fft32_Pipeline_5 fft32_Pipeline_stage1_loop fft32_Pipeline_7 fft32_Pipeline_8 {generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1} {generic_sincos<16, 4>} fft32_Pipeline_output_loop fft32
INFO-FLOW: Handling components in module [fft32_Pipeline_1] ... 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component fft32_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fft32_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft32_Pipeline_input_loop] ... 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_input_loop.compgen.tcl 
INFO-FLOW: Found component fft32_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fft32_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft32_Pipeline_3] ... 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_3.compgen.tcl 
INFO-FLOW: Found component fft32_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fft32_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft32_Pipeline_bit_rev_assign_loop] ... 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_bit_rev_assign_loop.compgen.tcl 
INFO-FLOW: Found component fft32_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fft32_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft32_Pipeline_5] ... 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_5.compgen.tcl 
INFO-FLOW: Found component fft32_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fft32_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft32_Pipeline_stage1_loop] ... 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_stage1_loop.compgen.tcl 
INFO-FLOW: Found component fft32_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fft32_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft32_Pipeline_7] ... 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_7.compgen.tcl 
INFO-FLOW: Found component fft32_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fft32_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft32_Pipeline_8] ... 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_8.compgen.tcl 
INFO-FLOW: Found component fft32_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fft32_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1] ... 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1.compgen.tcl 
INFO-FLOW: Found component fft32_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_cordic_apfixed_circ_table_arctanbkb.
INFO-FLOW: Append model fft32_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_cordic_apfixed_circ_table_arctanbkb
INFO-FLOW: Found component fft32_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fft32_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [generic_sincos_16_4_s] ... 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/generic_sincos_16_4_s.compgen.tcl 
INFO-FLOW: Found component fft32_mul_16ns_22ns_37_1_1.
INFO-FLOW: Append model fft32_mul_16ns_22ns_37_1_1
INFO-FLOW: Found component fft32_mac_muladd_4ns_16ns_18ns_18_4_1.
INFO-FLOW: Append model fft32_mac_muladd_4ns_16ns_18ns_18_4_1
INFO-FLOW: Handling components in module [fft32_Pipeline_output_loop] ... 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_output_loop.compgen.tcl 
INFO-FLOW: Found component fft32_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fft32_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft32] ... 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32.compgen.tcl 
INFO-FLOW: Found component fft32_dmul_64ns_64ns_64_7_max_dsp_1.
INFO-FLOW: Append model fft32_dmul_64ns_64ns_64_7_max_dsp_1
INFO-FLOW: Found component fft32_sitodp_32ns_64_6_no_dsp_1.
INFO-FLOW: Append model fft32_sitodp_32ns_64_6_no_dsp_1
INFO-FLOW: Found component fft32_mul_16s_16s_28_1_1.
INFO-FLOW: Append model fft32_mul_16s_16s_28_1_1
INFO-FLOW: Found component fft32_mul_16s_14s_28_1_1.
INFO-FLOW: Append model fft32_mul_16s_14s_28_1_1
INFO-FLOW: Found component fft32_mac_mulsub_16s_16s_28s_28_4_1.
INFO-FLOW: Append model fft32_mac_mulsub_16s_16s_28s_28_4_1
INFO-FLOW: Found component fft32_mac_muladd_16s_16s_28s_28_4_1.
INFO-FLOW: Append model fft32_mac_muladd_16s_16s_28s_28_4_1
INFO-FLOW: Found component fft32_mac_mulsub_16s_14s_28s_28_4_1.
INFO-FLOW: Append model fft32_mac_mulsub_16s_14s_28s_28_4_1
INFO-FLOW: Found component fft32_mac_muladd_16s_14s_28s_28_4_1.
INFO-FLOW: Append model fft32_mac_muladd_16s_14s_28s_28_4_1
INFO-FLOW: Found component fft32_data_real_RAM_AUTO_1R1W.
INFO-FLOW: Append model fft32_data_real_RAM_AUTO_1R1W
INFO-FLOW: Found component fft32_stage0_real_RAM_AUTO_1R1W.
INFO-FLOW: Append model fft32_stage0_real_RAM_AUTO_1R1W
INFO-FLOW: Append model fft32_Pipeline_1
INFO-FLOW: Append model fft32_Pipeline_input_loop
INFO-FLOW: Append model fft32_Pipeline_3
INFO-FLOW: Append model fft32_Pipeline_bit_rev_assign_loop
INFO-FLOW: Append model fft32_Pipeline_5
INFO-FLOW: Append model fft32_Pipeline_stage1_loop
INFO-FLOW: Append model fft32_Pipeline_7
INFO-FLOW: Append model fft32_Pipeline_8
INFO-FLOW: Append model generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1
INFO-FLOW: Append model generic_sincos_16_4_s
INFO-FLOW: Append model fft32_Pipeline_output_loop
INFO-FLOW: Append model fft32
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fft32_flow_control_loop_pipe_sequential_init fft32_flow_control_loop_pipe_sequential_init fft32_flow_control_loop_pipe_sequential_init fft32_flow_control_loop_pipe_sequential_init fft32_flow_control_loop_pipe_sequential_init fft32_flow_control_loop_pipe_sequential_init fft32_flow_control_loop_pipe_sequential_init fft32_flow_control_loop_pipe_sequential_init fft32_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_cordic_apfixed_circ_table_arctanbkb fft32_flow_control_loop_pipe_sequential_init fft32_mul_16ns_22ns_37_1_1 fft32_mac_muladd_4ns_16ns_18ns_18_4_1 fft32_flow_control_loop_pipe_sequential_init fft32_dmul_64ns_64ns_64_7_max_dsp_1 fft32_sitodp_32ns_64_6_no_dsp_1 fft32_mul_16s_16s_28_1_1 fft32_mul_16s_14s_28_1_1 fft32_mac_mulsub_16s_16s_28s_28_4_1 fft32_mac_muladd_16s_16s_28s_28_4_1 fft32_mac_mulsub_16s_14s_28s_28_4_1 fft32_mac_muladd_16s_14s_28s_28_4_1 fft32_data_real_RAM_AUTO_1R1W fft32_stage0_real_RAM_AUTO_1R1W fft32_Pipeline_1 fft32_Pipeline_input_loop fft32_Pipeline_3 fft32_Pipeline_bit_rev_assign_loop fft32_Pipeline_5 fft32_Pipeline_stage1_loop fft32_Pipeline_7 fft32_Pipeline_8 generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1 generic_sincos_16_4_s fft32_Pipeline_output_loop fft32
INFO-FLOW: Generating D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model fft32_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fft32_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fft32_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fft32_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fft32_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fft32_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fft32_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fft32_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fft32_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_cordic_apfixed_circ_table_arctanbkb
INFO-FLOW: To file: write model fft32_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fft32_mul_16ns_22ns_37_1_1
INFO-FLOW: To file: write model fft32_mac_muladd_4ns_16ns_18ns_18_4_1
INFO-FLOW: To file: write model fft32_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fft32_dmul_64ns_64ns_64_7_max_dsp_1
INFO-FLOW: To file: write model fft32_sitodp_32ns_64_6_no_dsp_1
INFO-FLOW: To file: write model fft32_mul_16s_16s_28_1_1
INFO-FLOW: To file: write model fft32_mul_16s_14s_28_1_1
INFO-FLOW: To file: write model fft32_mac_mulsub_16s_16s_28s_28_4_1
INFO-FLOW: To file: write model fft32_mac_muladd_16s_16s_28s_28_4_1
INFO-FLOW: To file: write model fft32_mac_mulsub_16s_14s_28s_28_4_1
INFO-FLOW: To file: write model fft32_mac_muladd_16s_14s_28s_28_4_1
INFO-FLOW: To file: write model fft32_data_real_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fft32_stage0_real_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fft32_Pipeline_1
INFO-FLOW: To file: write model fft32_Pipeline_input_loop
INFO-FLOW: To file: write model fft32_Pipeline_3
INFO-FLOW: To file: write model fft32_Pipeline_bit_rev_assign_loop
INFO-FLOW: To file: write model fft32_Pipeline_5
INFO-FLOW: To file: write model fft32_Pipeline_stage1_loop
INFO-FLOW: To file: write model fft32_Pipeline_7
INFO-FLOW: To file: write model fft32_Pipeline_8
INFO-FLOW: To file: write model generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1
INFO-FLOW: To file: write model generic_sincos_16_4_s
INFO-FLOW: To file: write model fft32_Pipeline_output_loop
INFO-FLOW: To file: write model fft32
INFO-FLOW: Generating D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/global.setting.tcl
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/vhdl' dstVlogDir='D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/vlog' tclDir='D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db' modelList='fft32_flow_control_loop_pipe_sequential_init
fft32_flow_control_loop_pipe_sequential_init
fft32_flow_control_loop_pipe_sequential_init
fft32_flow_control_loop_pipe_sequential_init
fft32_flow_control_loop_pipe_sequential_init
fft32_flow_control_loop_pipe_sequential_init
fft32_flow_control_loop_pipe_sequential_init
fft32_flow_control_loop_pipe_sequential_init
fft32_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_cordic_apfixed_circ_table_arctanbkb
fft32_flow_control_loop_pipe_sequential_init
fft32_mul_16ns_22ns_37_1_1
fft32_mac_muladd_4ns_16ns_18ns_18_4_1
fft32_flow_control_loop_pipe_sequential_init
fft32_dmul_64ns_64ns_64_7_max_dsp_1
fft32_sitodp_32ns_64_6_no_dsp_1
fft32_mul_16s_16s_28_1_1
fft32_mul_16s_14s_28_1_1
fft32_mac_mulsub_16s_16s_28s_28_4_1
fft32_mac_muladd_16s_16s_28s_28_4_1
fft32_mac_mulsub_16s_14s_28s_28_4_1
fft32_mac_muladd_16s_14s_28s_28_4_1
fft32_data_real_RAM_AUTO_1R1W
fft32_stage0_real_RAM_AUTO_1R1W
fft32_Pipeline_1
fft32_Pipeline_input_loop
fft32_Pipeline_3
fft32_Pipeline_bit_rev_assign_loop
fft32_Pipeline_5
fft32_Pipeline_stage1_loop
fft32_Pipeline_7
fft32_Pipeline_8
generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1
generic_sincos_16_4_s
fft32_Pipeline_output_loop
fft32
' expOnly='0'
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z030-sbv485-1 -data names -quiet 
Execute       ap_part_info -name xc7z030-sbv485-1 -data info -quiet 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_1.compgen.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_input_loop.compgen.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_3.compgen.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_bit_rev_assign_loop.compgen.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_5.compgen.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_stage1_loop.compgen.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_7.compgen.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_8.compgen.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1.compgen.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/generic_sincos_16_4_s.compgen.tcl 
Execute         ap_part_info -name xc7z030-sbv485-1 -data names -quiet 
Execute         ap_part_info -name xc7z030-sbv485-1 -data info -quiet 
Execute         ap_part_info -name xc7z030-sbv485-1 -data info 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_output_loop.compgen.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32.compgen.tcl 
Execute         ap_part_info -name xc7z030-sbv485-1 -data names -quiet 
Execute         ap_part_info -name xc7z030-sbv485-1 -data info -quiet 
Execute         ap_part_info -name xc7z030-sbv485-1 -data info 
Execute         ap_part_info -name xc7z030-sbv485-1 -data names -quiet 
Execute         ap_part_info -name xc7z030-sbv485-1 -data info -quiet 
Execute         ap_part_info -name xc7z030-sbv485-1 -data info 
Execute         ap_part_info -name xc7z030-sbv485-1 -data names -quiet 
Execute         ap_part_info -name xc7z030-sbv485-1 -data info -quiet 
Execute         ap_part_info -name xc7z030-sbv485-1 -data info 
Execute         ap_part_info -name xc7z030-sbv485-1 -data names -quiet 
Execute         ap_part_info -name xc7z030-sbv485-1 -data info -quiet 
Execute         ap_part_info -name xc7z030-sbv485-1 -data info 
Command       ap_source done; 0.12 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.508 seconds; current allocated memory: 287.438 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='fft32_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/Vivado/FFT_sol/FFT_sol/no_opt/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='fft32_flow_control_loop_pipe_sequential_init
fft32_flow_control_loop_pipe_sequential_init
fft32_flow_control_loop_pipe_sequential_init
fft32_flow_control_loop_pipe_sequential_init
fft32_flow_control_loop_pipe_sequential_init
fft32_flow_control_loop_pipe_sequential_init
fft32_flow_control_loop_pipe_sequential_init
fft32_flow_control_loop_pipe_sequential_init
fft32_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_cordic_apfixed_circ_table_arctanbkb
fft32_flow_control_loop_pipe_sequential_init
fft32_mul_16ns_22ns_37_1_1
fft32_mac_muladd_4ns_16ns_18ns_18_4_1
fft32_flow_control_loop_pipe_sequential_init
fft32_dmul_64ns_64ns_64_7_max_dsp_1
fft32_sitodp_32ns_64_6_no_dsp_1
fft32_mul_16s_16s_28_1_1
fft32_mul_16s_14s_28_1_1
fft32_mac_mulsub_16s_16s_28s_28_4_1
fft32_mac_muladd_16s_16s_28s_28_4_1
fft32_mac_mulsub_16s_14s_28s_28_4_1
fft32_mac_muladd_16s_14s_28s_28_4_1
fft32_data_real_RAM_AUTO_1R1W
fft32_stage0_real_RAM_AUTO_1R1W
fft32_Pipeline_1
fft32_Pipeline_input_loop
fft32_Pipeline_3
fft32_Pipeline_bit_rev_assign_loop
fft32_Pipeline_5
fft32_Pipeline_stage1_loop
fft32_Pipeline_7
fft32_Pipeline_8
generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1
generic_sincos_16_4_s
fft32_Pipeline_output_loop
fft32
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/top-io-be.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32.tbgen.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32.rtl_wrap.cfg.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32.compgen.dataonly.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_1.tbgen.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_input_loop.tbgen.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_3.tbgen.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_bit_rev_assign_loop.tbgen.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_5.tbgen.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_stage1_loop.tbgen.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_7.tbgen.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_8.tbgen.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1.tbgen.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/generic_sincos_16_4_s.tbgen.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32_Pipeline_output_loop.tbgen.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32.tbgen.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z030-sbv485-1 -data names -quiet 
Execute       ap_part_info -name xc7z030-sbv485-1 -data info -quiet 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/fft32.constraint.tcl 
Execute       sc_get_clocks fft32 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/impl/misc/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol/no_opt/impl/misc/fft32_sitodp_32ns_64_6_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST fft32 MODULE2INSTS {fft32 fft32 fft32_Pipeline_1 grp_fft32_Pipeline_1_fu_479 fft32_Pipeline_input_loop grp_fft32_Pipeline_input_loop_fu_487 fft32_Pipeline_3 grp_fft32_Pipeline_3_fu_495 fft32_Pipeline_5 grp_fft32_Pipeline_5_fu_501 fft32_Pipeline_7 grp_fft32_Pipeline_7_fu_507 fft32_Pipeline_bit_rev_assign_loop grp_fft32_Pipeline_bit_rev_assign_loop_fu_513 fft32_Pipeline_stage1_loop grp_fft32_Pipeline_stage1_loop_fu_521 fft32_Pipeline_8 grp_fft32_Pipeline_8_fu_529 generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_545 generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1 grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_76 fft32_Pipeline_output_loop grp_fft32_Pipeline_output_loop_fu_552} INST2MODULE {fft32 fft32 grp_fft32_Pipeline_1_fu_479 fft32_Pipeline_1 grp_fft32_Pipeline_input_loop_fu_487 fft32_Pipeline_input_loop grp_fft32_Pipeline_3_fu_495 fft32_Pipeline_3 grp_fft32_Pipeline_5_fu_501 fft32_Pipeline_5 grp_fft32_Pipeline_7_fu_507 fft32_Pipeline_7 grp_fft32_Pipeline_bit_rev_assign_loop_fu_513 fft32_Pipeline_bit_rev_assign_loop grp_fft32_Pipeline_stage1_loop_fu_521 fft32_Pipeline_stage1_loop grp_fft32_Pipeline_8_fu_529 fft32_Pipeline_8 grp_generic_sincos_16_4_s_fu_545 generic_sincos_16_4_s grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_76 generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1 grp_fft32_Pipeline_output_loop_fu_552 fft32_Pipeline_output_loop} INSTDATA {fft32 {DEPTH 1 CHILDREN {grp_fft32_Pipeline_1_fu_479 grp_fft32_Pipeline_input_loop_fu_487 grp_fft32_Pipeline_3_fu_495 grp_fft32_Pipeline_5_fu_501 grp_fft32_Pipeline_7_fu_507 grp_fft32_Pipeline_bit_rev_assign_loop_fu_513 grp_fft32_Pipeline_stage1_loop_fu_521 grp_fft32_Pipeline_8_fu_529 grp_generic_sincos_16_4_s_fu_545 grp_fft32_Pipeline_output_loop_fu_552}} grp_fft32_Pipeline_1_fu_479 {DEPTH 2 CHILDREN {}} grp_fft32_Pipeline_input_loop_fu_487 {DEPTH 2 CHILDREN {}} grp_fft32_Pipeline_3_fu_495 {DEPTH 2 CHILDREN {}} grp_fft32_Pipeline_5_fu_501 {DEPTH 2 CHILDREN {}} grp_fft32_Pipeline_7_fu_507 {DEPTH 2 CHILDREN {}} grp_fft32_Pipeline_bit_rev_assign_loop_fu_513 {DEPTH 2 CHILDREN {}} grp_fft32_Pipeline_stage1_loop_fu_521 {DEPTH 2 CHILDREN {}} grp_fft32_Pipeline_8_fu_529 {DEPTH 2 CHILDREN {}} grp_generic_sincos_16_4_s_fu_545 {DEPTH 2 CHILDREN grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_76} grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_76 {DEPTH 3 CHILDREN {}} grp_fft32_Pipeline_output_loop_fu_552 {DEPTH 2 CHILDREN {}}} MODULEDATA {fft32_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_74_p2 SOURCE FFT32_sol.cpp:69 VARIABLE add_ln69 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fft32_Pipeline_input_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_96_p2 SOURCE FFT32_sol.cpp:74 VARIABLE add_ln74 LOOP input_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fft32_Pipeline_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_74_p2 SOURCE FFT32_sol.cpp:81 VARIABLE add_ln81 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fft32_Pipeline_bit_rev_assign_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_fu_110_p2 SOURCE FFT32_sol.cpp:84 VARIABLE add_ln84 LOOP bit_rev_assign_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fft32_Pipeline_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_74_p2 SOURCE FFT32_sol.cpp:90 VARIABLE add_ln90 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fft32_Pipeline_stage1_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_226_p2 SOURCE FFT32_sol.cpp:93 VARIABLE add_ln93 LOOP stage1_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ar0_fu_289_p2 SOURCE FFT32_sol.cpp:24 VARIABLE ar0 LOOP stage1_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ai0_fu_293_p2 SOURCE FFT32_sol.cpp:25 VARIABLE ai0 LOOP stage1_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ar1_fu_297_p2 SOURCE FFT32_sol.cpp:26 VARIABLE ar1 LOOP stage1_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ai1_fu_301_p2 SOURCE FFT32_sol.cpp:27 VARIABLE ai1 LOOP stage1_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cr0_fu_305_p2 SOURCE FFT32_sol.cpp:28 VARIABLE cr0 LOOP stage1_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ci0_fu_309_p2 SOURCE FFT32_sol.cpp:29 VARIABLE ci0 LOOP stage1_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cr1_fu_313_p2 SOURCE FFT32_sol.cpp:30 VARIABLE cr1 LOOP stage1_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ci1_fu_317_p2 SOURCE FFT32_sol.cpp:31 VARIABLE ci1 LOOP stage1_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_321_p2 SOURCE FFT32_sol.cpp:34 VARIABLE add_ln34 LOOP stage1_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_1_fu_329_p2 SOURCE FFT32_sol.cpp:34 VARIABLE add_ln34_1 LOOP stage1_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_337_p2 SOURCE FFT32_sol.cpp:35 VARIABLE add_ln35 LOOP stage1_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_fu_345_p2 SOURCE FFT32_sol.cpp:35 VARIABLE sub_ln35 LOOP stage1_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_fu_353_p2 SOURCE FFT32_sol.cpp:36 VARIABLE sub_ln36 LOOP stage1_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_1_fu_359_p2 SOURCE FFT32_sol.cpp:36 VARIABLE sub_ln36_1 LOOP stage1_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln37_fu_365_p2 SOURCE FFT32_sol.cpp:37 VARIABLE sub_ln37 LOOP stage1_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_371_p2 SOURCE FFT32_sol.cpp:37 VARIABLE add_ln37 LOOP stage1_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fft32_Pipeline_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_74_p2 SOURCE FFT32_sol.cpp:104 VARIABLE add_ln104 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fft32_Pipeline_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_192_p2 SOURCE FFT32_sol.cpp:114 VARIABLE add_ln114 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_134_p2 SOURCE D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:87 VARIABLE add_ln87 LOOP VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_fu_205_p2 SOURCE D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102 VARIABLE add_ln102 LOOP VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_fu_211_p2 SOURCE D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103 VARIABLE sub_ln103 LOOP VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_217_p2 SOURCE D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:104 VARIABLE add_ln104 LOOP VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_fu_223_p2 SOURCE D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107 VARIABLE sub_ln107 LOOP VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_fu_229_p2 SOURCE D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108 VARIABLE add_ln108 LOOP VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln109_fu_235_p2 SOURCE D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:109 VARIABLE sub_ln109 LOOP VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME cordic_apfixed_circ_table_arctan_128_U SOURCE {} VARIABLE cordic_apfixed_circ_table_arctan_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 4 URAM 0}} generic_sincos_16_4_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln237_fu_91_p2 SOURCE D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:237 VARIABLE sub_ln237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_22ns_37_1_1_U36 SOURCE D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:64 VARIABLE mul_ln64 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_16ns_18ns_18_4_1_U37 SOURCE D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:68 VARIABLE mul_ln68 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_16ns_18ns_18_4_1_U37 SOURCE D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:68 VARIABLE add_ln68 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln254_fu_161_p2 SOURCE D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:254 VARIABLE sub_ln254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln280_fu_241_p2 SOURCE D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:280 VARIABLE sub_ln280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln274_fu_257_p2 SOURCE D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:274 VARIABLE sub_ln274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln292_fu_327_p2 SOURCE D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:292 VARIABLE sub_ln292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 2 BRAM 4 URAM 0}} fft32_Pipeline_output_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_fu_95_p2 SOURCE FFT32_sol.cpp:152 VARIABLE add_ln152 LOOP output_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fft32 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME data_real_U SOURCE FFT32_sol.cpp:69 VARIABLE data_real LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME data_imag_U SOURCE FFT32_sol.cpp:69 VARIABLE data_imag LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME stage0_real_U SOURCE FFT32_sol.cpp:81 VARIABLE stage0_real LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME stage0_imag_U SOURCE FFT32_sol.cpp:81 VARIABLE stage0_imag LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME stage1_real_U SOURCE FFT32_sol.cpp:90 VARIABLE stage1_real LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME stage1_imag_U SOURCE FFT32_sol.cpp:90 VARIABLE stage1_imag LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME stage2_real_U SOURCE FFT32_sol.cpp:104 VARIABLE stage2_real LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME stage2_imag_U SOURCE FFT32_sol.cpp:104 VARIABLE stage2_imag LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME block_2_fu_612_p2 SOURCE FFT32_sol.cpp:107 VARIABLE block_2 LOOP stage2_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U44 SOURCE FFT32_sol.cpp:120 VARIABLE mul1 LOOP twiddle_loop BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U44 SOURCE FFT32_sol.cpp:120 VARIABLE mul2 LOOP twiddle_loop BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U44 SOURCE FFT32_sol.cpp:120 VARIABLE pf LOOP twiddle_loop BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln120_fu_804_p2 SOURCE FFT32_sol.cpp:120 VARIABLE sub_ln120 LOOP twiddle_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln120_1_fu_824_p2 SOURCE FFT32_sol.cpp:120 VARIABLE sub_ln120_1 LOOP twiddle_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_fu_836_p2 SOURCE FFT32_sol.cpp:120 VARIABLE add_ln120 LOOP twiddle_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln120_2_fu_842_p2 SOURCE FFT32_sol.cpp:120 VARIABLE sub_ln120_2 LOOP twiddle_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_fu_695_p2 SOURCE FFT32_sol.cpp:118 VARIABLE add_ln118 LOOP twiddle_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_28_1_1_U46 SOURCE FFT32_sol.cpp:10 VARIABLE mul_ln10_2 LOOP stage2_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_28s_28_4_1_U54 SOURCE FFT32_sol.cpp:10 VARIABLE mul_ln10_3 LOOP stage2_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_28s_28_4_1_U54 SOURCE FFT32_sol.cpp:10 VARIABLE sub_ln10 LOOP stage2_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_28_1_1_U47 SOURCE FFT32_sol.cpp:11 VARIABLE mul_ln11_2 LOOP stage2_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_28s_28_4_1_U55 SOURCE FFT32_sol.cpp:11 VARIABLE mul_ln11_3 LOOP stage2_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_28s_28_4_1_U55 SOURCE FFT32_sol.cpp:11 VARIABLE add_ln11 LOOP stage2_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_28_1_1_U48 SOURCE FFT32_sol.cpp:10 VARIABLE mul_ln10_4 LOOP stage2_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_28s_28_4_1_U56 SOURCE FFT32_sol.cpp:10 VARIABLE mul_ln10_5 LOOP stage2_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_28s_28_4_1_U56 SOURCE FFT32_sol.cpp:10 VARIABLE sub_ln10_1 LOOP stage2_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_28_1_1_U49 SOURCE FFT32_sol.cpp:11 VARIABLE mul_ln11_4 LOOP stage2_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_28s_28_4_1_U57 SOURCE FFT32_sol.cpp:11 VARIABLE mul_ln11_5 LOOP stage2_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_28s_28_4_1_U57 SOURCE FFT32_sol.cpp:11 VARIABLE add_ln11_1 LOOP stage2_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_28_1_1_U50 SOURCE FFT32_sol.cpp:10 VARIABLE mul_ln10_6 LOOP stage2_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_28s_28_4_1_U58 SOURCE FFT32_sol.cpp:10 VARIABLE mul_ln10_7 LOOP stage2_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_28s_28_4_1_U58 SOURCE FFT32_sol.cpp:10 VARIABLE sub_ln10_2 LOOP stage2_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_28_1_1_U51 SOURCE FFT32_sol.cpp:11 VARIABLE mul_ln11_6 LOOP stage2_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_28s_28_4_1_U59 SOURCE FFT32_sol.cpp:11 VARIABLE mul_ln11_7 LOOP stage2_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_28s_28_4_1_U59 SOURCE FFT32_sol.cpp:11 VARIABLE add_ln11_2 LOOP stage2_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ar0_fu_1221_p2 SOURCE FFT32_sol.cpp:24 VARIABLE ar0 LOOP stage2_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ai0_fu_1226_p2 SOURCE FFT32_sol.cpp:25 VARIABLE ai0 LOOP stage2_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ar1_fu_1231_p2 SOURCE FFT32_sol.cpp:26 VARIABLE ar1 LOOP stage2_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ai1_fu_1236_p2 SOURCE FFT32_sol.cpp:27 VARIABLE ai1 LOOP stage2_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cr0_fu_1241_p2 SOURCE FFT32_sol.cpp:28 VARIABLE cr0 LOOP stage2_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ci0_fu_1245_p2 SOURCE FFT32_sol.cpp:29 VARIABLE ci0 LOOP stage2_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cr1_fu_1249_p2 SOURCE FFT32_sol.cpp:30 VARIABLE cr1 LOOP stage2_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ci1_fu_1253_p2 SOURCE FFT32_sol.cpp:31 VARIABLE ci1 LOOP stage2_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_real_2_fu_1257_p2 SOURCE FFT32_sol.cpp:34 VARIABLE a_real_2 LOOP stage2_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_imag_2_fu_1264_p2 SOURCE FFT32_sol.cpp:34 VARIABLE a_imag_2 LOOP stage2_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_real_10_fu_1271_p2 SOURCE FFT32_sol.cpp:35 VARIABLE r_real_10 LOOP stage2_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_imag_10_fu_1278_p2 SOURCE FFT32_sol.cpp:35 VARIABLE r_imag_10 LOOP stage2_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_real_11_fu_1285_p2 SOURCE FFT32_sol.cpp:36 VARIABLE r_real_11 LOOP stage2_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_imag_11_fu_1291_p2 SOURCE FFT32_sol.cpp:36 VARIABLE r_imag_11 LOOP stage2_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_real_12_fu_1297_p2 SOURCE FFT32_sol.cpp:37 VARIABLE r_real_12 LOOP stage2_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_imag_12_fu_1303_p2 SOURCE FFT32_sol.cpp:37 VARIABLE r_imag_12 LOOP stage2_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_1324_p2 SOURCE FFT32_sol.cpp:141 VARIABLE add_ln141 LOOP stage3_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U44 SOURCE FFT32_sol.cpp:143 VARIABLE mul LOOP stage3_loop BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U44 SOURCE FFT32_sol.cpp:143 VARIABLE pf_2 LOOP stage3_loop BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln143_fu_1390_p2 SOURCE FFT32_sol.cpp:143 VARIABLE sub_ln143 LOOP stage3_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln143_1_fu_1410_p2 SOURCE FFT32_sol.cpp:143 VARIABLE sub_ln143_1 LOOP stage3_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_1422_p2 SOURCE FFT32_sol.cpp:143 VARIABLE add_ln143 LOOP stage3_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln143_2_fu_1428_p2 SOURCE FFT32_sol.cpp:143 VARIABLE sub_ln143_2 LOOP stage3_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U52 SOURCE FFT32_sol.cpp:10 VARIABLE mul_ln10 LOOP stage3_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U60 SOURCE FFT32_sol.cpp:10 VARIABLE mul_ln10_1 LOOP stage3_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U60 SOURCE FFT32_sol.cpp:10 VARIABLE sub_ln10_3 LOOP stage3_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U61 SOURCE FFT32_sol.cpp:11 VARIABLE mul_ln11 LOOP stage3_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U53 SOURCE FFT32_sol.cpp:11 VARIABLE mul_ln11_1 LOOP stage3_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U61 SOURCE FFT32_sol.cpp:11 VARIABLE add_ln11_3 LOOP stage3_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_1629_p2 SOURCE FFT32_sol.cpp:45 VARIABLE add_ln45 LOOP stage3_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_1636_p2 SOURCE FFT32_sol.cpp:46 VARIABLE add_ln46 LOOP stage3_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln47_fu_1643_p2 SOURCE FFT32_sol.cpp:47 VARIABLE sub_ln47 LOOP stage3_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln48_fu_1650_p2 SOURCE FFT32_sol.cpp:48 VARIABLE sub_ln48 LOOP stage3_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 29 BRAM 4 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.079 seconds; current allocated memory: 295.754 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft32.
INFO: [VLOG 209-307] Generating Verilog RTL for fft32.
Execute       syn_report -model fft32 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 126.80 MHz
Command     autosyn done; 9.843 sec.
Command   csynth_design done; 42.584 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 42.584 seconds; current allocated memory: 184.184 MB.
Command ap_source done; 43.871 sec.
Execute cleanup_all 
