#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Mon Mar 19 16:16:36 2018
# Process ID: 8087
# Log file: /users/btech/raghavgg/Documents/LAB7B/planAhead_run_2/planAhead.log
# Journal file: /users/btech/raghavgg/Documents/LAB7B/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /users/btech/raghavgg/Documents/LAB7B/pa.fromHdl.tcl
# create_project -name LAB7B -dir "/users/btech/raghavgg/Documents/LAB7B/planAhead_run_2" -part xc3s500efg320-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "topcaller.ucf" [current_fileset -constrset]
Adding file '/users/btech/raghavgg/Documents/LAB7B/topcaller.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {full_adder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {sixteen_arthimetic.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {left_shift.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {top.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {lcddisplay.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {detector.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {topcaller.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top topcaller $srcset
# add_files [list {topcaller.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-4
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/users/btech/raghavgg/Documents/LAB7B/full_adder.v" into library work
Analyzing Verilog file "/users/btech/raghavgg/Documents/LAB7B/sixteen_arthimetic.v" into library work
Analyzing Verilog file "/users/btech/raghavgg/Documents/LAB7B/left_shift.v" into library work
Analyzing Verilog file "/users/btech/raghavgg/Documents/LAB7B/top.v" into library work
Analyzing Verilog file "/users/btech/raghavgg/Documents/LAB7B/lcddisplay.v" into library work
Analyzing Verilog file "/users/btech/raghavgg/Documents/LAB7B/detector.v" into library work
Analyzing Verilog file "/users/btech/raghavgg/Documents/LAB7B/topcaller.v" into library work
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [/users/btech/raghavgg/Documents/LAB7B/topcaller.ucf]
Finished Parsing UCF File [/users/btech/raghavgg/Documents/LAB7B/topcaller.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 294c59b8
open_rtl_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2818.625 ; gain = 133.527
update_compile_order -fileset sim_1
set_property iostandard LVTTL [get_ports [list {bits[3]} {bits[2]} {bits[1]} {bits[0]}]]
set_property pulltype PULLUP [get_ports [list {bits[3]} {bits[2]} {bits[1]} {bits[0]}]]
startgroup
set_property package_pin N17 [get_ports {bits[3]}]
endgroup
startgroup
set_property package_pin H18 [get_ports {bits[2]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {bits[1]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {bits[0]}]
endgroup
set_property package_pin "" [get_ports [list  {databits[2]}]]
startgroup
set_property package_pin M15 [get_ports {databits[3]}]
endgroup
startgroup
set_property package_pin P17 [get_ports {databits[2]}]
endgroup
startgroup
set_property package_pin R16 [get_ports {databits[1]}]
endgroup
startgroup
set_property package_pin R15 [get_ports {databits[0]}]
endgroup
set_property is_loc_fixed false [get_ports [list  {databits[0]}]]
set_property is_loc_fixed true [get_ports [list  {databits[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {databits[3]} {databits[2]} {databits[1]} {databits[0]}]]
set_property drive 4 [get_ports [list {databits[3]} {databits[2]} {databits[1]} {databits[0]}]]
set_property iostandard LVCMOS33 [get_ports [list clk]]
startgroup
set_property package_pin C9 [get_ports clk]
endgroup
startgroup
set_property package_pin M18 [get_ports lcd_e]
endgroup
startgroup
set_property package_pin L18 [get_ports lcd_rs]
endgroup
startgroup
set_property package_pin L17 [get_ports lcd_w]
endgroup
startgroup
set_property package_pin V16 [get_ports reset]
endgroup
set_property pulltype PULLDOWN [get_ports [list reset]]
startgroup
set_property package_pin K18 [get_ports rot_a]
endgroup
startgroup
set_property package_pin G18 [get_ports rot_b]
endgroup
set_property iostandard LVCMOS33 [get_ports [list lcd_e]]
set_property iostandard LVCMOS33 [get_ports [list lcd_rs]]
set_property iostandard LVCMOS33 [get_ports [list lcd_w]]
set_property iostandard LVTTL [get_ports [list reset]]
set_property iostandard LVTTL [get_ports [list rot_a]]
set_property iostandard LVTTL [get_ports [list rot_b]]
set_property pulltype PULLUP [get_ports [list rot_a]]
set_property pulltype PULLUP [get_ports [list rot_b]]
set_property drive 4 [get_ports [list lcd_e]]
set_property drive 4 [get_ports [list lcd_rs]]
set_property drive 4 [get_ports [list lcd_w]]
save_constraints
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See /users/btech/raghavgg/Documents/LAB7B/planAhead_pid8087.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Mar 19 16:28:05 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
