# FPGA timer

[FPGA timer](https://habr.com/post/80056/)

## Getting Started

[INTEL&reg; FPGAS RESOURCE CENTER](https://www.intel.com/content/www/us/en/products/programmable/fpga/new-to-fpgas/resource-center/getting-started.html)  
[NANDLAND Tutorial - Introduction to VHDL](https://www.nandland.com/vhdl/tutorials/tutorial-introduction-to-vhdl-for-beginners.html)  

## Additional information

##### Pin assigments (Cyclone IV EP4CE10F17C8)

| Signal   |      Pin      |
|----------|--------------:|
|CLOCK_50|PIN_E1|
|LEDR[0]|PIN_J13|
|LEDG[0]|PIN_F16|
|LEDG[1]|PIN_G15|
|LEDG[2]|PIN_D16|
|LEDG[3]|PIN_F15|
|LEDG[4]|PIN_C16|
|LEDG[5]|PIN_D15|
|U2_138_A[0]|PIN_F8|
|U2_138_select|PIN_G5|
|U3_138_select|PIN_J1|
|U2_138_A[2]|PIN_L3|
|U2_138_A[1]|PIN_L4|
|dataout[0]|PIN_D1|
|dataout[6]|PIN_E7|
|dataout[3]|PIN_F1|
|dataout[2]|PIN_F2|
|dataout[1]|PIN_F3|
|dataout[5]|PIN_G1|
|dataout[4]|PIN_G2|
