TimeQuest Timing Analyzer report for A25_top
Tue Apr 04 10:27:15 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 100C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 100C Model Setup Summary
  9. Slow 1200mV 100C Model Hold Summary
 10. Slow 1200mV 100C Model Recovery Summary
 11. Slow 1200mV 100C Model Removal Summary
 12. Slow 1200mV 100C Model Minimum Pulse Width Summary
 13. Slow 1200mV 100C Model Setup: 'sys_clk'
 14. Slow 1200mV 100C Model Setup: 'pcie_sys_clk'
 15. Slow 1200mV 100C Model Setup: 'clk_33'
 16. Slow 1200mV 100C Model Setup: 'clk_125'
 17. Slow 1200mV 100C Model Setup: 'sr_clk_ext'
 18. Slow 1200mV 100C Model Setup: 'clk_50'
 19. Slow 1200mV 100C Model Setup: 'clk_16mhz'
 20. Slow 1200mV 100C Model Hold: 'clk_33'
 21. Slow 1200mV 100C Model Hold: 'sys_clk'
 22. Slow 1200mV 100C Model Hold: 'pcie_sys_clk'
 23. Slow 1200mV 100C Model Hold: 'clk_50'
 24. Slow 1200mV 100C Model Hold: 'clk_125'
 25. Slow 1200mV 100C Model Hold: 'clk_16mhz'
 26. Slow 1200mV 100C Model Hold: 'sr_clk_ext'
 27. Slow 1200mV 100C Model Recovery: 'pcie_sys_clk'
 28. Slow 1200mV 100C Model Recovery: 'sys_clk'
 29. Slow 1200mV 100C Model Recovery: 'clk_33'
 30. Slow 1200mV 100C Model Removal: 'pcie_sys_clk'
 31. Slow 1200mV 100C Model Removal: 'sys_clk'
 32. Slow 1200mV 100C Model Removal: 'clk_33'
 33. Slow 1200mV 100C Model Metastability Summary
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'pcie_sys_clk'
 41. Slow 1200mV 0C Model Setup: 'sys_clk'
 42. Slow 1200mV 0C Model Setup: 'clk_33'
 43. Slow 1200mV 0C Model Setup: 'clk_125'
 44. Slow 1200mV 0C Model Setup: 'sr_clk_ext'
 45. Slow 1200mV 0C Model Setup: 'clk_50'
 46. Slow 1200mV 0C Model Setup: 'clk_16mhz'
 47. Slow 1200mV 0C Model Hold: 'pcie_sys_clk'
 48. Slow 1200mV 0C Model Hold: 'sys_clk'
 49. Slow 1200mV 0C Model Hold: 'clk_33'
 50. Slow 1200mV 0C Model Hold: 'clk_50'
 51. Slow 1200mV 0C Model Hold: 'clk_125'
 52. Slow 1200mV 0C Model Hold: 'clk_16mhz'
 53. Slow 1200mV 0C Model Hold: 'sr_clk_ext'
 54. Slow 1200mV 0C Model Recovery: 'pcie_sys_clk'
 55. Slow 1200mV 0C Model Recovery: 'sys_clk'
 56. Slow 1200mV 0C Model Recovery: 'clk_33'
 57. Slow 1200mV 0C Model Removal: 'pcie_sys_clk'
 58. Slow 1200mV 0C Model Removal: 'sys_clk'
 59. Slow 1200mV 0C Model Removal: 'clk_33'
 60. Slow 1200mV 0C Model Metastability Summary
 61. Fast 1200mV 0C Model Setup Summary
 62. Fast 1200mV 0C Model Hold Summary
 63. Fast 1200mV 0C Model Recovery Summary
 64. Fast 1200mV 0C Model Removal Summary
 65. Fast 1200mV 0C Model Minimum Pulse Width Summary
 66. Fast 1200mV 0C Model Setup: 'sys_clk'
 67. Fast 1200mV 0C Model Setup: 'pcie_sys_clk'
 68. Fast 1200mV 0C Model Setup: 'clk_125'
 69. Fast 1200mV 0C Model Setup: 'sr_clk_ext'
 70. Fast 1200mV 0C Model Setup: 'clk_33'
 71. Fast 1200mV 0C Model Setup: 'clk_50'
 72. Fast 1200mV 0C Model Setup: 'clk_16mhz'
 73. Fast 1200mV 0C Model Hold: 'clk_33'
 74. Fast 1200mV 0C Model Hold: 'sys_clk'
 75. Fast 1200mV 0C Model Hold: 'pcie_sys_clk'
 76. Fast 1200mV 0C Model Hold: 'clk_50'
 77. Fast 1200mV 0C Model Hold: 'clk_16mhz'
 78. Fast 1200mV 0C Model Hold: 'clk_125'
 79. Fast 1200mV 0C Model Hold: 'sr_clk_ext'
 80. Fast 1200mV 0C Model Recovery: 'pcie_sys_clk'
 81. Fast 1200mV 0C Model Recovery: 'sys_clk'
 82. Fast 1200mV 0C Model Recovery: 'clk_33'
 83. Fast 1200mV 0C Model Removal: 'pcie_sys_clk'
 84. Fast 1200mV 0C Model Removal: 'sys_clk'
 85. Fast 1200mV 0C Model Removal: 'clk_33'
 86. Fast 1200mV 0C Model Metastability Summary
 87. Multicorner Timing Analysis Summary
 88. Board Trace Model Assignments
 89. Input Transition Times
 90. Signal Integrity Metrics (Slow 1200mv 0c Model)
 91. Signal Integrity Metrics (Slow 1200mv 100c Model)
 92. Signal Integrity Metrics (Fast 1200mv 0c Model)
 93. Setup Transfers
 94. Hold Transfers
 95. Recovery Transfers
 96. Removal Transfers
 97. Report TCCS
 98. Report RSKM
 99. Unconstrained Paths Summary
100. Clock Status Summary
101. Unconstrained Input Ports
102. Unconstrained Output Ports
103. Unconstrained Input Ports
104. Unconstrained Output Ports
105. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; A25_top                                                 ;
; Device Family         ; Cyclone IV GX                                           ;
; Device Name           ; EP4CGX30CF23I7                                          ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.33        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  33.3%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------+
; SDC File List                                                                     ;
+-----------------------------------------------+--------+--------------------------+
; SDC File Path                                 ; Status ; Read at                  ;
+-----------------------------------------------+--------+--------------------------+
; ../16z091-01_src/Synthesis/z91_01_tmg_con.sdc ; OK     ; Tue Apr 04 10:27:06 2017 ;
; A25_top.sdc                                   ; OK     ; Tue Apr 04 10:27:06 2017 ;
+-----------------------------------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                      ;
+--------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Clock Name   ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                          ; Targets                                                                                                          ;
+--------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; clk_16mhz    ; Base      ; 62.500 ; 16.0 MHz  ; 0.000 ; 31.250 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                 ; { clk_16mhz }                                                                                                    ;
; clk_33       ; Generated ; 30.000 ; 33.33 MHz ; 0.000 ; 15.000 ; 50.00      ; 12        ; 25          ;       ;        ;           ;            ; false    ; clk_16mhz ; clk_16mhz                                       ; { pll|altpll_component|auto_generated|pll1|clk[4] }                                                              ;
; clk_50       ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 8         ; 25          ;       ;        ;           ;            ; false    ; clk_16mhz ; clk_16mhz                                       ; { pll|altpll_component|auto_generated|pll1|clk[1] }                                                              ;
; clk_125      ; Generated ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000  ; 50.00      ; 16        ; 125         ;       ;        ;           ;            ; false    ; clk_16mhz ; clk_16mhz                                       ; { pll|altpll_component|auto_generated|pll1|clk[0] }                                                              ;
; pcie_sys_clk ; Base      ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                 ; { pcie|\gen_x1:Hard_IP_x1_comp|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout } ;
; refclk       ; Base      ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                 ; { refclk }                                                                                                       ;
; sr_clk_ext   ; Generated ; 15.000 ; 66.67 MHz ; 0.000 ; 7.500  ; 50.00      ; 6         ; 25          ;       ;        ;           ;            ; false    ; clk_16mhz ; pll|altpll_component|auto_generated|pll1|clk[3] ; { sr_clk }                                                                                                       ;
; sys_clk      ; Generated ; 15.000 ; 66.67 MHz ; 0.000 ; 7.500  ; 50.00      ; 6         ; 25          ;       ;        ;           ;            ; false    ; clk_16mhz ; clk_16mhz                                       ; { pll|altpll_component|auto_generated|pll1|clk[2] }                                                              ;
+--------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary                                                              ;
+-------------+-----------------+--------------+---------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name   ; Note                                              ;
+-------------+-----------------+--------------+---------------------------------------------------+
; 57.18 MHz   ; 40.0 MHz        ; clk_33       ; limit due to minimum period restriction (tmin)    ;
; 67.01 MHz   ; 67.01 MHz       ; sys_clk      ;                                                   ;
; 127.31 MHz  ; 50.0 MHz        ; clk_50       ; limit due to minimum period restriction (tmin)    ;
; 142.55 MHz  ; 142.55 MHz      ; pcie_sys_clk ;                                                   ;
; 938.97 MHz  ; 400.0 MHz       ; clk_125      ; limit due to minimum period restriction (tmin)    ;
; 1052.63 MHz ; 237.53 MHz      ; clk_16mhz    ; limit due to minimum port rate restriction (tmin) ;
+-------------+-----------------+--------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------+
; Slow 1200mV 100C Model Setup Summary  ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; sys_clk      ; 0.076  ; 0.000         ;
; pcie_sys_clk ; 0.518  ; 0.000         ;
; clk_33       ; 6.256  ; 0.000         ;
; clk_125      ; 6.935  ; 0.000         ;
; sr_clk_ext   ; 7.502  ; 0.000         ;
; clk_50       ; 12.145 ; 0.000         ;
; clk_16mhz    ; 61.550 ; 0.000         ;
+--------------+--------+---------------+


+--------------------------------------+
; Slow 1200mV 100C Model Hold Summary  ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; clk_33       ; 0.333 ; 0.000         ;
; sys_clk      ; 0.341 ; 0.000         ;
; pcie_sys_clk ; 0.366 ; 0.000         ;
; clk_50       ; 0.403 ; 0.000         ;
; clk_125      ; 0.408 ; 0.000         ;
; clk_16mhz    ; 0.423 ; 0.000         ;
; sr_clk_ext   ; 1.138 ; 0.000         ;
+--------------+-------+---------------+


+-----------------------------------------+
; Slow 1200mV 100C Model Recovery Summary ;
+--------------+--------+-----------------+
; Clock        ; Slack  ; End Point TNS   ;
+--------------+--------+-----------------+
; pcie_sys_clk ; 5.615  ; 0.000           ;
; sys_clk      ; 8.247  ; 0.000           ;
; clk_33       ; 11.293 ; 0.000           ;
+--------------+--------+-----------------+


+----------------------------------------+
; Slow 1200mV 100C Model Removal Summary ;
+--------------+-------+-----------------+
; Clock        ; Slack ; End Point TNS   ;
+--------------+-------+-----------------+
; pcie_sys_clk ; 1.008 ; 0.000           ;
; sys_clk      ; 1.174 ; 0.000           ;
; clk_33       ; 2.998 ; 0.000           ;
+--------------+-------+-----------------+


+----------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary ;
+--------------+--------+----------------------------+
; Clock        ; Slack  ; End Point TNS              ;
+--------------+--------+----------------------------+
; clk_50       ; 0.000  ; 0.000                      ;
; pcie_sys_clk ; 3.593  ; 0.000                      ;
; clk_125      ; 3.644  ; 0.000                      ;
; clk_33       ; 4.567  ; 0.000                      ;
; refclk       ; 6.000  ; 0.000                      ;
; sys_clk      ; 7.132  ; 0.000                      ;
; sr_clk_ext   ; 10.790 ; 0.000                      ;
; clk_16mhz    ; 31.019 ; 0.000                      ;
+--------------+--------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'sys_clk'                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.076 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_we ; vme_write_n                                                      ; sys_clk      ; sys_clk     ; 15.000       ; -4.673     ; 6.231      ;
; 0.187 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_busy                                 ; vme_a_dir                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.647     ; 6.146      ;
; 0.302 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_vd                           ; vme_d[20]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.572     ; 6.106      ;
; 0.302 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_vd                           ; vme_d[19]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.572     ; 6.106      ;
; 0.311 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|sl_io_ctrl.d_oe_n                           ; vme_d_oe_n                                                       ; sys_clk      ; sys_clk     ; 15.000       ; -4.647     ; 6.022      ;
; 0.312 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_vd                           ; vme_d[17]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.572     ; 6.096      ;
; 0.312 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_vd                           ; vme_d[16]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.572     ; 6.096      ;
; 0.382 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_busy                                 ; vme_a_oe_n                                                       ; sys_clk      ; sys_clk     ; 15.000       ; -4.647     ; 5.951      ;
; 0.409 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_au:dma_au|we_o                                        ; vme_write_n                                                      ; sys_clk      ; sys_clk     ; 15.000       ; -4.673     ; 5.898      ;
; 0.414 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_vd                           ; vme_d[21]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.572     ; 5.994      ;
; 0.417 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_vd                           ; vme_d[24]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.572     ; 5.991      ;
; 0.419 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_busy                                 ; vme_am_dir                                                       ; sys_clk      ; sys_clk     ; 15.000       ; -4.647     ; 5.914      ;
; 0.450 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|sl_io_ctrl.d_dir                            ; vme_d_dir                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.647     ; 5.883      ;
; 0.461 ; wb_bus:wbb|switch_fab_2:sf_2|sw_state[1]                                                     ; vme_write_n                                                      ; sys_clk      ; sys_clk     ; 15.000       ; -4.673     ; 5.846      ;
; 0.462 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|sl_oe_va                                    ; vme_a_dir                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.647     ; 5.871      ;
; 0.468 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_vd                           ; vme_d[5]                                                         ; sys_clk      ; sys_clk     ; 15.000       ; -4.572     ; 5.940      ;
; 0.475 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_busy                                 ; vme_d_dir                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.647     ; 5.858      ;
; 0.492 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_busy                                 ; vme_d_oe_n                                                       ; sys_clk      ; sys_clk     ; 15.000       ; -4.647     ; 5.841      ;
; 0.498 ; led_green_n~reg0                                                                             ; led_green_n                                                      ; sys_clk      ; sys_clk     ; 15.000       ; -4.630     ; 7.852      ;
; 0.501 ; vme_a[3]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[3]          ; sys_clk      ; sys_clk     ; 15.000       ; 4.424      ; 6.921      ;
; 0.511 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mstr_int[2]                                       ; led_red_n                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.594     ; 7.875      ;
; 0.518 ; vme_d[28]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[28]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.440      ; 6.920      ;
; 0.526 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbs:wbs|vme_acc_type_q[5]                               ; vme_ds_o_n[1]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -4.577     ; 5.877      ;
; 0.529 ; vme_d[26]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[26]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.427      ; 6.896      ;
; 0.531 ; vme_a[27]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[27]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.424      ; 6.891      ;
; 0.531 ; vme_a[28]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[28]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.440      ; 6.907      ;
; 0.534 ; vme_d[27]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[27]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.424      ; 6.888      ;
; 0.536 ; vme_a[15]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[15]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.411      ; 6.873      ;
; 0.539 ; vme_irq_i_n[1]                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[1]            ; sys_clk      ; sys_clk     ; 15.000       ; 4.392      ; 6.851      ;
; 0.552 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|dsn_ena                                   ; vme_ds_o_n[1]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -4.577     ; 5.851      ;
; 0.558 ; vme_write_n                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_writen_reg_int     ; sys_clk      ; sys_clk     ; 15.000       ; 4.438      ; 6.878      ;
; 0.576 ; vme_am[4]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_in_reg[4]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.423      ; 6.845      ;
; 0.580 ; vme_a[14]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[14]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.427      ; 6.845      ;
; 0.587 ; vme_a[30]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[30]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.428      ; 6.839      ;
; 0.602 ; vme_d[29]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[29]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.440      ; 6.836      ;
; 0.604 ; vme_bg_i_n[3]                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bg_i_n_q[3] ; sys_clk      ; sys_clk     ; 15.000       ; 4.403      ; 6.797      ;
; 0.606 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_va                           ; vme_a[23]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.636     ; 5.738      ;
; 0.606 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_va                           ; vme_a[21]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.636     ; 5.738      ;
; 0.606 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_va                           ; vme_a[17]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.636     ; 5.738      ;
; 0.608 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_vd                           ; vme_d[11]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.572     ; 5.800      ;
; 0.609 ; vme_d[25]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[25]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.441      ; 6.830      ;
; 0.611 ; vme_bbsy_i_n                                                                                 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bbsyn_q     ; sys_clk      ; sys_clk     ; 15.000       ; 4.767      ; 7.154      ;
; 0.613 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_vd                           ; vme_d[12]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.572     ; 5.795      ;
; 0.614 ; vme_a[22]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[22]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.428      ; 6.812      ;
; 0.617 ; vme_bg_i_n[1]                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bg_i_n_q[1] ; sys_clk      ; sys_clk     ; 15.000       ; 4.403      ; 6.784      ;
; 0.617 ; vme_ds_i_n[1]                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|dsbn_in_reg     ; sys_clk      ; sys_clk     ; 15.000       ; 4.397      ; 6.778      ;
; 0.618 ; vme_a[25]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[25]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.441      ; 6.821      ;
; 0.619 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|ma_io_ctrl.d_dir                          ; vme_d_dir                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.647     ; 5.714      ;
; 0.623 ; vme_bg_i_n[2]                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bg_i_n_q[2] ; sys_clk      ; sys_clk     ; 15.000       ; 4.403      ; 6.778      ;
; 0.625 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|ma_io_ctrl.a_dir                          ; vme_a_dir                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.647     ; 5.708      ;
; 0.635 ; vme_d[22]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[22]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.428      ; 6.791      ;
; 0.639 ; vme_a[1]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[1]          ; sys_clk      ; sys_clk     ; 15.000       ; 4.419      ; 6.778      ;
; 0.639 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_vd                           ; vme_d[9]                                                         ; sys_clk      ; sys_clk     ; 15.000       ; -4.572     ; 5.769      ;
; 0.639 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_vd                           ; vme_d[1]                                                         ; sys_clk      ; sys_clk     ; 15.000       ; -4.572     ; 5.769      ;
; 0.640 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|ma_io_ctrl.am_dir                         ; vme_am_dir                                                       ; sys_clk      ; sys_clk     ; 15.000       ; -4.647     ; 5.693      ;
; 0.644 ; vme_d[11]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[11]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.424      ; 6.778      ;
; 0.649 ; vme_acfail_i_n                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|acfailn_regd          ; sys_clk      ; sys_clk     ; 15.000       ; 4.390      ; 6.739      ;
; 0.653 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|sl_io_ctrl.a_oe_n                           ; vme_a_oe_n                                                       ; sys_clk      ; sys_clk     ; 15.000       ; -4.647     ; 5.680      ;
; 0.668 ; vme_d[21]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[21]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.440      ; 6.770      ;
; 0.668 ; vme_irq_i_n[2]                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[2]            ; sys_clk      ; sys_clk     ; 15.000       ; 4.432      ; 6.762      ;
; 0.679 ; vme_d[1]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[1]          ; sys_clk      ; sys_clk     ; 15.000       ; 4.419      ; 6.738      ;
; 0.698 ; vme_bg_i_n[0]                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bg_i_n_q[0] ; sys_clk      ; sys_clk     ; 15.000       ; 4.404      ; 6.704      ;
; 0.700 ; vme_as_i_n                                                                                   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|asn_in_reg      ; sys_clk      ; sys_clk     ; 15.000       ; 4.377      ; 6.675      ;
; 0.703 ; vme_a[2]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[2]          ; sys_clk      ; sys_clk     ; 15.000       ; 4.389      ; 6.684      ;
; 0.706 ; vme_a[7]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[7]          ; sys_clk      ; sys_clk     ; 15.000       ; 4.411      ; 6.703      ;
; 0.707 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_vd                           ; vme_d[18]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.572     ; 5.701      ;
; 0.708 ; vme_a[13]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[13]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.411      ; 6.701      ;
; 0.713 ; vme_br_i_n[0]                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|br_i_n_q[0] ; sys_clk      ; sys_clk     ; 15.000       ; 4.402      ; 6.687      ;
; 0.717 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_va                           ; vme_a[31]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.636     ; 5.627      ;
; 0.717 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_va                           ; vme_a[27]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.636     ; 5.627      ;
; 0.720 ; vme_d[12]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[12]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.419      ; 6.697      ;
; 0.721 ; vme_d[18]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[18]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.427      ; 6.704      ;
; 0.722 ; vme_ds_i_n[0]                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|dsan_in_reg     ; sys_clk      ; sys_clk     ; 15.000       ; 4.381      ; 6.657      ;
; 0.722 ; vme_d[9]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[9]          ; sys_clk      ; sys_clk     ; 15.000       ; 4.419      ; 6.695      ;
; 0.722 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_vd                           ; vme_d[22]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.572     ; 5.686      ;
; 0.730 ; vme_dtack_i_n                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|dtackn_reg    ; sys_clk      ; sys_clk     ; 15.000       ; 4.377      ; 6.645      ;
; 0.730 ; vme_irq_i_n[6]                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[6]            ; sys_clk      ; sys_clk     ; 15.000       ; 4.396      ; 6.664      ;
; 0.730 ; vme_irq_i_n[5]                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[5]            ; sys_clk      ; sys_clk     ; 15.000       ; 4.396      ; 6.664      ;
; 0.736 ; vme_d[14]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[14]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.427      ; 6.689      ;
; 0.738 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_va                           ; vme_a[29]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.636     ; 5.606      ;
; 0.740 ; vme_d[6]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[6]          ; sys_clk      ; sys_clk     ; 15.000       ; 4.427      ; 6.685      ;
; 0.741 ; vme_a[26]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[26]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.442      ; 6.699      ;
; 0.745 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|oe_vd                           ; vme_d[23]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.572     ; 5.663      ;
; 0.754 ; vme_berr_i_n                                                                                 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|berrn         ; sys_clk      ; sys_clk     ; 15.000       ; 4.373      ; 6.617      ;
; 0.758 ; vme_am[3]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_in_reg[3]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.423      ; 6.663      ;
; 0.759 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|dsbn_out_int                                      ; vme_ds_o_n[1]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -4.577     ; 5.644      ;
; 0.764 ; vme_iack_n                                                                                   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|iackn_in_q            ; sys_clk      ; sys_clk     ; 15.000       ; 4.371      ; 6.605      ;
; 0.764 ; vme_irq_i_n[7]                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[7]            ; sys_clk      ; sys_clk     ; 15.000       ; 4.393      ; 6.627      ;
; 0.764 ; vme_d[13]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[13]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.411      ; 6.645      ;
; 0.765 ; vme_br_i_n[2]                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|br_i_n_q[2] ; sys_clk      ; sys_clk     ; 15.000       ; 4.402      ; 6.635      ;
; 0.765 ; vme_d[5]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[5]          ; sys_clk      ; sys_clk     ; 15.000       ; 4.411      ; 6.644      ;
; 0.765 ; vme_a[17]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[17]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.441      ; 6.674      ;
; 0.766 ; vme_d[16]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[16]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.428      ; 6.660      ;
; 0.767 ; vme_br_i_n[3]                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|br_i_n_q[3] ; sys_clk      ; sys_clk     ; 15.000       ; 4.402      ; 6.633      ;
; 0.769 ; vme_a[9]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[9]          ; sys_clk      ; sys_clk     ; 15.000       ; 4.419      ; 6.648      ;
; 0.770 ; vme_d[24]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[24]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.428      ; 6.656      ;
; 0.772 ; vme_d[7]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[7]          ; sys_clk      ; sys_clk     ; 15.000       ; 4.411      ; 6.637      ;
; 0.774 ; vme_a[21]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[21]         ; sys_clk      ; sys_clk     ; 15.000       ; 4.432      ; 6.656      ;
; 0.783 ; vme_a[4]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[4]          ; sys_clk      ; sys_clk     ; 15.000       ; 4.419      ; 6.634      ;
; 0.784 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_out_reg[20]                                    ; vme_d[20]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.596     ; 5.600      ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'pcie_sys_clk'                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                               ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.518 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]        ; clk_50       ; pcie_sys_clk ; 4.000        ; 4.086      ; 7.486      ;
; 0.985 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.079     ; 6.934      ;
; 0.985 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.079     ; 6.934      ;
; 0.985 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.079     ; 6.934      ;
; 0.985 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.079     ; 6.934      ;
; 0.985 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.079     ; 6.934      ;
; 1.154 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 6.764      ;
; 1.154 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 6.764      ;
; 1.154 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 6.764      ;
; 1.154 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 6.764      ;
; 1.166 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.079     ; 6.753      ;
; 1.166 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.079     ; 6.753      ;
; 1.166 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.079     ; 6.753      ;
; 1.166 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.079     ; 6.753      ;
; 1.166 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.079     ; 6.753      ;
; 1.211 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.079     ; 6.708      ;
; 1.211 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.079     ; 6.708      ;
; 1.211 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.079     ; 6.708      ;
; 1.211 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.079     ; 6.708      ;
; 1.211 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.079     ; 6.708      ;
; 1.290 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 6.631      ;
; 1.290 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 6.631      ;
; 1.290 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 6.631      ;
; 1.290 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 6.631      ;
; 1.290 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 6.631      ;
; 1.335 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 6.583      ;
; 1.335 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 6.583      ;
; 1.335 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 6.583      ;
; 1.335 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 6.583      ;
; 1.380 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 6.538      ;
; 1.380 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 6.538      ;
; 1.380 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 6.538      ;
; 1.380 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 6.538      ;
; 1.443 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[1]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 6.479      ;
; 1.443 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[1]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 6.479      ;
; 1.443 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[1]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 6.479      ;
; 1.443 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[1]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 6.479      ;
; 1.443 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[1]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 6.479      ;
; 1.459 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.078     ; 6.461      ;
; 1.459 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.078     ; 6.461      ;
; 1.459 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.078     ; 6.461      ;
; 1.459 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.078     ; 6.461      ;
; 1.514 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[5]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 6.407      ;
; 1.514 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[5]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 6.407      ;
; 1.514 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[5]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 6.407      ;
; 1.514 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[5]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 6.407      ;
; 1.514 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[5]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 6.407      ;
; 1.524 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[1]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 6.394      ;
; 1.524 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[1]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 6.394      ;
; 1.524 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[1]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 6.394      ;
; 1.524 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[1]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 6.394      ;
; 1.524 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[1]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 6.394      ;
; 1.532 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 6.386      ;
; 1.532 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 6.386      ;
; 1.532 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 6.386      ;
; 1.532 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 6.386      ;
; 1.532 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 6.386      ;
; 1.568 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[0]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 6.354      ;
; 1.568 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[0]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 6.354      ;
; 1.568 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[0]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 6.354      ;
; 1.568 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[0]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 6.354      ;
; 1.568 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[0]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 6.354      ;
; 1.606 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|first_last_full[0] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.089     ; 6.303      ;
; 1.610 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[9]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 6.312      ;
; 1.610 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[9]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 6.312      ;
; 1.610 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[9]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 6.312      ;
; 1.610 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[9]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 6.312      ;
; 1.610 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[9]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 6.312      ;
; 1.612 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[1]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 6.309      ;
; 1.612 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[1]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 6.309      ;
; 1.612 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[1]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 6.309      ;
; 1.612 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[1]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.077     ; 6.309      ;
; 1.628 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|first_last_full[0] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.089     ; 6.281      ;
; 1.665 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 6.257      ;
; 1.665 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 6.257      ;
; 1.665 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 6.257      ;
; 1.665 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 6.257      ;
; 1.665 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 6.257      ;
; 1.671 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[1]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 6.246      ;
; 1.671 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[1]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 6.246      ;
; 1.671 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[1]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 6.246      ;
; 1.671 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[1]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 6.246      ;
; 1.671 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[9]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|first_last_full[0] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.089     ; 6.238      ;
; 1.679 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 6.238      ;
; 1.679 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 6.238      ;
; 1.679 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 6.238      ;
; 1.679 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 6.238      ;
; 1.683 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[5]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.078     ; 6.237      ;
; 1.683 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[5]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.078     ; 6.237      ;
; 1.683 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[5]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.078     ; 6.237      ;
; 1.683 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[5]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.078     ; 6.237      ;
; 1.686 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[2]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 6.236      ;
; 1.686 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[2]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 6.236      ;
; 1.686 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[2]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 6.236      ;
; 1.686 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[2]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 6.236      ;
; 1.686 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[2]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 6.236      ;
; 1.713 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[3]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 6.205      ;
; 1.713 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[3]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 6.205      ;
; 1.713 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[3]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 6.205      ;
; 1.713 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[3]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 6.205      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clk_33'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.256 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[3]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 1.514      ; 7.148      ;
; 6.259 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[4]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 1.514      ; 7.145      ;
; 6.326 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[0]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 1.514      ; 7.078      ;
; 6.358 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[2]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 1.514      ; 7.046      ;
; 6.523 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[6]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 1.514      ; 6.881      ;
; 6.660 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[5]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 1.514      ; 6.744      ;
; 6.720 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[1]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 1.514      ; 6.684      ;
; 7.923 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6|cntr_aao:auto_generated|counter_reg_bit[2]               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 1.512      ; 5.479      ;
; 8.066 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.184     ; 6.748      ;
; 8.216 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                            ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe8                                                                                                                       ; clk_33       ; clk_33      ; 15.000       ; -1.737     ; 5.045      ;
; 8.243 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6|cntr_aao:auto_generated|counter_reg_bit[1]               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 1.512      ; 5.159      ;
; 8.386 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6|cntr_aao:auto_generated|counter_reg_bit[4]               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 1.512      ; 5.016      ;
; 8.459 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_b[1]                                                                                                                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[6]                                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.184     ; 6.355      ;
; 8.487 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_b[1]                                                                                                                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[0]                                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.186     ; 6.325      ;
; 8.577 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6|cntr_aao:auto_generated|counter_reg_bit[3]               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 1.512      ; 4.825      ;
; 8.583 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_b[1]                                                                                                                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[4]                                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.184     ; 6.231      ;
; 8.602 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_b[1]                                                                                                                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[1]                                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.186     ; 6.210      ;
; 8.603 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|status_oe                                                                                                                                                                                                                                                ; clk_33       ; clk_33      ; 15.000       ; -0.161     ; 6.234      ;
; 8.603 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|id_oe                                                                                                                                                                                                                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.161     ; 6.234      ;
; 8.622 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_b[1]                                                                                                                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[2]                                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.186     ; 6.190      ;
; 8.630 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_b[1]                                                                                                                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[7]                                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.184     ; 6.184      ;
; 8.708 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]   ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.184     ; 6.106      ;
; 8.715 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.193     ; 6.090      ;
; 8.739 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|status_oe                                                                                                                                                                                                                                                ; clk_33       ; clk_33      ; 15.000       ; -0.170     ; 6.089      ;
; 8.739 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|id_oe                                                                                                                                                                                                                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.170     ; 6.089      ;
; 8.770 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_b[1]                                                                                                                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[3]                                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.186     ; 6.042      ;
; 8.792 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_data_state                                                            ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 1.508      ; 4.606      ;
; 8.805 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_data_state                                                           ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 1.508      ; 4.593      ;
; 8.809 ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[6]                                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.177     ; 6.012      ;
; 8.815 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~portb_address_reg0 ; clk_33       ; clk_33      ; 15.000       ; 0.301      ; 6.525      ;
; 8.837 ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[0]                                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.179     ; 5.982      ;
; 8.852 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                                    ; clk_33       ; clk_33      ; 15.000       ; 0.005      ; 6.151      ;
; 8.852 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                                    ; clk_33       ; clk_33      ; 15.000       ; 0.005      ; 6.151      ;
; 8.852 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe1                                                        ; clk_33       ; clk_33      ; 15.000       ; 0.005      ; 6.151      ;
; 8.873 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|buf_empty_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~portb_address_reg0 ; clk_33       ; clk_33      ; 15.000       ; 0.294      ; 6.460      ;
; 8.933 ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[4]                                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.177     ; 5.888      ;
; 8.937 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6|cntr_aao:auto_generated|counter_reg_bit[0]               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 1.512      ; 4.465      ;
; 8.938 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg2                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.184     ; 5.876      ;
; 8.952 ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[1]                                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.179     ; 5.867      ;
; 8.955 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]   ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.184     ; 5.859      ;
; 8.967 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_post_state                                                            ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 1.508      ; 4.431      ;
; 8.972 ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[2]                                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.179     ; 5.847      ;
; 8.980 ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[7]                                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.177     ; 5.841      ;
; 9.014 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|status_oe                                                                                                                                                                                                                                                ; clk_33       ; clk_33      ; 15.000       ; -0.161     ; 5.823      ;
; 9.014 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|id_oe                                                                                                                                                                                                                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.161     ; 5.823      ;
; 9.038 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                                    ; clk_33       ; clk_33      ; 15.000       ; 0.005      ; 5.965      ;
; 9.038 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                                    ; clk_33       ; clk_33      ; 15.000       ; 0.005      ; 5.965      ;
; 9.038 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe1                                                        ; clk_33       ; clk_33      ; 15.000       ; 0.005      ; 5.965      ;
; 9.067 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[3]                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.178     ; 5.753      ;
; 9.067 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[5]                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.178     ; 5.753      ;
; 9.067 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[2]                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.178     ; 5.753      ;
; 9.067 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[6]                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.178     ; 5.753      ;
; 9.067 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[1]                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.178     ; 5.753      ;
; 9.067 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[0]                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.178     ; 5.753      ;
; 9.067 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[4]                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.178     ; 5.753      ;
; 9.089 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~portb_address_reg0 ; clk_33       ; clk_33      ; 15.000       ; 0.301      ; 6.251      ;
; 9.111 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_b[1]                                                                                                                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[5]                                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.184     ; 5.703      ;
; 9.120 ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[3]                                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.179     ; 5.699      ;
; 9.153 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[0]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 1.496      ; 4.233      ;
; 9.174 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[8]                ; clk_33       ; clk_33      ; 15.000       ; 0.022      ; 5.846      ;
; 9.174 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[0]                ; clk_33       ; clk_33      ; 15.000       ; 0.022      ; 5.846      ;
; 9.174 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[1]                ; clk_33       ; clk_33      ; 15.000       ; 0.022      ; 5.846      ;
; 9.174 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[2]                ; clk_33       ; clk_33      ; 15.000       ; 0.022      ; 5.846      ;
; 9.174 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[3]                ; clk_33       ; clk_33      ; 15.000       ; 0.022      ; 5.846      ;
; 9.174 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[4]                ; clk_33       ; clk_33      ; 15.000       ; 0.022      ; 5.846      ;
; 9.174 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[5]                ; clk_33       ; clk_33      ; 15.000       ; 0.022      ; 5.846      ;
; 9.174 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[6]                ; clk_33       ; clk_33      ; 15.000       ; 0.022      ; 5.846      ;
; 9.174 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[7]                ; clk_33       ; clk_33      ; 15.000       ; 0.022      ; 5.846      ;
; 9.200 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~portb_address_reg0 ; clk_33       ; clk_33      ; 15.000       ; 0.295      ; 6.134      ;
; 9.203 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[3]                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.187     ; 5.608      ;
; 9.203 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[5]                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.187     ; 5.608      ;
; 9.203 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[2]                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.187     ; 5.608      ;
; 9.203 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[6]                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.187     ; 5.608      ;
; 9.203 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[1]                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.187     ; 5.608      ;
; 9.203 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[0]                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.187     ; 5.608      ;
; 9.203 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[4]                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.187     ; 5.608      ;
; 9.207 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|dvalid_reg                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 0.007      ; 5.798      ;
; 9.208 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end_op_reg                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 0.007      ; 5.797      ;
; 9.215 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[0]                                                      ; clk_33       ; clk_33      ; 15.000       ; 0.004      ; 5.787      ;
; 9.232 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|buf_empty_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[8]                ; clk_33       ; clk_33      ; 15.000       ; 0.015      ; 5.781      ;
; 9.232 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|buf_empty_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[0]                ; clk_33       ; clk_33      ; 15.000       ; 0.015      ; 5.781      ;
; 9.232 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|buf_empty_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[1]                ; clk_33       ; clk_33      ; 15.000       ; 0.015      ; 5.781      ;
; 9.232 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|buf_empty_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[2]                ; clk_33       ; clk_33      ; 15.000       ; 0.015      ; 5.781      ;
; 9.232 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|buf_empty_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[3]                ; clk_33       ; clk_33      ; 15.000       ; 0.015      ; 5.781      ;
; 9.232 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|buf_empty_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[4]                ; clk_33       ; clk_33      ; 15.000       ; 0.015      ; 5.781      ;
; 9.232 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|buf_empty_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[5]                ; clk_33       ; clk_33      ; 15.000       ; 0.015      ; 5.781      ;
; 9.232 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|buf_empty_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[6]                ; clk_33       ; clk_33      ; 15.000       ; 0.015      ; 5.781      ;
; 9.232 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|buf_empty_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[7]                ; clk_33       ; clk_33      ; 15.000       ; 0.015      ; 5.781      ;
; 9.240 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_bulk_erase_int                                                                                                                                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.161     ; 5.597      ;
; 9.240 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_shift_bytes_int                                                                                                                                                                                                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.161     ; 5.597      ;
; 9.240 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_status_int                                                                                                                                                                                                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.161     ; 5.597      ;
; 9.240 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_protect_int                                                                                                                                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.161     ; 5.597      ;
; 9.240 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_erase_int                                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.161     ; 5.597      ;
; 9.240 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_rdid_int                                                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.161     ; 5.597      ;
; 9.240 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_int                                                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.161     ; 5.597      ;
; 9.258 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[7]                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.169     ; 5.571      ;
; 9.269 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|id_oe                                                                                                                                                                                                   ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[3]                                                                                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; 0.002      ; 5.731      ;
; 9.269 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|add_msb_reg                                                                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.179     ; 5.550      ;
; 9.281 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                                    ; clk_33       ; clk_33      ; 15.000       ; 0.010      ; 5.727      ;
; 9.281 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                                    ; clk_33       ; clk_33      ; 15.000       ; 0.010      ; 5.727      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clk_125'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.935 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|reconfig_togxb_busy_reg[0] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|reconfig_togxb_busy_reg[1] ; clk_125      ; clk_125     ; 8.000        ; -0.081     ; 0.982      ;
; 7.142 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|fixedclk_div[0]            ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|fixedclk_div[0]            ; clk_125      ; clk_125     ; 8.000        ; -0.084     ; 0.772      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'sr_clk_ext'                                                                       ;
+--------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+
; 7.502  ; sram:srami|rd_out[14] ; sr_d[14]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.484      ; 7.172      ;
; 7.554  ; sram:srami|rd_out[8]  ; sr_d[8]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.497      ; 7.133      ;
; 7.943  ; sram:srami|ra_int[10] ; sr_a[9]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.500      ; 6.747      ;
; 7.978  ; sram:srami|ra_int[7]  ; sr_a[6]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.500      ; 6.712      ;
; 8.051  ; sram:srami|rd_out[5]  ; sr_d[5]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.488      ; 6.627      ;
; 8.092  ; sram:srami|rd_out[9]  ; sr_d[9]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.488      ; 6.586      ;
; 8.229  ; sram:srami|ra_int[8]  ; sr_a[7]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.500      ; 6.461      ;
; 8.246  ; sram:srami|ra_int[11] ; sr_a[10]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.500      ; 6.444      ;
; 8.258  ; sram:srami|rd_out[0]  ; sr_d[0]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.484      ; 6.416      ;
; 8.327  ; sram:srami|ra_int[4]  ; sr_a[3]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.507      ; 6.370      ;
; 8.334  ; sram:srami|rd_out[10] ; sr_d[10]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.488      ; 6.344      ;
; 8.337  ; sram:srami|bwn        ; sr_bw_n   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.487      ; 6.340      ;
; 8.417  ; sram:srami|rd_oe      ; sr_d[15]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.487      ; 6.260      ;
; 8.417  ; sram:srami|rd_oe      ; sr_d[5]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.487      ; 6.260      ;
; 8.429  ; sram:srami|ra_int[5]  ; sr_a[4]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.500      ; 6.261      ;
; 8.432  ; sram:srami|rd_oe      ; sr_d[7]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.487      ; 6.245      ;
; 8.432  ; sram:srami|rd_oe      ; sr_d[6]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.487      ; 6.245      ;
; 8.432  ; sram:srami|rd_oe      ; sr_d[14]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.487      ; 6.245      ;
; 8.455  ; sram:srami|ra_1       ; sr_a[0]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.487      ; 6.222      ;
; 8.467  ; sram:srami|rd_out[12] ; sr_d[12]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.484      ; 6.207      ;
; 8.579  ; sram:srami|rd_out[1]  ; sr_d[1]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.488      ; 6.099      ;
; 8.649  ; sram:srami|rd_out[6]  ; sr_d[6]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.488      ; 6.029      ;
; 8.662  ; sram:srami|roen_int   ; sr_oe_n   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.487      ; 6.015      ;
; 8.673  ; sram:srami|rd_oe      ; sr_d[13]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.487      ; 6.004      ;
; 8.673  ; sram:srami|rd_oe      ; sr_d[11]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.487      ; 6.004      ;
; 8.686  ; sram:srami|rd_oe      ; sr_d[12]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.487      ; 5.991      ;
; 8.700  ; sram:srami|ra_int[17] ; sr_a[16]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.500      ; 5.990      ;
; 8.721  ; sram:srami|rd_oe      ; sr_d[1]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.487      ; 5.956      ;
; 8.887  ; sram:srami|rd_out[11] ; sr_d[11]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.488      ; 5.791      ;
; 8.892  ; sram:srami|rd_oe      ; sr_d[0]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.487      ; 5.785      ;
; 8.986  ; sram:srami|rd_oe      ; sr_d[8]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.487      ; 5.691      ;
; 8.986  ; sram:srami|rd_oe      ; sr_d[10]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.487      ; 5.691      ;
; 8.987  ; sram:srami|rd_oe      ; sr_d[9]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.487      ; 5.690      ;
; 9.005  ; sram:srami|adscn      ; sr_adsc_n ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.487      ; 5.672      ;
; 9.026  ; sram:srami|rd_oe      ; sr_d[4]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.487      ; 5.651      ;
; 9.026  ; sram:srami|rd_oe      ; sr_d[3]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.487      ; 5.651      ;
; 9.064  ; sram:srami|rd_out[15] ; sr_d[15]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.484      ; 5.610      ;
; 9.078  ; sram:srami|ra_int[18] ; sr_a[17]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.507      ; 5.619      ;
; 9.131  ; sram:srami|rd_out[7]  ; sr_d[7]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.484      ; 5.543      ;
; 9.191  ; sram:srami|rd_out[13] ; sr_d[13]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.488      ; 5.487      ;
; 9.195  ; sram:srami|ra_int[6]  ; sr_a[5]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.487      ; 5.482      ;
; 9.237  ; sram:srami|ra_int[9]  ; sr_a[8]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.500      ; 5.453      ;
; 9.262  ; sram:srami|bwan       ; sr_bwa_n  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.468      ; 5.396      ;
; 9.310  ; sram:srami|ra_int[16] ; sr_a[15]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.471      ; 5.351      ;
; 9.344  ; sram:srami|ra_int[13] ; sr_a[12]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.507      ; 5.353      ;
; 9.376  ; sram:srami|ra_int[14] ; sr_a[13]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.507      ; 5.321      ;
; 9.383  ; sram:srami|bwbn       ; sr_bwb_n  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.468      ; 5.275      ;
; 9.442  ; sram:srami|rd_oe      ; sr_d[2]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.487      ; 5.235      ;
; 9.467  ; sram:srami|ra_int[12] ; sr_a[11]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.507      ; 5.230      ;
; 9.493  ; sram:srami|rd_out[4]  ; sr_d[4]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.488      ; 5.185      ;
; 9.588  ; sram:srami|rd_out[3]  ; sr_d[3]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.488      ; 5.090      ;
; 9.744  ; sram:srami|ra_int[19] ; sr_a[18]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.471      ; 4.917      ;
; 9.801  ; sram:srami|rd_out[2]  ; sr_d[2]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.488      ; 4.877      ;
; 9.805  ; sram:srami|ra_int[15] ; sr_a[14]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.500      ; 4.885      ;
; 9.839  ; sram:srami|ra_int[2]  ; sr_a[1]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.500      ; 4.851      ;
; 10.096 ; sram:srami|ra_int[3]  ; sr_a[2]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.500      ; 4.594      ;
+--------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.145 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 7.768      ;
; 12.309 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 7.604      ;
; 12.660 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 7.253      ;
; 12.723 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|wire_cent_unit0_dprioout                                                  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[0]         ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 7.203      ;
; 12.820 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 7.093      ;
; 12.930 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 6.992      ;
; 13.137 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 6.777      ;
; 13.185 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 6.729      ;
; 13.214 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 6.699      ;
; 13.350 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 6.564      ;
; 13.378 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 6.535      ;
; 13.445 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 6.477      ;
; 13.603 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 6.311      ;
; 13.651 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 6.263      ;
; 13.816 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 6.098      ;
; 13.959 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.101     ; 4.124      ;
; 13.999 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 5.923      ;
; 14.020 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.101     ; 4.063      ;
; 14.050 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[21]           ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.858      ;
; 14.051 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21]    ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.857      ;
; 14.053 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]     ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.855      ;
; 14.155 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.101     ; 3.928      ;
; 14.169 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[23]           ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.739      ;
; 14.181 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[6]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 5.733      ;
; 14.196 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[21]           ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.712      ;
; 14.197 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21]    ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.711      ;
; 14.198 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]     ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.710      ;
; 14.203 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[8]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 5.711      ;
; 14.261 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.101     ; 3.822      ;
; 14.329 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[23]           ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.579      ;
; 14.371 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]     ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.537      ;
; 14.371 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19]    ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.537      ;
; 14.372 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[19]           ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.536      ;
; 14.375 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[7]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 5.539      ;
; 14.383 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 5.531      ;
; 14.431 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 5.483      ;
; 14.477 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]     ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.431      ;
; 14.479 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23]    ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.429      ;
; 14.537 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[2]                                                         ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.101     ; 3.546      ;
; 14.537 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]     ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.371      ;
; 14.537 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19]    ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.371      ;
; 14.538 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[19]           ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.370      ;
; 14.584 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24]    ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.324      ;
; 14.586 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]     ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.322      ;
; 14.590 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[24]           ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.318      ;
; 14.596 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 5.318      ;
; 14.604 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 5.316      ;
; 14.637 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]     ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.271      ;
; 14.639 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23]    ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.269      ;
; 14.665 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 5.255      ;
; 14.673 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[26]    ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.235      ;
; 14.676 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[26]           ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.232      ;
; 14.678 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10]    ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.230      ;
; 14.678 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[14]           ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 5.236      ;
; 14.686 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[6]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 5.228      ;
; 14.699 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[25]           ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.209      ;
; 14.700 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25]    ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.208      ;
; 14.701 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]     ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.207      ;
; 14.718 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[8]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 5.196      ;
; 14.743 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 5.177      ;
; 14.749 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24]    ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.159      ;
; 14.751 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]     ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.157      ;
; 14.755 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[24]           ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.153      ;
; 14.769 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18]    ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.139      ;
; 14.770 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[18]           ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.138      ;
; 14.771 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]     ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.137      ;
; 14.776 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]     ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.132      ;
; 14.776 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20]    ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.132      ;
; 14.778 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[20]           ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.130      ;
; 14.808 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[12]           ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 5.105      ;
; 14.835 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[21]           ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.082      ;
; 14.836 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21]    ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.081      ;
; 14.838 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]     ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.079      ;
; 14.842 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[26]    ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.066      ;
; 14.845 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[26]           ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.063      ;
; 14.845 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[14]           ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 5.069      ;
; 14.847 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10]    ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.061      ;
; 14.856 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[25]           ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.052      ;
; 14.857 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25]    ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.051      ;
; 14.858 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[22]           ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.050      ;
; 14.858 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]     ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.050      ;
; 14.859 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22]    ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.049      ;
; 14.860 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]     ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.048      ;
; 14.870 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_9co:auto_generated|counter_reg_bit[4] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.104     ; 3.210      ;
; 14.890 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[7]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 5.024      ;
; 14.900 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18]    ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.008      ;
; 14.901 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[18]           ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.007      ;
; 14.902 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]     ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 5.006      ;
; 14.906 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 5.014      ;
; 14.925 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]     ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 4.983      ;
; 14.925 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20]    ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 4.983      ;
; 14.927 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[20]           ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 4.981      ;
; 14.937 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[12]           ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 4.976      ;
; 14.940 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[13]           ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 4.974      ;
; 14.946 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[10]                                                                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 4.967      ;
; 14.948 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[23]           ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.969      ;
; 14.975 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[23]           ; clk_50       ; clk_50      ; 20.000       ; -0.089     ; 4.934      ;
; 15.022 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[22]           ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 4.886      ;
; 15.023 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22]    ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 4.885      ;
; 15.024 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]     ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 4.884      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clk_16mhz'                                                          ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 61.550 ; porst_n_q ; porst_n ; clk_16mhz    ; clk_16mhz   ; 62.500       ; -0.086     ; 0.792      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clk_33'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.333 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[0]  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~porta_address_reg0 ; clk_33       ; clk_33      ; 0.000        ; 0.442      ; 0.998      ;
; 0.340 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[1]  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~porta_address_reg0 ; clk_33       ; clk_33      ; 0.000        ; 0.442      ; 1.005      ;
; 0.340 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[8]  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~porta_address_reg0 ; clk_33       ; clk_33      ; 0.000        ; 0.442      ; 1.005      ;
; 0.353 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[5]  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~porta_address_reg0 ; clk_33       ; clk_33      ; 0.000        ; 0.442      ; 1.018      ;
; 0.366 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[6]  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~porta_address_reg0 ; clk_33       ; clk_33      ; 0.000        ; 0.442      ; 1.031      ;
; 0.403 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_write                                                                                                                                                                                                         ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_write                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|rd_ptr                                                                                                                                                                                          ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|rd_ptr                                                                                                                                                                                                              ; clk_33       ; clk_33      ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|stb_b_int                                                                                                                                                                                                           ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|stb_b_int                                                                                                                                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|wr_ptr                                                                                                                                                                                          ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|wr_ptr                                                                                                                                                                                                              ; clk_33       ; clk_33      ; 0.000        ; 0.085      ; 0.674      ;
; 0.404 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|b_non_empty ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                     ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|b_full      ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|b_full                          ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_cyc                                                                                                                                                                                                         ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_cyc                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_state.IDLE                                                                                                                                                                                                  ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_state.IDLE                                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_start                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_start                                                                                                                                                                                                                           ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|reconfig_int                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|reconfig_int                                                                                                                                                                                                                           ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_illegal_erase_q                                                                                                                                                                                               ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_illegal_erase_q                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_illegal_write_q                                                                                                                                                                                               ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_illegal_write_q                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_state.IDLE                                                                                                                                                                                                     ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_state.IDLE                                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_cyc_int                                                                                                                                                                                                        ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_cyc_int                                                                                                                                                                                                                            ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|dvalid_reg                                                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|dvalid_reg                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_status_reg                                                                                    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_status_reg                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.674      ;
; 0.405 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_source_update_state                                                                               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_source_update_state                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_address_state                                                                                      ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_address_state                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_source_update_state                                                                                ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_source_update_state                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                                                      ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                                                      ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_int                                                                                                                                                                                                                  ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_int                                                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_bulk_erase_int                                                                                                                                                                                                                 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_bulk_erase_int                                                                                                                                                                                                                                     ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_rdid_int                                                                                                                                                                                                                  ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_rdid_int                                                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_shift_bytes_int                                                                                                                                                                                                                ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_shift_bytes_int                                                                                                                                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_status_int                                                                                                                                                                                                                ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_status_int                                                                                                                                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_protect_int                                                                                                                                                                                                             ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_protect_int                                                                                                                                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_erase_int                                                                                                                                                                                                               ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_erase_int                                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.IDLE                                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.IDLE                                                                                                                                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_pre_data_state                                                                                    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_pre_data_state                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_pre_data_state                                                                                     ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_pre_data_state                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_post_data_state                                                                                   ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_post_data_state                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_post_state                                                                                         ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_post_state                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|add_msb_reg                                                                                        ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|add_msb_reg                                                                                                            ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|streg_datain_reg                                                                                   ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|streg_datain_reg                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|ncs_reg                                                                                            ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|ncs_reg                                                                                                                ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_BOOT_ADDR_WB_FALLBACK                                                                                                                                                               ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_BOOT_ADDR_WB_FALLBACK                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_BOOT_ADDR_WB_FALLBACK                                                                                                                                                                ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_BOOT_ADDR_WB_FALLBACK                                                                                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_WATCHDOG_VALUE                                                                                                                                                                      ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_WATCHDOG_VALUE                                                                                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.IDLE                                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.IDLE                                                                                                                                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_fsm_int                                                                                                                                                                                                              ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_fsm_int                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_0                                                                                                                                                                                                                     ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_0                                                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_1                                                                                                                                                                                                                     ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_1                                                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_2                                                                                                                                                                                                                     ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_2                                                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_write_int                                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_write_int                                                                                                                                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[1]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[1]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[2]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[2]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.FPGA_IMAGE                                                                                                                                                                                ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.FPGA_IMAGE                                                                                                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_BOOT_ADDR_WB_FGPA_IMAGE                                                                                                                                                              ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_BOOT_ADDR_WB_FGPA_IMAGE                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_BOOT_ADDR                                                                                                                                                                           ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_BOOT_ADDR                                                                                                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_WATCHDOG_ENABLE                                                                                                                                                                     ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_WATCHDOG_ENABLE                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_CURR_STATE                                                                                                                                                                           ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_CURR_STATE                                                                                                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.674      ;
; 0.407 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_ack_int                                                                                                                                                                                                        ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_ack_int                                                                                                                                                                                                                            ; clk_33       ; clk_33      ; 0.000        ; 0.085      ; 0.678      ;
; 0.407 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_RECONFIG_COND                                                                                                                                                                        ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_RECONFIG_COND                                                                                                                                                                                            ; clk_33       ; clk_33      ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|wbs_reg_ack_int                                                                                                                                                                                         ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|wbs_reg_ack_int                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.678      ;
; 0.408 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe1                                    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe1                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.678      ;
; 0.409 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe1                                      ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe1                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.678      ;
; 0.410 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe1                                  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe1                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.678      ;
; 0.410 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe1                                  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe1                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.678      ;
; 0.410 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe1                                  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe1                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.678      ;
; 0.420 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.IDLE                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_CURR_STATE                                                                                                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.688      ;
; 0.423 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[14]                                                                                       ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[15]                                                                                                           ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.693      ;
; 0.423 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe1                                    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.693      ;
; 0.424 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[19]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[19]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.694      ;
; 0.424 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[11]                                                                                       ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[12]                                                                                                           ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.694      ;
; 0.424 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe1                                    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.694      ;
; 0.425 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[6]                                                                                     ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[7]                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.695      ;
; 0.425 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[2]                                                                                     ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[3]                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.695      ;
; 0.425 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[23]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[23]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.695      ;
; 0.425 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[21]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[21]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.695      ;
; 0.425 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[16]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[16]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.695      ;
; 0.425 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[8]                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[8]                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.695      ;
; 0.425 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|asmi_opcode_reg[2]                                                                                 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|asmi_opcode_reg[3]                                                                                                     ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.693      ;
; 0.425 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.SEL_3                                                                                                                                                                                                                     ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.END_ACCESS                                                                                                                                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.694      ;
; 0.426 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[4]                                                                                     ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[5]                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.696      ;
; 0.426 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[12]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[12]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.696      ;
; 0.426 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[4]                                                                                        ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[5]                                                                                                            ; clk_33       ; clk_33      ; 0.000        ; 0.083      ; 0.695      ;
; 0.431 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_done                                                                                                                                                                                                        ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_state.IDLE                                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.701      ;
; 0.432 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_start                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_cyc                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.702      ;
; 0.435 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_pre_data_state                                                                                    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_data_state                                                                                                            ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.703      ;
; 0.440 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe1                                  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.708      ;
; 0.441 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|wbs_ack_int                                                                                                                                                                                                                          ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|wbi_slave_stb                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.711      ;
; 0.446 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[4]                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[4]                                                                                                                                                                                                                           ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.716      ;
; 0.448 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[5]                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[5]                                                                                                                                                                                                                           ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.718      ;
; 0.448 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[0]                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[0]                                                                                                                                                                                                                           ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.718      ;
; 0.448 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[17]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[17]                                                                                                           ; clk_33       ; clk_33      ; 0.000        ; 0.084      ; 0.718      ;
; 0.448 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_dout_reg[1]                                                                                   ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_dout_reg[2]                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.082      ; 0.716      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.341 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_trb:wr_ptr|counter_reg_bit[2]                                              ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|altsyncram_rhh1:FIFOram|ram_block1a0~porta_address_reg0                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.440      ; 1.004      ;
; 0.348 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_trb:wr_ptr|counter_reg_bit[6]                                              ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|altsyncram_rhh1:FIFOram|ram_block1a0~porta_address_reg0                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.440      ; 1.011      ;
; 0.356 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_trb:wr_ptr|counter_reg_bit[5]                                              ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|altsyncram_rhh1:FIFOram|ram_block1a0~porta_address_reg0                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.440      ; 1.019      ;
; 0.357 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_trb:wr_ptr|counter_reg_bit[3]                                              ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|altsyncram_rhh1:FIFOram|ram_block1a0~porta_address_reg0                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.440      ; 1.020      ;
; 0.375 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_trb:wr_ptr|counter_reg_bit[0]                                              ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|altsyncram_rhh1:FIFOram|ram_block1a0~porta_address_reg0                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.440      ; 1.038      ;
; 0.387 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|get_header                                                                                                                                   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|get_header                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 0.674      ;
; 0.388 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_acc_valid_int                                                                                                                                                                      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_acc_valid_int                                                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 0.674      ;
; 0.388 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[7] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 0.674      ;
; 0.388 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[8] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 0.674      ;
; 0.388 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[9] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 0.674      ;
; 0.388 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[5] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 0.674      ;
; 0.388 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[6] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 0.674      ;
; 0.388 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[4] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 0.674      ;
; 0.389 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.req_bus                                                                                                                                                            ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.req_bus                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.099      ; 0.674      ;
; 0.389 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|wb_dma_acc_q                                                                                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|wb_dma_acc_q                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.099      ; 0.674      ;
; 0.393 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_trb:wr_ptr|counter_reg_bit[7]                                              ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|altsyncram_rhh1:FIFOram|ram_block1a0~porta_address_reg0                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.440      ; 1.056      ;
; 0.395 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_trb:wr_ptr|counter_reg_bit[1]                                              ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|altsyncram_rhh1:FIFOram|ram_block1a0~porta_address_reg0                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.440      ; 1.058      ;
; 0.403 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|ma_io_ctrl.d_dir                                                                                                                                                              ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|ma_io_ctrl.d_dir                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|sl_io_ctrl.d_oe_n                                                                                                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|sl_io_ctrl.d_oe_n                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|ct_state.waitstate                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|ct_state.waitstate                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|ct_state.idle                                                                                                                                           ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|ct_state.idle                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|multi_cpl                                                                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|multi_cpl                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.085      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[3]                                                                                                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[3]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[2]                                                                                                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[2]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[1]                                                                                                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[1]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[0]                                                                                                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[0]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|d64_high                                                                                                                                                                            ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|d64_high                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|loc_mstr_state.req_bus                                                                                                                                                              ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|loc_mstr_state.req_bus                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|loc_mstr_state.req_bus2                                                                                                                                                             ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|loc_mstr_state.req_bus2                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[0]                                                                                                                                                                        ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[0]                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[1]                                                                                                                                                                        ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[1]                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|locsta_0[3]                                                                                                                                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|locsta_0[3]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|locsta_1[3]                                                                                                                                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|locsta_1[3]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|rst_state.RST_CPU                                                                                                                                                         ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|rst_state.RST_CPU                                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|rst_state.WAIT_ON_CPU                                                                                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|rst_state.WAIT_ON_CPU                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|main_cnt_end                                                                                                                                                              ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|main_cnt_end                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|degl_rst                                                                                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|degl_rst                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|degl_sysrstn                                                                                                                                                              ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|degl_sysrstn                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_cyc_o[0]                                                                                                                               ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_cyc_o[0]                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[3]                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[3]                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[0]                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[0]                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[1]                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[1]                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[2]                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[2]                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_we                                                                                                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_we                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.IDLE                                                                                                                                                                        ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.IDLE                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.REQUEST_INTA                                                                                                                                                                ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.REQUEST_INTA                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.WAIT_ON_DEASSERT_INTA                                                                                                                                                       ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.WAIT_ON_DEASSERT_INTA                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[6]                                                                                                                                                                                ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[6]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.DEASSERT_INTA                                                                                                                                                               ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.DEASSERT_INTA                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[2]                                                                                                                                                                                ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[2]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[12]                                                                                                                                                                               ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[12]                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[3]                                                                                                                                                                                ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[3]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[8]                                                                                                                                                                                ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[8]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[10]                                                                                                                                                                               ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[10]                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[9]                                                                                                                                                                                ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[9]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[11]                                                                                                                                                                               ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[11]                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[7]                                                                                                                                                                                ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[7]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[0]                                                                                                                                                                                ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[0]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[0] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[2] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[3] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[1] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|irq_state.otherirq                                                                                                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|irq_state.otherirq                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|berrn_out                                                                                                                                                                 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|berrn_out                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|loc_mstr_state.idle                                                                                                                                                                 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|loc_mstr_state.idle                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|req_state                                                                                                                                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|req_state                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|sl_state.sl_vme_req2                                                                                                                                                            ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|sl_state.sl_vme_req2                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|first_cycle                                                                                                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|first_cycle                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.rmw_wait                                                                                                                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.rmw_wait                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.set_ds                                                                                                                                                             ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.set_ds                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[3]                                                                                                                                                                        ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[3]                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[2]                                                                                                                                                                        ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[2]                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|acfst                                                                                                                                                                                 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|acfst                                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|sysc_reg_int[1]                                                                                                                                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|sysc_reg_int[1]                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|sysc_reg_int[2]                                                                                                                                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|sysc_reg_int[2]                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|sysc_reg_int[0]                                                                                                                                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|sysc_reg_int[0]                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mstr_int[0]                                                                                                                                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mstr_int[0]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[0]                                                                                                                                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[0]                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|intr_int[3]                                                                                                                                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|intr_int[3]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[3]                                                                                                                                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[3]                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mstr_int[5]                                                                                                                                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mstr_int[5]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mstr_int[2]                                                                                                                                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mstr_int[2]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[1]                                                                                                                                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[1]                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[7]                                                                                                                                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[7]                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[4]                                                                                                                                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[4]                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[5]                                                                                                                                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[5]                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[2]                                                                                                                                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[2]                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[6]                                                                                                                                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[6]                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|irq_state.idle                                                                                                                                                                        ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|irq_state.idle                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|irq_state.myirq                                                                                                                                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|irq_state.myirq                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|rstate.rpass                                                                                                                                                            ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|rstate.rpass                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|rstate.rgntrel                                                                                                                                                          ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|rstate.rgntrel                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|rstate.rgrant1                                                                                                                                                          ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|rstate.rgrant1                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state.grant_1_idle                                                                                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state.grant_1_idle                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state.grant_3_idle                                                                                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state.grant_3_idle                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state.grant_2_idle                                                                                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state.grant_2_idle                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|ibgoutn[0]                                                                                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|ibgoutn[0]                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|rstate.rgrant                                                                                                                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|rstate.rgrant                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_almost_full                                                                                                                                                            ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_almost_full                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_empty                                                                                                                                                                  ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_empty                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 0.674      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'pcie_sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.366 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|parity6         ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.475      ; 1.027      ;
; 0.366 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|parity6         ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.475      ; 1.027      ;
; 0.386 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.102      ; 0.674      ;
; 0.386 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.102      ; 0.674      ;
; 0.386 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.102      ; 0.674      ;
; 0.386 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.102      ; 0.674      ;
; 0.386 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.102      ; 0.674      ;
; 0.386 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.102      ; 0.674      ;
; 0.386 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.102      ; 0.674      ;
; 0.387 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|int_ready                                                                                                                                            ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|int_ready                                                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.101      ; 0.674      ;
; 0.388 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.100      ; 0.674      ;
; 0.388 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.100      ; 0.674      ;
; 0.388 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.100      ; 0.674      ;
; 0.388 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.100      ; 0.674      ;
; 0.388 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.100      ; 0.674      ;
; 0.388 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a2      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a2      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.100      ; 0.674      ;
; 0.388 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.100      ; 0.674      ;
; 0.388 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.100      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                              ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                              ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5                                                                                                                            ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5                                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                                                     ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short                                                                                                                               ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short                                                                                                                               ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4                                                                                                                            ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4                                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                                                     ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]                                                                                                                     ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]                                                                                                                       ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]                                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_in[14]                                                                                                                                              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_in[14]                                                                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timeout                                                                                                       ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timeout                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a0      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a0      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_ctrl:rx_ctrl_comp|state.ECRC_ERROR                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_ctrl:rx_ctrl_comp|state.ECRC_ERROR                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|int_cntr_val_temp[9]                                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|int_cntr_val_temp[9]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|int_c_wr                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|int_c_wr                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a0      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a0      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a1      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a1      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10            ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|ack_int                                                                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|ack_int                                                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|arbit_access[1]                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|arbit_access[1]                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|arbit_access[0]                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|arbit_access[0]                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a0                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a0                                             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a2                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a2                                             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a1                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a1                                             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tag_nbr_cntr[0]                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tag_nbr_cntr[0]                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a2      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a2      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a1      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a1      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_bus                                                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_bus                                                                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_msi                                                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_msi                                                                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_max                                                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_max                                                                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|rx_fifo_in_o[30]                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|rx_fifo_in_o[30]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|app_int_sts                                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|app_int_sts                                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|app_msi_req                                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|app_msi_req                                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.084      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|rst_cwh_cnt[1]                                                                                                                                                                                               ; ip_16z091_01_top:pcie|rst_cwh_cnt[1]                                                                                                                                                                                               ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_st_sop0                                                                                                                      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_st_sop0                                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_qq[27]                                                                                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_qq[27]                                                                                                             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|payload_loop                                                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|payload_loop                                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_tag_nbr[5]                                                                                                                   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_tag_nbr[5]                                                                                                                   ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|make_header                                                                                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|make_header                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|compl_abort                                                                                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|compl_abort                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|wait_clk[1]                                                                                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|wait_clk[1]                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[10]                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[10]                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|io_write_int                                                                                                            ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|io_write_int                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|get_next_header                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|get_next_header                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|payload_loop_en                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|payload_loop_en                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|state.START_TRANS                                                                                                               ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|state.START_TRANS                                                                                                               ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 0.674      ;
; 0.406 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|c_wr_int                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|c_wr_int                                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|abort_compl_int                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|abort_compl_int                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_wr_head_enable                                                                                                               ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_wr_head_enable                                                                                                               ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_c_head_enable                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_c_head_enable                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|state.PREP_TRANS                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|state.PREP_TRANS                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.082      ; 0.674      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                      ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|done                      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|done                      ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV          ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE         ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                    ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|write_reg                 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|write_reg                 ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT          ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                 ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE            ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD       ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR       ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT      ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                   ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB           ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB           ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse               ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse               ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[2]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[2]            ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[0]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[0]            ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_READ          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_READ          ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[1]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[1]            ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[2]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[2]            ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[1]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[1]            ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.674      ;
; 0.408 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[0]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[0]            ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.678      ;
; 0.423 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10]  ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.694      ;
; 0.423 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]   ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.694      ;
; 0.423 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[5]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[6]   ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.694      ;
; 0.423 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[3]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]   ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.694      ;
; 0.423 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[3]   ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.694      ;
; 0.423 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[25]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[26]         ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.694      ;
; 0.423 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[23]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[24]         ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.694      ;
; 0.423 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[21]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[22]         ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.693      ;
; 0.423 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[20]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[21]         ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.693      ;
; 0.424 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]   ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.695      ;
; 0.424 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]   ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.694      ;
; 0.424 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25]  ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.695      ;
; 0.424 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22]  ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.694      ;
; 0.424 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19]  ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.694      ;
; 0.424 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[0]          ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.694      ;
; 0.425 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]   ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.695      ;
; 0.425 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]   ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.695      ;
; 0.425 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[26]  ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.696      ;
; 0.425 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24]  ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.696      ;
; 0.425 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21]  ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.695      ;
; 0.425 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[5]   ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.696      ;
; 0.425 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]   ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.696      ;
; 0.425 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[24]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[25]         ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.696      ;
; 0.425 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[18]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[19]         ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.695      ;
; 0.426 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]   ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.696      ;
; 0.428 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|done                      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.699      ;
; 0.429 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|done                      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_WAIT             ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.700      ;
; 0.443 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[2]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV              ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.714      ;
; 0.443 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[2]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[0]            ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.713      ;
; 0.446 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[15]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[7]             ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.717      ;
; 0.446 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[3]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[4]       ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.717      ;
; 0.447 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[4]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[5]       ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.718      ;
; 0.452 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[14]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[6]             ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.723      ;
; 0.453 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[11]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[3]             ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.724      ;
; 0.453 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[11]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[12]      ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.724      ;
; 0.454 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[14]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[15]      ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.725      ;
; 0.454 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[12]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[13]      ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.725      ;
; 0.456 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[12]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[4]             ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.727      ;
; 0.460 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV          ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.731      ;
; 0.463 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[1]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[2]            ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.733      ;
; 0.554 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[6]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]   ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.825      ;
; 0.555 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[27]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[28]  ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.825      ;
; 0.555 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[14]               ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[14]  ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.826      ;
; 0.556 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[11]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[12]  ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.826      ;
; 0.556 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[16]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[17]  ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.826      ;
; 0.556 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[15]               ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[15]  ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.827      ;
; 0.556 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_WR     ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.827      ;
; 0.557 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[0]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[1]   ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.827      ;
; 0.557 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[9]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[10]  ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.828      ;
; 0.557 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_WR           ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.828      ;
; 0.559 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]   ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.830      ;
; 0.560 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[12]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[13]  ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.830      ;
; 0.565 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[8]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[9]       ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.836      ;
; 0.570 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB           ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.TEST_INPUT          ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.841      ;
; 0.576 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[1]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]   ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.847      ;
; 0.576 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[7]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]   ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.847      ;
; 0.580 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[12]               ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[12]  ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.851      ;
; 0.581 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_READ          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|read                      ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.851      ;
; 0.583 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[1]          ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.853      ;
; 0.584 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[12]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[13]         ; clk_50       ; clk_50      ; 0.000        ; 0.086      ; 0.856      ;
; 0.589 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB           ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.860      ;
; 0.589 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_RD           ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse               ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.860      ;
; 0.593 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[0]              ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.864      ;
; 0.594 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_RD           ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.865      ;
; 0.597 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[2]              ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.868      ;
; 0.598 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[3]              ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.869      ;
; 0.599 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]              ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.870      ;
; 0.600 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[1]              ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.871      ;
; 0.601 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[28]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[29]         ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.872      ;
; 0.602 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[30]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[31]  ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.872      ;
; 0.602 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[26]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[27]         ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.873      ;
; 0.602 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[14]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[15]         ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 0.873      ;
; 0.602 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[6]          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[7]          ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.872      ;
; 0.603 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[29]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[30]  ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.873      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clk_125'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.408 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|fixedclk_div[0]            ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|fixedclk_div[0]            ; clk_125      ; clk_125     ; 0.000        ; 0.084      ; 0.678      ;
; 0.614 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|reconfig_togxb_busy_reg[0] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|reconfig_togxb_busy_reg[1] ; clk_125      ; clk_125     ; 0.000        ; 0.081      ; 0.881      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clk_16mhz'                                                          ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.423 ; porst_n_q ; porst_n ; clk_16mhz    ; clk_16mhz   ; 0.000        ; 0.086      ; 0.695      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'sr_clk_ext'                                                                       ;
+-------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+
; 1.138 ; sram:srami|ra_int[3]  ; sr_a[2]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.958      ; 4.406      ;
; 1.379 ; sram:srami|ra_int[2]  ; sr_a[1]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.958      ; 4.647      ;
; 1.411 ; sram:srami|ra_int[15] ; sr_a[14]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.958      ; 4.679      ;
; 1.418 ; sram:srami|rd_out[2]  ; sr_d[2]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.946      ; 4.674      ;
; 1.447 ; sram:srami|ra_int[19] ; sr_a[18]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.930      ; 4.687      ;
; 1.503 ; sram:srami|rd_oe      ; sr_d[2]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.945      ; 4.758      ;
; 1.620 ; sram:srami|rd_out[3]  ; sr_d[3]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.946      ; 4.876      ;
; 1.709 ; sram:srami|ra_int[12] ; sr_a[11]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.964      ; 4.983      ;
; 1.726 ; sram:srami|rd_out[4]  ; sr_d[4]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.946      ; 4.982      ;
; 1.776 ; sram:srami|bwbn       ; sr_bwb_n  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.927      ; 5.013      ;
; 1.788 ; sram:srami|ra_int[14] ; sr_a[13]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.964      ; 5.062      ;
; 1.826 ; sram:srami|ra_int[16] ; sr_a[15]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.930      ; 5.066      ;
; 1.858 ; sram:srami|bwan       ; sr_bwa_n  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.927      ; 5.095      ;
; 1.887 ; sram:srami|ra_int[13] ; sr_a[12]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.964      ; 5.161      ;
; 1.936 ; sram:srami|rd_oe      ; sr_d[3]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.945      ; 5.191      ;
; 1.936 ; sram:srami|rd_oe      ; sr_d[4]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.945      ; 5.191      ;
; 1.960 ; sram:srami|ra_int[9]  ; sr_a[8]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.958      ; 5.228      ;
; 1.974 ; sram:srami|rd_oe      ; sr_d[9]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.945      ; 5.229      ;
; 1.975 ; sram:srami|rd_oe      ; sr_d[10]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.945      ; 5.230      ;
; 1.975 ; sram:srami|rd_oe      ; sr_d[8]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.945      ; 5.230      ;
; 2.011 ; sram:srami|ra_int[6]  ; sr_a[5]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.945      ; 5.266      ;
; 2.038 ; sram:srami|rd_out[13] ; sr_d[13]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.946      ; 5.294      ;
; 2.045 ; sram:srami|rd_oe      ; sr_d[0]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.945      ; 5.300      ;
; 2.093 ; sram:srami|rd_out[7]  ; sr_d[7]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.942      ; 5.345      ;
; 2.121 ; sram:srami|rd_out[15] ; sr_d[15]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.942      ; 5.373      ;
; 2.142 ; sram:srami|ra_int[18] ; sr_a[17]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.964      ; 5.416      ;
; 2.170 ; sram:srami|rd_oe      ; sr_d[1]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.945      ; 5.425      ;
; 2.212 ; sram:srami|adscn      ; sr_adsc_n ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.945      ; 5.467      ;
; 2.269 ; sram:srami|rd_oe      ; sr_d[12]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.945      ; 5.524      ;
; 2.271 ; sram:srami|rd_oe      ; sr_d[11]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.945      ; 5.526      ;
; 2.271 ; sram:srami|rd_oe      ; sr_d[13]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.945      ; 5.526      ;
; 2.310 ; sram:srami|rd_out[11] ; sr_d[11]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.946      ; 5.566      ;
; 2.387 ; sram:srami|ra_int[17] ; sr_a[16]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.958      ; 5.655      ;
; 2.506 ; sram:srami|rd_oe      ; sr_d[14]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.945      ; 5.761      ;
; 2.506 ; sram:srami|rd_oe      ; sr_d[6]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.945      ; 5.761      ;
; 2.506 ; sram:srami|rd_oe      ; sr_d[7]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.945      ; 5.761      ;
; 2.519 ; sram:srami|rd_oe      ; sr_d[5]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.945      ; 5.774      ;
; 2.519 ; sram:srami|rd_oe      ; sr_d[15]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.945      ; 5.774      ;
; 2.525 ; sram:srami|roen_int   ; sr_oe_n   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.945      ; 5.780      ;
; 2.545 ; sram:srami|rd_out[1]  ; sr_d[1]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.946      ; 5.801      ;
; 2.551 ; sram:srami|rd_out[6]  ; sr_d[6]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.946      ; 5.807      ;
; 2.597 ; sram:srami|ra_1       ; sr_a[0]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.945      ; 5.852      ;
; 2.641 ; sram:srami|ra_int[5]  ; sr_a[4]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.958      ; 5.909      ;
; 2.743 ; sram:srami|ra_int[4]  ; sr_a[3]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.964      ; 6.017      ;
; 2.752 ; sram:srami|rd_out[12] ; sr_d[12]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.942      ; 6.004      ;
; 2.798 ; sram:srami|bwn        ; sr_bw_n   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.945      ; 6.053      ;
; 2.869 ; sram:srami|rd_out[10] ; sr_d[10]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.946      ; 6.125      ;
; 2.931 ; sram:srami|rd_out[0]  ; sr_d[0]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.942      ; 6.183      ;
; 2.938 ; sram:srami|ra_int[8]  ; sr_a[7]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.958      ; 6.206      ;
; 2.940 ; sram:srami|ra_int[11] ; sr_a[10]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.958      ; 6.208      ;
; 2.987 ; sram:srami|rd_out[5]  ; sr_d[5]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.946      ; 6.243      ;
; 3.007 ; sram:srami|rd_out[9]  ; sr_d[9]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.946      ; 6.263      ;
; 3.107 ; sram:srami|ra_int[7]  ; sr_a[6]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.958      ; 6.375      ;
; 3.146 ; sram:srami|ra_int[10] ; sr_a[9]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.958      ; 6.414      ;
; 3.478 ; sram:srami|rd_out[8]  ; sr_d[8]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.955      ; 6.743      ;
; 3.566 ; sram:srami|rd_out[14] ; sr_d[14]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.942      ; 6.818      ;
+-------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Recovery: 'pcie_sys_clk'                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 5.615 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.111     ; 2.272      ;
; 5.615 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ws_tmr_eq_0                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.111     ; 2.272      ;
; 5.615 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.111     ; 2.272      ;
; 5.615 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.111     ; 2.272      ;
; 5.615 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.111     ; 2.272      ;
; 5.615 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.111     ; 2.272      ;
; 5.615 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.111     ; 2.272      ;
; 5.615 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.111     ; 2.272      ;
; 5.615 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.111     ; 2.272      ;
; 5.615 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.111     ; 2.272      ;
; 5.615 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.111     ; 2.272      ;
; 5.688 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.118     ; 2.192      ;
; 5.688 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.118     ; 2.192      ;
; 5.688 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.118     ; 2.192      ;
; 5.688 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.118     ; 2.192      ;
; 5.688 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.118     ; 2.192      ;
; 5.688 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.118     ; 2.192      ;
; 5.688 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.118     ; 2.192      ;
; 5.688 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.118     ; 2.192      ;
; 5.688 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.118     ; 2.192      ;
; 5.688 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.118     ; 2.192      ;
; 5.956 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 1.955      ;
; 5.956 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 1.955      ;
; 5.956 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 1.955      ;
; 5.956 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 1.955      ;
; 5.956 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 1.955      ;
; 5.956 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 1.955      ;
; 5.956 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 1.955      ;
; 5.956 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[2]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 1.955      ;
; 5.956 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[1]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 1.955      ;
; 5.956 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 1.955      ;
; 5.956 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[0]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 1.955      ;
; 5.997 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[6]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 1.914      ;
; 5.997 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_stable                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 1.914      ;
; 5.997 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[0]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 1.914      ;
; 5.997 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[1]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 1.914      ;
; 5.997 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[2]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 1.914      ;
; 5.997 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[3]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 1.914      ;
; 5.997 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[4]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 1.914      ;
; 5.997 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[5]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.087     ; 1.914      ;
; 6.108 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[2]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.079     ; 1.811      ;
; 6.108 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[0]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.079     ; 1.811      ;
; 6.108 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a0                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.079     ; 1.811      ;
; 6.108 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|parity8                         ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.079     ; 1.811      ;
; 6.108 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a2                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.079     ; 1.811      ;
; 6.108 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a1                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.079     ; 1.811      ;
; 6.108 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[1]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.079     ; 1.811      ;
; 6.108 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[2]                                          ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.079     ; 1.811      ;
; 6.108 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[1]                                          ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.079     ; 1.811      ;
; 6.108 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.079     ; 1.811      ;
; 6.108 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[0]                                          ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.079     ; 1.811      ;
; 6.108 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.079     ; 1.811      ;
; 6.108 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.079     ; 1.811      ;
; 6.108 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.079     ; 1.811      ;
; 6.108 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.079     ; 1.811      ;
; 6.108 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.079     ; 1.811      ;
; 6.491 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.085     ; 1.422      ;
; 6.491 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.085     ; 1.422      ;
; 6.491 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.085     ; 1.422      ;
; 6.491 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_sync_r                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.085     ; 1.422      ;
; 6.491 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[2]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.085     ; 1.422      ;
; 6.491 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[1]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.085     ; 1.422      ;
; 6.491 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.085     ; 1.422      ;
; 6.491 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[0]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.085     ; 1.422      ;
; 6.491 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[0]                                                                                                   ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.085     ; 1.422      ;
; 6.491 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[0]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.085     ; 1.422      ;
; 6.491 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[0]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.085     ; 1.422      ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Recovery: 'sys_clk'                                                                                                                                                            ;
+-------+-----------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.247 ; sys_rst   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_enable ; sys_clk      ; sys_clk     ; 15.000       ; -0.050     ; 6.701      ;
; 8.258 ; sys_rst   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_in[21] ; sys_clk      ; sys_clk     ; 15.000       ; -0.041     ; 6.699      ;
; 8.606 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_out_reg[7]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.120     ; 6.272      ;
; 8.606 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_out_reg[2]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.120     ; 6.272      ;
; 8.606 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_out_reg[15]                                                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.120     ; 6.272      ;
; 8.606 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_out_reg[54]                                             ; sys_clk      ; sys_clk     ; 15.000       ; -0.120     ; 6.272      ;
; 8.606 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_out_reg[50]                                             ; sys_clk      ; sys_clk     ; 15.000       ; -0.120     ; 6.272      ;
; 8.606 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_out_reg[56]                                             ; sys_clk      ; sys_clk     ; 15.000       ; -0.120     ; 6.272      ;
; 8.606 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_out_reg[0]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.120     ; 6.272      ;
; 8.606 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_out_reg[8]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.120     ; 6.272      ;
; 8.606 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_out_reg[10]                                                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.120     ; 6.272      ;
; 8.607 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|second_word_int                                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.122     ; 6.269      ;
; 8.607 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.data_stored                                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.122     ; 6.269      ;
; 8.607 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.set_ds                                        ; sys_clk      ; sys_clk     ; 15.000       ; -0.124     ; 6.267      ;
; 8.607 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_ack                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.124     ; 6.267      ;
; 8.607 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|wbm_sel_o_reg[2]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.101     ; 6.290      ;
; 8.607 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|wbm_sel_o_reg[1]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.101     ; 6.290      ;
; 8.607 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|wbm_sel_o_reg[3]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.101     ; 6.290      ;
; 8.607 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_byte_routing                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.101     ; 6.290      ;
; 8.607 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|wbm_sel_o_reg[0]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.101     ; 6.290      ;
; 8.607 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|lwordn                                         ; sys_clk      ; sys_clk     ; 15.000       ; -0.101     ; 6.290      ;
; 8.607 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|asn_in_reg                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.121     ; 6.270      ;
; 8.607 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|dsbn_in_reg                                                ; sys_clk      ; sys_clk     ; 15.000       ; -0.101     ; 6.290      ;
; 8.607 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|berrn_reg                                                ; sys_clk      ; sys_clk     ; 15.000       ; -0.124     ; 6.267      ;
; 8.607 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|set_berr                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.124     ; 6.267      ;
; 8.607 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.got_dtackn                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.124     ; 6.267      ;
; 8.607 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|ma_en_vme_data_in_reg                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.124     ; 6.267      ;
; 8.607 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|berr_irq                                                         ; sys_clk      ; sys_clk     ; 15.000       ; -0.097     ; 6.294      ;
; 8.607 ; sys_rst   ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq_req_q[8]                                                     ; sys_clk      ; sys_clk     ; 15.000       ; -0.097     ; 6.294      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_out_reg[15]                                             ; sys_clk      ; sys_clk     ; 15.000       ; -0.109     ; 6.281      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_out_reg[23]                                             ; sys_clk      ; sys_clk     ; 15.000       ; -0.109     ; 6.281      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_out_reg[21]                                             ; sys_clk      ; sys_clk     ; 15.000       ; -0.109     ; 6.281      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_out_reg[53]                                             ; sys_clk      ; sys_clk     ; 15.000       ; -0.113     ; 6.277      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_out_reg[45]                                             ; sys_clk      ; sys_clk     ; 15.000       ; -0.108     ; 6.282      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_out_reg[13]                                             ; sys_clk      ; sys_clk     ; 15.000       ; -0.109     ; 6.281      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_out_reg[52]                                             ; sys_clk      ; sys_clk     ; 15.000       ; -0.113     ; 6.277      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_out_reg[43]                                             ; sys_clk      ; sys_clk     ; 15.000       ; -0.113     ; 6.277      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_out_reg[48]                                             ; sys_clk      ; sys_clk     ; 15.000       ; -0.108     ; 6.282      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_out_reg[31]                                             ; sys_clk      ; sys_clk     ; 15.000       ; -0.109     ; 6.281      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_out_reg[7]                                              ; sys_clk      ; sys_clk     ; 15.000       ; -0.109     ; 6.281      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_out_reg[29]                                             ; sys_clk      ; sys_clk     ; 15.000       ; -0.109     ; 6.281      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_out_reg[37]                                             ; sys_clk      ; sys_clk     ; 15.000       ; -0.108     ; 6.282      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_out_reg[5]                                              ; sys_clk      ; sys_clk     ; 15.000       ; -0.109     ; 6.281      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_out_reg[32]                                             ; sys_clk      ; sys_clk     ; 15.000       ; -0.100     ; 6.290      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[9]                                                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.105     ; 6.285      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[3]                                                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.105     ; 6.285      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|wbm_stb_o_int                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.101     ; 6.289      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|loc_mstr_state.req_bus2                                        ; sys_clk      ; sys_clk     ; 15.000       ; -0.101     ; 6.289      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|loc_mstr_state.wait_on_end                                     ; sys_clk      ; sys_clk     ; 15.000       ; -0.101     ; 6.289      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|vme_cyc_pci                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.101     ; 6.289      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|vme_cyc_sram                                                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.101     ; 6.289      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|inc_wbm_cnt                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.101     ; 6.289      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|en_wbm_dat_o                                                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.101     ; 6.289      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|sel_wbm_dat_o                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.101     ; 6.289      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|loc_mstr_state.req_bus                                         ; sys_clk      ; sys_clk     ; 15.000       ; -0.101     ; 6.289      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|sl_en_vme_data_out_reg_int                                     ; sys_clk      ; sys_clk     ; 15.000       ; -0.101     ; 6.289      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|reg_data_out[6]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.102     ; 6.288      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|reg_data_out[2]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.105     ; 6.285      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|reg_data_out[5]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.102     ; 6.288      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|reg_data_out[4]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.105     ; 6.285      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|reg_data_out[7]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.105     ; 6.285      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|reg_data_out[3]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.105     ; 6.285      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|loc_adr_1_int[2]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.106     ; 6.284      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|loc_adr_1_int[5]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.106     ; 6.284      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|loc_adr_1_int[1]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.106     ; 6.284      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|loc_adr_1_int[3]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.106     ; 6.284      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|loc_adr_1_int[7]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.106     ; 6.284      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|loc_adr_1_int[0]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.106     ; 6.284      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|loc_adr_1_int[4]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.106     ; 6.284      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|loc_adr_1_int[6]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.106     ; 6.284      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mstr_int[0]                                                      ; sys_clk      ; sys_clk     ; 15.000       ; -0.100     ; 6.290      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mstr_int[1]                                                      ; sys_clk      ; sys_clk     ; 15.000       ; -0.107     ; 6.283      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mstr_int[3]                                                      ; sys_clk      ; sys_clk     ; 15.000       ; -0.107     ; 6.283      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mstr_int[6]                                                      ; sys_clk      ; sys_clk     ; 15.000       ; -0.107     ; 6.283      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mstr_int[5]                                                      ; sys_clk      ; sys_clk     ; 15.000       ; -0.106     ; 6.284      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mstr_int[4]                                                      ; sys_clk      ; sys_clk     ; 15.000       ; -0.107     ; 6.283      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|loc_adr_0_int[1]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.106     ; 6.284      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|loc_adr_0_int[3]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.106     ; 6.284      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|loc_adr_0_int[7]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.106     ; 6.284      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|loc_adr_0_int[0]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.106     ; 6.284      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|loc_adr_0_int[4]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.106     ; 6.284      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|loc_adr_0_int[5]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.106     ; 6.284      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|loc_adr_0_int[2]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.106     ; 6.284      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|loc_adr_0_int[6]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.106     ; 6.284      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irqe[1]                                                     ; sys_clk      ; sys_clk     ; 15.000       ; -0.101     ; 6.289      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irqe[7]                                                     ; sys_clk      ; sys_clk     ; 15.000       ; -0.102     ; 6.288      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irqe[3]                                                     ; sys_clk      ; sys_clk     ; 15.000       ; -0.102     ; 6.288      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irqe[0]                                                     ; sys_clk      ; sys_clk     ; 15.000       ; -0.101     ; 6.289      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irqe[4]                                                     ; sys_clk      ; sys_clk     ; 15.000       ; -0.102     ; 6.288      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irqe[5]                                                     ; sys_clk      ; sys_clk     ; 15.000       ; -0.102     ; 6.288      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irqe[2]                                                     ; sys_clk      ; sys_clk     ; 15.000       ; -0.101     ; 6.289      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irqe[6]                                                     ; sys_clk      ; sys_clk     ; 15.000       ; -0.101     ; 6.289      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[1]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.101     ; 6.289      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[7]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.102     ; 6.288      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[3]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.102     ; 6.288      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[0]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.101     ; 6.289      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[4]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.102     ; 6.288      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[5]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.102     ; 6.288      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[2]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.100     ; 6.290      ;
; 8.608 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[6]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.101     ; 6.289      ;
+-------+-----------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Recovery: 'clk_33'                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.293 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reset_timer_int                                                                                                                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.247     ; 3.458      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|pgwrbuf_dataout[0]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.210     ; 3.484      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|pgwrbuf_dataout[1]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.210     ; 3.484      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|pgwrbuf_dataout[2]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.210     ; 3.484      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|pgwrbuf_dataout[3]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.210     ; 3.484      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|pgwrbuf_dataout[4]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.210     ; 3.484      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|pgwrbuf_dataout[5]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.210     ; 3.484      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|pgwrbuf_dataout[6]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.210     ; 3.484      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|pgwrbuf_dataout[7]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.210     ; 3.484      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[18]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.208     ; 3.486      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[20]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.208     ; 3.486      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[21]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.208     ; 3.486      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[19]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.208     ; 3.486      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[17]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.208     ; 3.486      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[16]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.208     ; 3.486      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_WATCHDOG_ENABLE                                                                                                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.218     ; 3.476      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_WATCHDOG_VALUE                                                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.218     ; 3.476      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_param[2]                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.218     ; 3.476      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_BOOT_ADDR_WB_FALLBACK                                                                                                                                  ; clk_33       ; clk_33      ; 15.000       ; -0.218     ; 3.476      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_BOOT_ADDR                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.218     ; 3.476      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reconfig_cond[2]                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.205     ; 3.489      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reconfig_cond[1]                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.205     ; 3.489      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reconfig_cond[3]                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.205     ; 3.489      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reconfig_cond[0]                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.205     ; 3.489      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reconfig_cond[4]                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.205     ; 3.489      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.CHECK_STATE                                                                                                                                                  ; clk_33       ; clk_33      ; 15.000       ; -0.205     ; 3.489      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[3]                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.201     ; 3.493      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[5]                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.201     ; 3.493      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[2]                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.201     ; 3.493      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[6]                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.201     ; 3.493      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[1]                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.201     ; 3.493      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[0]                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.201     ; 3.493      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[4]                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.201     ; 3.493      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|write_prot_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.199     ; 3.495      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[6]                                                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.201     ; 3.493      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_dout_reg[6]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.200     ; 3.494      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_dout_reg[0]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.200     ; 3.494      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_dout_reg[4]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.200     ; 3.494      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_dout_reg[3]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.200     ; 3.494      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_dout_reg[2]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.200     ; 3.494      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_dout_reg[1]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.200     ; 3.494      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_dout_reg[7]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.200     ; 3.494      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_dout_reg[5]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.200     ; 3.494      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|clr_read_reg                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.203     ; 3.491      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|rdid_out_reg[0]                                                       ; clk_33       ; clk_33      ; 15.000       ; -0.200     ; 3.494      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|rdid_out_reg[1]                                                       ; clk_33       ; clk_33      ; 15.000       ; -0.200     ; 3.494      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|rdid_out_reg[2]                                                       ; clk_33       ; clk_33      ; 15.000       ; -0.200     ; 3.494      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|rdid_out_reg[3]                                                       ; clk_33       ; clk_33      ; 15.000       ; -0.200     ; 3.494      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|rdid_out_reg[4]                                                       ; clk_33       ; clk_33      ; 15.000       ; -0.200     ; 3.494      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|rdid_out_reg[5]                                                       ; clk_33       ; clk_33      ; 15.000       ; -0.200     ; 3.494      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|rdid_out_reg[6]                                                       ; clk_33       ; clk_33      ; 15.000       ; -0.200     ; 3.494      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|rdid_out_reg[7]                                                       ; clk_33       ; clk_33      ; 15.000       ; -0.200     ; 3.494      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|clr_rdid_reg                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.203     ; 3.491      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[1]                                                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.201     ; 3.493      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[2]                                                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.201     ; 3.493      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[5]                                                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.201     ; 3.493      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[4]                                                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.201     ; 3.493      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[0]                                                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.201     ; 3.493      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[3]                                                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.201     ; 3.493      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|board_status[1]                                                                                                                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.208     ; 3.486      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.IDLE                                                                                                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.203     ; 3.491      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_fsm_int                                                                                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.203     ; 3.491      ;
; 11.304 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|board_status[0]                                                                                                                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.208     ; 3.486      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|add_msb_reg                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.202     ; 3.491      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|streg_datain_reg                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.203     ; 3.490      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|maxcnt_shift_reg2                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.198     ; 3.495      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[3]                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.206     ; 3.487      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[4]                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.206     ; 3.487      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[5]                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.206     ; 3.487      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[2]                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.206     ; 3.487      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[6]                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.206     ; 3.487      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[7]                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.206     ; 3.487      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[1]                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.206     ; 3.487      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[0]                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.206     ; 3.487      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_param[0]                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.219     ; 3.474      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_read_source[1]                                                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.219     ; 3.474      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_write_param                                                                                                                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.219     ; 3.474      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_param[1]                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.219     ; 3.474      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_read_param                                                                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.219     ; 3.474      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_RECONFIG_COND                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.219     ; 3.474      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|illegal_erase_dly_reg                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.198     ; 3.495      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|busy_delay_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.198     ; 3.495      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0] ; clk_33       ; clk_33      ; 15.000       ; -0.202     ; 3.491      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe1     ; clk_33       ; clk_33      ; 15.000       ; -0.202     ; 3.491      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[2] ; clk_33       ; clk_33      ; 15.000       ; -0.202     ; 3.491      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[1] ; clk_33       ; clk_33      ; 15.000       ; -0.202     ; 3.491      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|clr_write_reg                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.201     ; 3.492      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; clk_33       ; clk_33      ; 15.000       ; -0.201     ; 3.492      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; clk_33       ; clk_33      ; 15.000       ; -0.201     ; 3.492      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe1     ; clk_33       ; clk_33      ; 15.000       ; -0.201     ; 3.492      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|illegal_write_dly_reg                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.198     ; 3.495      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|ncs_reg                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.203     ; 3.490      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|shftpgwr_data_reg                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.201     ; 3.492      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|clr_secprot_reg                                                       ; clk_33       ; clk_33      ; 15.000       ; -0.201     ; 3.492      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|stage3_reg                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.203     ; 3.490      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|stage2_reg                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.203     ; 3.490      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|stage4_reg                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.203     ; 3.490      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|buf_empty_reg                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.195     ; 3.498      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|max_cnt_reg                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.198     ; 3.495      ;
; 11.305 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|clr_write_reg2                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.198     ; 3.495      ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Removal: 'pcie_sys_clk'                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.008 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 1.279      ;
; 1.008 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 1.279      ;
; 1.008 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 1.279      ;
; 1.008 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_sync_r                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 1.279      ;
; 1.008 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[2]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 1.279      ;
; 1.008 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[1]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 1.279      ;
; 1.008 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 1.279      ;
; 1.008 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[0]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 1.279      ;
; 1.008 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[0]                                                                                                   ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 1.279      ;
; 1.008 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[0]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 1.279      ;
; 1.008 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[0]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.085      ; 1.279      ;
; 1.399 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[2]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.089      ; 1.674      ;
; 1.399 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[0]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.089      ; 1.674      ;
; 1.399 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a0                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.089      ; 1.674      ;
; 1.399 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|parity8                         ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.089      ; 1.674      ;
; 1.399 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a2                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.089      ; 1.674      ;
; 1.399 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a1                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.089      ; 1.674      ;
; 1.399 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[1]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.089      ; 1.674      ;
; 1.399 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[2]                                          ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.089      ; 1.674      ;
; 1.399 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[1]                                          ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.089      ; 1.674      ;
; 1.399 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.089      ; 1.674      ;
; 1.399 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[0]                                          ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.089      ; 1.674      ;
; 1.399 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.089      ; 1.674      ;
; 1.399 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.089      ; 1.674      ;
; 1.399 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.089      ; 1.674      ;
; 1.399 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.089      ; 1.674      ;
; 1.399 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.089      ; 1.674      ;
; 1.486 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[6]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 1.755      ;
; 1.486 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_stable                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 1.755      ;
; 1.486 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[0]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 1.755      ;
; 1.486 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[1]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 1.755      ;
; 1.486 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[2]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 1.755      ;
; 1.486 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[3]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 1.755      ;
; 1.486 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[4]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 1.755      ;
; 1.486 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[5]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 1.755      ;
; 1.525 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 1.794      ;
; 1.525 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 1.794      ;
; 1.525 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 1.794      ;
; 1.525 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 1.794      ;
; 1.525 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 1.794      ;
; 1.525 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 1.794      ;
; 1.525 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 1.794      ;
; 1.525 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[2]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 1.794      ;
; 1.525 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[1]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 1.794      ;
; 1.525 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 1.794      ;
; 1.525 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[0]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.083      ; 1.794      ;
; 1.813 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.051      ; 2.050      ;
; 1.813 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.051      ; 2.050      ;
; 1.813 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.051      ; 2.050      ;
; 1.813 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.051      ; 2.050      ;
; 1.813 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.051      ; 2.050      ;
; 1.813 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.051      ; 2.050      ;
; 1.813 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.051      ; 2.050      ;
; 1.813 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.051      ; 2.050      ;
; 1.813 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.051      ; 2.050      ;
; 1.813 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.051      ; 2.050      ;
; 1.868 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.058      ; 2.112      ;
; 1.868 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ws_tmr_eq_0                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.058      ; 2.112      ;
; 1.868 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.058      ; 2.112      ;
; 1.868 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.058      ; 2.112      ;
; 1.868 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.058      ; 2.112      ;
; 1.868 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.058      ; 2.112      ;
; 1.868 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.058      ; 2.112      ;
; 1.868 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.058      ; 2.112      ;
; 1.868 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.058      ; 2.112      ;
; 1.868 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.058      ; 2.112      ;
; 1.868 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.058      ; 2.112      ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Removal: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.174 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[2]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 1.443      ;
; 1.174 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[0]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 1.443      ;
; 1.308 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.550      ; 2.044      ;
; 1.308 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.550      ; 2.044      ;
; 1.308 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.550      ; 2.044      ;
; 1.308 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.550      ; 2.044      ;
; 1.308 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.550      ; 2.044      ;
; 1.536 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.482      ; 2.204      ;
; 1.538 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_fd9:ws_bwp|dffe16a[4]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 1.815      ;
; 1.538 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_fd9:ws_bwp|dffe16a[3]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 1.815      ;
; 1.538 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_fd9:ws_bwp|dffe16a[1]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 1.815      ;
; 1.538 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_fd9:ws_bwp|dffe16a[2]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 1.815      ;
; 1.538 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[4]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 1.815      ;
; 1.538 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_ed9:ws_brp|dffe15a[0]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 1.815      ;
; 1.538 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_ed9:ws_brp|dffe15a[1]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 1.815      ;
; 1.538 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_ed9:ws_brp|dffe15a[3]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 1.815      ;
; 1.538 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_ed9:ws_brp|dffe15a[2]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 1.815      ;
; 1.540 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[4]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.093      ; 1.819      ;
; 1.540 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[3]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.093      ; 1.819      ;
; 1.540 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[5]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.093      ; 1.819      ;
; 1.540 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[2]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.093      ; 1.819      ;
; 1.540 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[1]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.093      ; 1.819      ;
; 1.540 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[0]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.093      ; 1.819      ;
; 1.540 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.093      ; 1.819      ;
; 1.540 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[3]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.093      ; 1.819      ;
; 1.540 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[1]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.093      ; 1.819      ;
; 1.645 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.443      ; 2.274      ;
; 1.645 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.443      ; 2.274      ;
; 1.645 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.443      ; 2.274      ;
; 1.645 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.443      ; 2.274      ;
; 1.645 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.443      ; 2.274      ;
; 1.645 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.443      ; 2.274      ;
; 1.645 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.443      ; 2.274      ;
; 1.645 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.443      ; 2.274      ;
; 1.645 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.443      ; 2.274      ;
; 1.645 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.443      ; 2.274      ;
; 1.725 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|full_dff                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.133      ; 2.044      ;
; 1.725 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|usedw_is_2_dff                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.133      ; 2.044      ;
; 1.725 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|empty_dff                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.133      ; 2.044      ;
; 1.725 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|usedw_is_1_dff                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.133      ; 2.044      ;
; 1.725 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|usedw_is_0_dff                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.133      ; 2.044      ;
; 1.725 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|rd_ptr_lsb                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.133      ; 2.044      ;
; 1.725 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|wrreq_delaya[0]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.133      ; 2.044      ;
; 1.725 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|wrreq_delaya[1]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.133      ; 2.044      ;
; 1.733 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.095      ; 2.014      ;
; 1.733 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.095      ; 2.014      ;
; 1.733 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.095      ; 2.014      ;
; 1.733 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.095      ; 2.014      ;
; 1.733 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.095      ; 2.014      ;
; 1.733 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.095      ; 2.014      ;
; 1.733 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.095      ; 2.014      ;
; 1.733 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.095      ; 2.014      ;
; 1.762 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.096      ; 2.044      ;
; 1.762 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.096      ; 2.044      ;
; 1.762 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.096      ; 2.044      ;
; 1.762 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.096      ; 2.044      ;
; 1.762 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.096      ; 2.044      ;
; 1.786 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.053      ; 2.025      ;
; 1.786 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.053      ; 2.025      ;
; 1.786 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.053      ; 2.025      ;
; 1.786 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.053      ; 2.025      ;
; 1.786 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.053      ; 2.025      ;
; 1.786 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.053      ; 2.025      ;
; 1.786 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.053      ; 2.025      ;
; 1.786 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.053      ; 2.025      ;
; 1.960 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[0]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 2.204      ;
; 1.997 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[4]                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.055      ; 2.238      ;
; 1.997 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[0]                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.055      ; 2.238      ;
; 1.997 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[1]                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.055      ; 2.238      ;
; 2.021 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[0]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.133      ; 2.340      ;
; 2.021 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[1]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.133      ; 2.340      ;
; 2.021 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[5]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.133      ; 2.340      ;
; 2.021 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[2]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.133      ; 2.340      ;
; 2.021 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[3]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.133      ; 2.340      ;
; 2.021 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[4]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.133      ; 2.340      ;
; 2.021 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[7]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.133      ; 2.340      ;
; 2.021 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[6]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.133      ; 2.340      ;
; 2.037 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[5]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.274      ;
; 2.037 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[4]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.274      ;
; 2.037 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[3]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.274      ;
; 2.037 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[2]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.274      ;
; 2.037 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[1]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.274      ;
; 2.073 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[2]                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.049      ; 2.308      ;
; 2.073 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[3]                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.049      ; 2.308      ;
; 2.687 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_w_data_clr   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[9]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.510      ; 3.383      ;
; 2.687 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_w_data_clr   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[9]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.510      ; 3.383      ;
; 2.687 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_w_data_clr   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[8]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.510      ; 3.383      ;
; 2.687 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_w_data_clr   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[7]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.510      ; 3.383      ;
; 2.687 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_w_data_clr   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[6]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.510      ; 3.383      ;
; 2.705 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_w_data_clr   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[7]                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.485      ; 3.376      ;
; 2.705 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_w_data_clr   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[8]                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.485      ; 3.376      ;
; 2.705 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_w_data_clr   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[9]                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.485      ; 3.376      ;
; 2.705 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_w_data_clr   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[5]                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.485      ; 3.376      ;
; 2.705 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_w_data_clr   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[6]                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.485      ; 3.376      ;
; 2.705 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_w_data_clr   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[4]                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.485      ; 3.376      ;
; 2.745 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_w_data_clr   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[9]                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.449      ; 3.380      ;
; 2.745 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_w_data_clr   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[7]                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.449      ; 3.380      ;
; 2.745 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_w_data_clr   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[6]                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.449      ; 3.380      ;
; 2.792 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_srb:rd_ptr_msb|counter_reg_bit[6]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.120      ; 3.098      ;
; 2.792 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_srb:rd_ptr_msb|counter_reg_bit[0]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.120      ; 3.098      ;
+-------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Removal: 'clk_33'                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.998 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe1a0                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.047      ; 3.231      ;
; 2.998 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr5|cntr_bao:auto_generated|counter_reg_bit[3]                                            ; clk_33       ; clk_33      ; 0.000        ; 0.042      ; 3.226      ;
; 2.998 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr5|cntr_bao:auto_generated|counter_reg_bit[4]                                            ; clk_33       ; clk_33      ; 0.000        ; 0.042      ; 3.226      ;
; 2.998 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr5|cntr_bao:auto_generated|counter_reg_bit[5]                                            ; clk_33       ; clk_33      ; 0.000        ; 0.042      ; 3.226      ;
; 2.998 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr5|cntr_bao:auto_generated|counter_reg_bit[2]                                            ; clk_33       ; clk_33      ; 0.000        ; 0.042      ; 3.226      ;
; 2.998 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr5|cntr_bao:auto_generated|counter_reg_bit[0]                                            ; clk_33       ; clk_33      ; 0.000        ; 0.042      ; 3.226      ;
; 2.998 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr5|cntr_bao:auto_generated|counter_reg_bit[1]                                            ; clk_33       ; clk_33      ; 0.000        ; 0.042      ; 3.226      ;
; 2.998 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe1a1                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.047      ; 3.231      ;
; 2.998 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[13]                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.069      ; 3.253      ;
; 2.998 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[11]                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.069      ; 3.253      ;
; 2.998 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[9]                                                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.069      ; 3.253      ;
; 2.998 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[8]                                                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.069      ; 3.253      ;
; 2.998 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[10]                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.069      ; 3.253      ;
; 2.998 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[14]                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.069      ; 3.253      ;
; 2.998 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[15]                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.069      ; 3.253      ;
; 2.998 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[12]                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.069      ; 3.253      ;
; 2.998 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|write_rstat_reg                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.061      ; 3.245      ;
; 2.998 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|start_wrpoll_reg                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.061      ; 3.245      ;
; 2.998 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end_pgwrop_reg                                                                                     ; clk_33       ; clk_33      ; 0.000        ; 0.060      ; 3.244      ;
; 2.998 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|start_wrpoll_reg2                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.060      ; 3.244      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[8]  ; clk_33       ; clk_33      ; 0.000        ; 0.059      ; 3.244      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[7]  ; clk_33       ; clk_33      ; 0.000        ; 0.059      ; 3.244      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[6]  ; clk_33       ; clk_33      ; 0.000        ; 0.059      ; 3.244      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[5]  ; clk_33       ; clk_33      ; 0.000        ; 0.059      ; 3.244      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[4]  ; clk_33       ; clk_33      ; 0.000        ; 0.059      ; 3.244      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[3]  ; clk_33       ; clk_33      ; 0.000        ; 0.059      ; 3.244      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[2]  ; clk_33       ; clk_33      ; 0.000        ; 0.059      ; 3.244      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[1]  ; clk_33       ; clk_33      ; 0.000        ; 0.059      ; 3.244      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[0]  ; clk_33       ; clk_33      ; 0.000        ; 0.059      ; 3.244      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6|cntr_aao:auto_generated|counter_reg_bit[1]                                            ; clk_33       ; clk_33      ; 0.000        ; 0.039      ; 3.224      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6|cntr_aao:auto_generated|counter_reg_bit[0]                                            ; clk_33       ; clk_33      ; 0.000        ; 0.039      ; 3.224      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6|cntr_aao:auto_generated|counter_reg_bit[2]                                            ; clk_33       ; clk_33      ; 0.000        ; 0.039      ; 3.224      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6|cntr_aao:auto_generated|counter_reg_bit[3]                                            ; clk_33       ; clk_33      ; 0.000        ; 0.039      ; 3.224      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6|cntr_aao:auto_generated|counter_reg_bit[4]                                            ; clk_33       ; clk_33      ; 0.000        ; 0.039      ; 3.224      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe2a0                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 3.230      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe2a1                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 3.230      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_init_state                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 3.230      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_address_state                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 3.230      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[6]                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.054      ; 3.239      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[19]                                                                                              ; clk_33       ; clk_33      ; 0.000        ; 0.054      ; 3.239      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[20]                                                                                              ; clk_33       ; clk_33      ; 0.000        ; 0.054      ; 3.239      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[23]                                                                                              ; clk_33       ; clk_33      ; 0.000        ; 0.054      ; 3.239      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[24]                                                                                              ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 3.230      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[25]                                                                                              ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 3.230      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[27]                                                                                              ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 3.230      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[26]                                                                                              ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 3.230      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[22]                                                                                              ; clk_33       ; clk_33      ; 0.000        ; 0.054      ; 3.239      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[28]                                                                                              ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 3.230      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[21]                                                                                              ; clk_33       ; clk_33      ; 0.000        ; 0.054      ; 3.239      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_source_update_state                                                                                ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 3.230      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[29]                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 3.258      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[31]                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 3.258      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[28]                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 3.258      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[3]                                                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.071      ; 3.256      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[5]                                                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.071      ; 3.256      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[2]                                                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.071      ; 3.256      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[6]                                                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.071      ; 3.256      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[1]                                                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.071      ; 3.256      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[0]                                                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.071      ; 3.256      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[4]                                                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.071      ; 3.256      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|reconfig_int                                                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 3.258      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_illegal_erase_q                                                                                                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 3.258      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_illegal_write_q                                                                                                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 3.258      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[3]                                                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.071      ; 3.256      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[5]                                                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.071      ; 3.256      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[2]                                                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.071      ; 3.256      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[6]                                                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.071      ; 3.256      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[0]                                                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.071      ; 3.256      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[4]                                                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.071      ; 3.256      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|ill_erase_reg                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 3.258      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[1]                                  ; clk_33       ; clk_33      ; 0.000        ; 0.059      ; 3.244      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[0]                                  ; clk_33       ; clk_33      ; 0.000        ; 0.059      ; 3.244      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe1                                      ; clk_33       ; clk_33      ; 0.000        ; 0.059      ; 3.244      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[2]                                  ; clk_33       ; clk_33      ; 0.000        ; 0.059      ; 3.244      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_bufdly_reg                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.057      ; 3.242      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|ill_write_reg                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 3.258      ;
; 2.999 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|shift_op_reg                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.060      ; 3.245      ;
; 3.000 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reset_timer_cnt[15]                                                                                                                                                                                     ; clk_33       ; clk_33      ; 0.000        ; 0.037      ; 3.223      ;
; 3.000 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reset_timer_cnt[14]                                                                                                                                                                                     ; clk_33       ; clk_33      ; 0.000        ; 0.037      ; 3.223      ;
; 3.000 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reset_timer_cnt[13]                                                                                                                                                                                     ; clk_33       ; clk_33      ; 0.000        ; 0.037      ; 3.223      ;
; 3.000 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reset_timer_cnt[12]                                                                                                                                                                                     ; clk_33       ; clk_33      ; 0.000        ; 0.037      ; 3.223      ;
; 3.000 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reset_timer_cnt[11]                                                                                                                                                                                     ; clk_33       ; clk_33      ; 0.000        ; 0.037      ; 3.223      ;
; 3.000 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reset_timer_cnt[10]                                                                                                                                                                                     ; clk_33       ; clk_33      ; 0.000        ; 0.037      ; 3.223      ;
; 3.000 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reset_timer_cnt[9]                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.037      ; 3.223      ;
; 3.000 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reset_timer_cnt[8]                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.037      ; 3.223      ;
; 3.000 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reset_timer_cnt[7]                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.037      ; 3.223      ;
; 3.000 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reset_timer_cnt[6]                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.037      ; 3.223      ;
; 3.000 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reset_timer_cnt[5]                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.037      ; 3.223      ;
; 3.000 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reset_timer_cnt[4]                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.037      ; 3.223      ;
; 3.000 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reset_timer_cnt[3]                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.037      ; 3.223      ;
; 3.000 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reset_timer_cnt[2]                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.037      ; 3.223      ;
; 3.000 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reset_timer_cnt[1]                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.037      ; 3.223      ;
; 3.000 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reset_timer_cnt[0]                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.037      ; 3.223      ;
; 3.000 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|b_non_empty ; clk_33       ; clk_33      ; 0.000        ; 0.063      ; 3.249      ;
; 3.000 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_data_state                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 3.229      ;
; 3.000 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_data_state                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 3.229      ;
; 3.000 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_pre_data_state                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 3.229      ;
; 3.000 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_pre_data_state                                                                                     ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 3.229      ;
; 3.000 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_load_state                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 3.229      ;
; 3.000 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_post_data_state                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 3.229      ;
+-------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 100C Model Metastability Summary ;
------------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 132
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.167
Worst Case Available Settling Time: 6.935 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                ;
+-------------+-----------------+--------------+---------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name   ; Note                                              ;
+-------------+-----------------+--------------+---------------------------------------------------+
; 61.02 MHz   ; 40.0 MHz        ; clk_33       ; limit due to minimum period restriction (tmin)    ;
; 70.72 MHz   ; 70.72 MHz       ; sys_clk      ;                                                   ;
; 140.1 MHz   ; 50.0 MHz        ; clk_50       ; limit due to minimum period restriction (tmin)    ;
; 158.83 MHz  ; 158.83 MHz      ; pcie_sys_clk ;                                                   ;
; 1038.42 MHz ; 400.0 MHz       ; clk_125      ; limit due to minimum period restriction (tmin)    ;
; 1175.09 MHz ; 237.53 MHz      ; clk_16mhz    ; limit due to minimum port rate restriction (tmin) ;
+-------------+-----------------+--------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------+
; Slow 1200mV 0C Model Setup Summary    ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; pcie_sys_clk ; 0.702  ; 0.000         ;
; sys_clk      ; 0.859  ; 0.000         ;
; clk_33       ; 6.806  ; 0.000         ;
; clk_125      ; 7.037  ; 0.000         ;
; sr_clk_ext   ; 7.889  ; 0.000         ;
; clk_50       ; 12.862 ; 0.000         ;
; clk_16mhz    ; 61.649 ; 0.000         ;
+--------------+--------+---------------+


+--------------------------------------+
; Slow 1200mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; pcie_sys_clk ; 0.321 ; 0.000         ;
; sys_clk      ; 0.334 ; 0.000         ;
; clk_33       ; 0.339 ; 0.000         ;
; clk_50       ; 0.349 ; 0.000         ;
; clk_125      ; 0.362 ; 0.000         ;
; clk_16mhz    ; 0.387 ; 0.000         ;
; sr_clk_ext   ; 0.962 ; 0.000         ;
+--------------+-------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; pcie_sys_clk ; 5.838  ; 0.000         ;
; sys_clk      ; 8.904  ; 0.000         ;
; clk_33       ; 11.686 ; 0.000         ;
+--------------+--------+---------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; pcie_sys_clk ; 0.911 ; 0.000         ;
; sys_clk      ; 1.059 ; 0.000         ;
; clk_33       ; 2.641 ; 0.000         ;
+--------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------+--------+--------------------------+
; Clock        ; Slack  ; End Point TNS            ;
+--------------+--------+--------------------------+
; clk_50       ; 0.000  ; 0.000                    ;
; pcie_sys_clk ; 3.536  ; 0.000                    ;
; clk_125      ; 3.649  ; 0.000                    ;
; clk_33       ; 4.753  ; 0.000                    ;
; refclk       ; 6.000  ; 0.000                    ;
; sys_clk      ; 7.127  ; 0.000                    ;
; sr_clk_ext   ; 10.790 ; 0.000                    ;
; clk_16mhz    ; 31.012 ; 0.000                    ;
+--------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pcie_sys_clk'                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                 ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.702 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]          ; clk_50       ; pcie_sys_clk ; 4.000        ; 3.560      ; 6.777      ;
; 1.704 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 6.225      ;
; 1.704 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 6.225      ;
; 1.704 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 6.225      ;
; 1.704 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 6.225      ;
; 1.704 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 6.225      ;
; 1.857 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.072     ; 6.070      ;
; 1.857 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.072     ; 6.070      ;
; 1.857 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.072     ; 6.070      ;
; 1.857 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.072     ; 6.070      ;
; 1.862 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 6.067      ;
; 1.862 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 6.067      ;
; 1.862 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 6.067      ;
; 1.862 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 6.067      ;
; 1.862 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 6.067      ;
; 1.892 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.069     ; 6.038      ;
; 1.892 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.069     ; 6.038      ;
; 1.892 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.069     ; 6.038      ;
; 1.892 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.069     ; 6.038      ;
; 1.892 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.069     ; 6.038      ;
; 1.911 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 6.018      ;
; 1.911 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 6.018      ;
; 1.911 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 6.018      ;
; 1.911 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 6.018      ;
; 1.911 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 6.018      ;
; 2.015 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.072     ; 5.912      ;
; 2.015 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.072     ; 5.912      ;
; 2.015 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.072     ; 5.912      ;
; 2.015 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.072     ; 5.912      ;
; 2.019 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.071     ; 5.909      ;
; 2.019 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.071     ; 5.909      ;
; 2.019 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.071     ; 5.909      ;
; 2.019 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.071     ; 5.909      ;
; 2.046 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.072     ; 5.881      ;
; 2.046 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.072     ; 5.881      ;
; 2.046 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.072     ; 5.881      ;
; 2.046 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.072     ; 5.881      ;
; 2.081 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[1]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.068     ; 5.850      ;
; 2.081 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[1]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.068     ; 5.850      ;
; 2.081 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[1]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.068     ; 5.850      ;
; 2.081 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[1]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.068     ; 5.850      ;
; 2.081 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[1]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.068     ; 5.850      ;
; 2.151 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[5]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.069     ; 5.779      ;
; 2.151 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[5]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.069     ; 5.779      ;
; 2.151 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[5]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.069     ; 5.779      ;
; 2.151 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[5]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.069     ; 5.779      ;
; 2.151 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[5]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.069     ; 5.779      ;
; 2.164 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[1]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.072     ; 5.763      ;
; 2.164 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[1]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.072     ; 5.763      ;
; 2.164 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[1]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.072     ; 5.763      ;
; 2.164 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[1]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.072     ; 5.763      ;
; 2.164 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[1]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.072     ; 5.763      ;
; 2.165 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.072     ; 5.762      ;
; 2.165 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.072     ; 5.762      ;
; 2.165 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.072     ; 5.762      ;
; 2.165 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.072     ; 5.762      ;
; 2.165 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.072     ; 5.762      ;
; 2.187 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[0]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.068     ; 5.744      ;
; 2.187 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[0]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.068     ; 5.744      ;
; 2.187 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[0]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.068     ; 5.744      ;
; 2.187 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[0]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.068     ; 5.744      ;
; 2.187 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[0]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.068     ; 5.744      ;
; 2.197 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[9]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.068     ; 5.734      ;
; 2.197 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[9]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.068     ; 5.734      ;
; 2.197 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[9]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.068     ; 5.734      ;
; 2.197 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[9]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.068     ; 5.734      ;
; 2.197 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[9]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.068     ; 5.734      ;
; 2.198 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[9]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|first_last_full[0]   ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 5.721      ;
; 2.212 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|first_last_full[0]   ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 5.707      ;
; 2.215 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[1]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 5.714      ;
; 2.215 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[1]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 5.714      ;
; 2.215 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[1]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 5.714      ;
; 2.215 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[1]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 5.714      ;
; 2.230 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|first_last_full[0]   ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.080     ; 5.689      ;
; 2.268 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.068     ; 5.663      ;
; 2.268 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.068     ; 5.663      ;
; 2.268 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.068     ; 5.663      ;
; 2.268 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.068     ; 5.663      ;
; 2.268 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.068     ; 5.663      ;
; 2.287 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[2]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.068     ; 5.644      ;
; 2.287 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[2]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.068     ; 5.644      ;
; 2.287 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[2]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.068     ; 5.644      ;
; 2.287 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[2]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.068     ; 5.644      ;
; 2.287 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[2]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.068     ; 5.644      ;
; 2.296 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|rx_st_data0[28]                         ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|tag_nbr_o[3] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; 0.180      ; 5.883      ;
; 2.309 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[1]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.074     ; 5.616      ;
; 2.309 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[1]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.074     ; 5.616      ;
; 2.309 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[1]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.074     ; 5.616      ;
; 2.309 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[1]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.074     ; 5.616      ;
; 2.312 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.074     ; 5.613      ;
; 2.312 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.074     ; 5.613      ;
; 2.312 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.074     ; 5.613      ;
; 2.312 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.074     ; 5.613      ;
; 2.314 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[5]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.071     ; 5.614      ;
; 2.314 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[5]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.071     ; 5.614      ;
; 2.314 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[5]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.071     ; 5.614      ;
; 2.314 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[5]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.071     ; 5.614      ;
; 2.314 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[0]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 5.615      ;
; 2.314 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[0]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 5.615      ;
; 2.314 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[0]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3]    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 5.615      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.859 ; vme_a[3]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[3]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.897      ; 6.037      ;
; 0.863 ; vme_d[28]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[28]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.913      ; 6.049      ;
; 0.866 ; vme_a[15]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[15]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.886      ; 6.019      ;
; 0.867 ; vme_a[27]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[27]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.897      ; 6.029      ;
; 0.867 ; vme_a[28]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[28]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.913      ; 6.045      ;
; 0.869 ; vme_irq_i_n[1]                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[1]            ; sys_clk      ; sys_clk     ; 15.000       ; 3.870      ; 6.000      ;
; 0.873 ; vme_d[27]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[27]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.897      ; 6.023      ;
; 0.894 ; vme_d[26]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[26]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.901      ; 6.006      ;
; 0.900 ; vme_write_n                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_writen_reg_int     ; sys_clk      ; sys_clk     ; 15.000       ; 3.911      ; 6.010      ;
; 0.905 ; vme_a[14]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[14]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.901      ; 5.995      ;
; 0.912 ; vme_am[4]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_in_reg[4]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.896      ; 5.983      ;
; 0.912 ; vme_ds_i_n[1]                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|dsbn_in_reg     ; sys_clk      ; sys_clk     ; 15.000       ; 3.875      ; 5.962      ;
; 0.933 ; vme_d[29]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[29]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.913      ; 5.979      ;
; 0.933 ; vme_bg_i_n[3]                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bg_i_n_q[3] ; sys_clk      ; sys_clk     ; 15.000       ; 3.883      ; 5.949      ;
; 0.935 ; vme_bg_i_n[1]                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bg_i_n_q[1] ; sys_clk      ; sys_clk     ; 15.000       ; 3.883      ; 5.947      ;
; 0.942 ; vme_d[11]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[11]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.897      ; 5.954      ;
; 0.943 ; vme_a[30]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[30]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.903      ; 5.959      ;
; 0.947 ; vme_bg_i_n[2]                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bg_i_n_q[2] ; sys_clk      ; sys_clk     ; 15.000       ; 3.883      ; 5.935      ;
; 0.947 ; vme_d[1]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[1]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.892      ; 5.944      ;
; 0.950 ; vme_acfail_i_n                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|acfailn_regd          ; sys_clk      ; sys_clk     ; 15.000       ; 3.868      ; 5.917      ;
; 0.955 ; vme_a[22]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[22]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.903      ; 5.947      ;
; 0.956 ; vme_d[22]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[22]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.903      ; 5.946      ;
; 0.958 ; vme_a[25]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[25]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.914      ; 5.955      ;
; 0.963 ; vme_d[25]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[25]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.914      ; 5.950      ;
; 0.968 ; vme_bbsy_i_n                                                                                 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bbsyn_q     ; sys_clk      ; sys_clk     ; 15.000       ; 4.213      ; 6.244      ;
; 0.973 ; vme_irq_i_n[2]                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[2]            ; sys_clk      ; sys_clk     ; 15.000       ; 3.906      ; 5.932      ;
; 0.976 ; vme_a[1]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[1]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.892      ; 5.915      ;
; 0.984 ; vme_d[9]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[9]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.892      ; 5.907      ;
; 0.986 ; vme_d[21]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[21]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.913      ; 5.926      ;
; 0.987 ; vme_a[2]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[2]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.868      ; 5.880      ;
; 0.991 ; vme_a[13]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[13]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.886      ; 5.894      ;
; 0.997 ; vme_bg_i_n[0]                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bg_i_n_q[0] ; sys_clk      ; sys_clk     ; 15.000       ; 3.884      ; 5.886      ;
; 0.999 ; vme_d[12]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[12]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.892      ; 5.892      ;
; 1.000 ; vme_a[7]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[7]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.886      ; 5.885      ;
; 1.013 ; vme_as_i_n                                                                                   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|asn_in_reg      ; sys_clk      ; sys_clk     ; 15.000       ; 3.857      ; 5.843      ;
; 1.016 ; vme_br_i_n[0]                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|br_i_n_q[0] ; sys_clk      ; sys_clk     ; 15.000       ; 3.883      ; 5.866      ;
; 1.019 ; vme_irq_i_n[5]                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[5]            ; sys_clk      ; sys_clk     ; 15.000       ; 3.874      ; 5.854      ;
; 1.024 ; vme_d[6]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[6]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.901      ; 5.876      ;
; 1.028 ; vme_irq_i_n[6]                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[6]            ; sys_clk      ; sys_clk     ; 15.000       ; 3.873      ; 5.844      ;
; 1.029 ; vme_dtack_i_n                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|dtackn_reg    ; sys_clk      ; sys_clk     ; 15.000       ; 3.857      ; 5.827      ;
; 1.030 ; vme_d[14]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[14]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.901      ; 5.870      ;
; 1.032 ; vme_d[18]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[18]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.901      ; 5.868      ;
; 1.033 ; vme_ds_i_n[0]                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|dsan_in_reg     ; sys_clk      ; sys_clk     ; 15.000       ; 3.863      ; 5.829      ;
; 1.033 ; vme_d[5]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[5]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.886      ; 5.852      ;
; 1.038 ; vme_br_i_n[3]                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|br_i_n_q[3] ; sys_clk      ; sys_clk     ; 15.000       ; 3.883      ; 5.844      ;
; 1.042 ; vme_berr_i_n                                                                                 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|berrn         ; sys_clk      ; sys_clk     ; 15.000       ; 3.854      ; 5.811      ;
; 1.048 ; vme_d[7]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[7]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.886      ; 5.837      ;
; 1.048 ; vme_d[13]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[13]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.886      ; 5.837      ;
; 1.049 ; vme_d[16]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[16]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.902      ; 5.852      ;
; 1.050 ; vme_am[3]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_in_reg[3]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.896      ; 5.845      ;
; 1.051 ; vme_d[24]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[24]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.902      ; 5.850      ;
; 1.057 ; vme_a[26]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[26]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.915      ; 5.857      ;
; 1.059 ; vme_irq_i_n[7]                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[7]            ; sys_clk      ; sys_clk     ; 15.000       ; 3.871      ; 5.811      ;
; 1.060 ; vme_iack_n                                                                                   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|iackn_in_q            ; sys_clk      ; sys_clk     ; 15.000       ; 3.854      ; 5.793      ;
; 1.064 ; vme_a[21]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[21]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.907      ; 5.842      ;
; 1.065 ; vme_a[4]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[4]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.892      ; 5.826      ;
; 1.067 ; vme_br_i_n[2]                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|br_i_n_q[2] ; sys_clk      ; sys_clk     ; 15.000       ; 3.883      ; 5.815      ;
; 1.067 ; vme_a[12]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[12]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.892      ; 5.824      ;
; 1.070 ; vme_a[9]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[9]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.892      ; 5.821      ;
; 1.071 ; vme_br_i_n[1]                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|br_i_n_q[1] ; sys_clk      ; sys_clk     ; 15.000       ; 3.883      ; 5.811      ;
; 1.072 ; vme_a[17]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[17]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.914      ; 5.841      ;
; 1.074 ; vme_irq_i_n[4]                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[4]            ; sys_clk      ; sys_clk     ; 15.000       ; 3.871      ; 5.796      ;
; 1.082 ; vme_a[10]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[10]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.868      ; 5.785      ;
; 1.083 ; vme_iack_i_n                                                                                 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|iackin_daisy          ; sys_clk      ; sys_clk     ; 15.000       ; 3.867      ; 5.783      ;
; 1.086 ; vme_am[5]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_in_reg[5]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.896      ; 5.809      ;
; 1.090 ; vme_d[19]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[19]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.897      ; 5.806      ;
; 1.098 ; vme_a[11]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[11]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.897      ; 5.798      ;
; 1.102 ; vme_a[8]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[8]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.902      ; 5.799      ;
; 1.103 ; vme_irq_i_n[3]                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[3]            ; sys_clk      ; sys_clk     ; 15.000       ; 3.871      ; 5.767      ;
; 1.104 ; vme_d[4]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[4]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.892      ; 5.787      ;
; 1.108 ; vme_d[3]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[3]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.897      ; 5.788      ;
; 1.113 ; vme_a[31]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[31]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.903      ; 5.789      ;
; 1.113 ; vme_d[0]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[0]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.902      ; 5.788      ;
; 1.114 ; vme_sysres_i_n                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|sysrstn_q ; sys_clk      ; sys_clk     ; 15.000       ; 3.897      ; 5.782      ;
; 1.117 ; vme_a[23]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[23]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.903      ; 5.785      ;
; 1.119 ; vme_d[8]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[8]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.902      ; 5.782      ;
; 1.120 ; vme_a[16]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[16]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.902      ; 5.781      ;
; 1.123 ; vme_d[2]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[2]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.868      ; 5.744      ;
; 1.126 ; vme_a[20]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[20]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.913      ; 5.786      ;
; 1.128 ; vme_am[1]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_in_reg[1]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.896      ; 5.767      ;
; 1.128 ; vme_d[23]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[23]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.903      ; 5.774      ;
; 1.132 ; vme_d[20]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[20]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.913      ; 5.780      ;
; 1.136 ; vme_d[10]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[10]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.868      ; 5.731      ;
; 1.142 ; vme_a[29]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[29]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.913      ; 5.770      ;
; 1.144 ; vme_a[6]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[6]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.901      ; 5.756      ;
; 1.145 ; vme_a[5]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[5]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.886      ; 5.740      ;
; 1.145 ; vme_a[24]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[24]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.902      ; 5.756      ;
; 1.149 ; vme_d[30]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[30]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.903      ; 5.753      ;
; 1.150 ; vme_d[31]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[31]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.903      ; 5.752      ;
; 1.151 ; vme_a[19]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[19]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.897      ; 5.745      ;
; 1.157 ; vme_d[15]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[15]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.884      ; 5.726      ;
; 1.160 ; vme_a[0]                                                                                     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[0]          ; sys_clk      ; sys_clk     ; 15.000       ; 3.902      ; 5.741      ;
; 1.161 ; vme_bg_i_n[3]                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|bg3n_in_q ; sys_clk      ; sys_clk     ; 15.000       ; 4.267      ; 6.105      ;
; 1.162 ; vme_a[18]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[18]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.911      ; 5.748      ;
; 1.174 ; vme_d[17]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[17]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.915      ; 5.740      ;
; 1.181 ; vme_am[0]                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_in_reg[0]         ; sys_clk      ; sys_clk     ; 15.000       ; 3.896      ; 5.714      ;
; 1.255 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_we ; vme_write_n                                                      ; sys_clk      ; sys_clk     ; 15.000       ; -4.120     ; 5.605      ;
; 1.394 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_busy                                 ; vme_a_dir                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -4.099     ; 5.487      ;
; 1.515 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|sl_io_ctrl.d_oe_n                           ; vme_d_oe_n                                                       ; sys_clk      ; sys_clk     ; 15.000       ; -4.099     ; 5.366      ;
; 1.543 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_busy                                 ; vme_am_dir                                                       ; sys_clk      ; sys_clk     ; 15.000       ; -4.099     ; 5.338      ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_33'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.806 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[3]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 1.411      ; 6.525      ;
; 6.806 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[4]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 1.411      ; 6.525      ;
; 6.867 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[0]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 1.411      ; 6.464      ;
; 6.899 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[2]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 1.411      ; 6.432      ;
; 7.066 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[6]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 1.411      ; 6.265      ;
; 7.164 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[5]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 1.411      ; 6.167      ;
; 7.257 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[1]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 1.411      ; 6.074      ;
; 8.311 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6|cntr_aao:auto_generated|counter_reg_bit[2]               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 1.410      ; 5.019      ;
; 8.432 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                            ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe8                                                                                                                       ; clk_33       ; clk_33      ; 15.000       ; -1.607     ; 4.960      ;
; 8.631 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6|cntr_aao:auto_generated|counter_reg_bit[1]               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 1.410      ; 4.699      ;
; 8.701 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.173     ; 6.125      ;
; 8.742 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6|cntr_aao:auto_generated|counter_reg_bit[4]               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 1.410      ; 4.588      ;
; 8.931 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6|cntr_aao:auto_generated|counter_reg_bit[3]               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 1.410      ; 4.399      ;
; 9.042 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_b[1]                                                                                                                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[0]                                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.179     ; 5.778      ;
; 9.050 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_b[1]                                                                                                                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[6]                                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.177     ; 5.772      ;
; 9.148 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_data_state                                                            ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 1.404      ; 4.176      ;
; 9.153 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_data_state                                                           ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 1.404      ; 4.171      ;
; 9.172 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_b[1]                                                                                                                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[4]                                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.177     ; 5.650      ;
; 9.199 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|status_oe                                                                                                                                                                                                                                                ; clk_33       ; clk_33      ; 15.000       ; -0.154     ; 5.646      ;
; 9.199 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|id_oe                                                                                                                                                                                                                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.154     ; 5.646      ;
; 9.200 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_b[1]                                                                                                                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[1]                                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.179     ; 5.620      ;
; 9.203 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_b[1]                                                                                                                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[2]                                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.179     ; 5.617      ;
; 9.217 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_b[1]                                                                                                                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[7]                                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.177     ; 5.605      ;
; 9.246 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]   ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.173     ; 5.580      ;
; 9.265 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6|cntr_aao:auto_generated|counter_reg_bit[0]               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 1.410      ; 4.065      ;
; 9.294 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.182     ; 5.523      ;
; 9.327 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|status_oe                                                                                                                                                                                                                                                ; clk_33       ; clk_33      ; 15.000       ; -0.163     ; 5.509      ;
; 9.327 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|id_oe                                                                                                                                                                                                                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.163     ; 5.509      ;
; 9.329 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_post_state                                                            ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 1.404      ; 3.995      ;
; 9.337 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_b[1]                                                                                                                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[3]                                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.179     ; 5.483      ;
; 9.342 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~portb_address_reg0 ; clk_33       ; clk_33      ; 15.000       ; 0.277      ; 5.965      ;
; 9.383 ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[0]                                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.171     ; 5.445      ;
; 9.391 ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[6]                                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.169     ; 5.439      ;
; 9.409 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                                    ; clk_33       ; clk_33      ; 15.000       ; 0.015      ; 5.605      ;
; 9.409 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                                    ; clk_33       ; clk_33      ; 15.000       ; 0.015      ; 5.605      ;
; 9.409 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe1                                                        ; clk_33       ; clk_33      ; 15.000       ; 0.015      ; 5.605      ;
; 9.417 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|buf_empty_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~portb_address_reg0 ; clk_33       ; clk_33      ; 15.000       ; 0.268      ; 5.881      ;
; 9.432 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[0]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 1.391      ; 3.879      ;
; 9.438 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg2                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.173     ; 5.388      ;
; 9.451 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]   ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.173     ; 5.375      ;
; 9.513 ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[4]                                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.169     ; 5.317      ;
; 9.541 ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[1]                                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.171     ; 5.287      ;
; 9.544 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|status_oe                                                                                                                                                                                                                                                ; clk_33       ; clk_33      ; 15.000       ; -0.154     ; 5.301      ;
; 9.544 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|id_oe                                                                                                                                                                                                                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.154     ; 5.301      ;
; 9.544 ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[2]                                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.171     ; 5.284      ;
; 9.558 ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[7]                                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.169     ; 5.272      ;
; 9.566 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~portb_address_reg0 ; clk_33       ; clk_33      ; 15.000       ; 0.277      ; 5.741      ;
; 9.572 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                                    ; clk_33       ; clk_33      ; 15.000       ; 0.015      ; 5.442      ;
; 9.572 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                                    ; clk_33       ; clk_33      ; 15.000       ; 0.015      ; 5.442      ;
; 9.572 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe1                                                        ; clk_33       ; clk_33      ; 15.000       ; 0.015      ; 5.442      ;
; 9.572 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[3]                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.166     ; 5.261      ;
; 9.572 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[5]                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.166     ; 5.261      ;
; 9.572 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[2]                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.166     ; 5.261      ;
; 9.572 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[6]                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.166     ; 5.261      ;
; 9.572 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[1]                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.166     ; 5.261      ;
; 9.572 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[0]                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.166     ; 5.261      ;
; 9.572 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[4]                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.166     ; 5.261      ;
; 9.630 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_b[1]                                                                                                                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[5]                                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.177     ; 5.192      ;
; 9.658 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[8]                ; clk_33       ; clk_33      ; 15.000       ; 0.034      ; 5.375      ;
; 9.658 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[0]                ; clk_33       ; clk_33      ; 15.000       ; 0.034      ; 5.375      ;
; 9.658 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[1]                ; clk_33       ; clk_33      ; 15.000       ; 0.034      ; 5.375      ;
; 9.658 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[2]                ; clk_33       ; clk_33      ; 15.000       ; 0.034      ; 5.375      ;
; 9.658 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[3]                ; clk_33       ; clk_33      ; 15.000       ; 0.034      ; 5.375      ;
; 9.658 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[4]                ; clk_33       ; clk_33      ; 15.000       ; 0.034      ; 5.375      ;
; 9.658 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[5]                ; clk_33       ; clk_33      ; 15.000       ; 0.034      ; 5.375      ;
; 9.658 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[6]                ; clk_33       ; clk_33      ; 15.000       ; 0.034      ; 5.375      ;
; 9.658 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[7]                ; clk_33       ; clk_33      ; 15.000       ; 0.034      ; 5.375      ;
; 9.678 ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[3]                                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.171     ; 5.150      ;
; 9.682 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end_op_reg                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 0.020      ; 5.337      ;
; 9.687 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[3]                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.175     ; 5.137      ;
; 9.687 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[5]                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.175     ; 5.137      ;
; 9.687 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[2]                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.175     ; 5.137      ;
; 9.687 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[6]                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.175     ; 5.137      ;
; 9.687 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[1]                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.175     ; 5.137      ;
; 9.687 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[0]                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.175     ; 5.137      ;
; 9.687 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[4]                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.175     ; 5.137      ;
; 9.692 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|dvalid_reg                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 0.020      ; 5.327      ;
; 9.702 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[0]                                                      ; clk_33       ; clk_33      ; 15.000       ; 0.013      ; 5.310      ;
; 9.703 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~portb_address_reg0 ; clk_33       ; clk_33      ; 15.000       ; 0.269      ; 5.596      ;
; 9.733 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|buf_empty_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[8]                ; clk_33       ; clk_33      ; 15.000       ; 0.025      ; 5.291      ;
; 9.733 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|buf_empty_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[0]                ; clk_33       ; clk_33      ; 15.000       ; 0.025      ; 5.291      ;
; 9.733 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|buf_empty_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[1]                ; clk_33       ; clk_33      ; 15.000       ; 0.025      ; 5.291      ;
; 9.733 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|buf_empty_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[2]                ; clk_33       ; clk_33      ; 15.000       ; 0.025      ; 5.291      ;
; 9.733 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|buf_empty_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[3]                ; clk_33       ; clk_33      ; 15.000       ; 0.025      ; 5.291      ;
; 9.733 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|buf_empty_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[4]                ; clk_33       ; clk_33      ; 15.000       ; 0.025      ; 5.291      ;
; 9.733 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|buf_empty_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[5]                ; clk_33       ; clk_33      ; 15.000       ; 0.025      ; 5.291      ;
; 9.733 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|buf_empty_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[6]                ; clk_33       ; clk_33      ; 15.000       ; 0.025      ; 5.291      ;
; 9.733 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|buf_empty_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[7]                ; clk_33       ; clk_33      ; 15.000       ; 0.025      ; 5.291      ;
; 9.745 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_post_data_state                                                      ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 1.404      ; 3.579      ;
; 9.748 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_bulk_erase_int                                                                                                                                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.154     ; 5.097      ;
; 9.748 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_shift_bytes_int                                                                                                                                                                                                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.154     ; 5.097      ;
; 9.748 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_status_int                                                                                                                                                                                                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.154     ; 5.097      ;
; 9.748 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_protect_int                                                                                                                                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.154     ; 5.097      ;
; 9.748 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_erase_int                                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.154     ; 5.097      ;
; 9.748 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_rdid_int                                                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.154     ; 5.097      ;
; 9.748 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_int                                                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.154     ; 5.097      ;
; 9.758 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[7]                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.160     ; 5.081      ;
; 9.764 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|id_oe                                                                                                                                                                                                   ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[3]                                                                                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; 0.013      ; 5.248      ;
; 9.764 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_pre_data_state                                                       ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 1.404      ; 3.560      ;
; 9.816 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_load_state                                                           ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; 1.404      ; 3.508      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_125'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.037 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|reconfig_togxb_busy_reg[0] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|reconfig_togxb_busy_reg[1] ; clk_125      ; clk_125     ; 8.000        ; -0.073     ; 0.889      ;
; 7.241 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|fixedclk_div[0]            ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|fixedclk_div[0]            ; clk_125      ; clk_125     ; 8.000        ; -0.075     ; 0.683      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sr_clk_ext'                                                                         ;
+--------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+
; 7.889  ; sram:srami|rd_out[14] ; sr_d[14]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.163      ; 6.464      ;
; 7.903  ; sram:srami|rd_out[8]  ; sr_d[8]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.174      ; 6.461      ;
; 8.285  ; sram:srami|ra_int[10] ; sr_a[9]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.179      ; 6.084      ;
; 8.315  ; sram:srami|ra_int[7]  ; sr_a[6]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.179      ; 6.054      ;
; 8.380  ; sram:srami|rd_out[9]  ; sr_d[9]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.167      ; 5.977      ;
; 8.392  ; sram:srami|rd_out[5]  ; sr_d[5]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.167      ; 5.965      ;
; 8.570  ; sram:srami|ra_int[11] ; sr_a[10]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.179      ; 5.799      ;
; 8.572  ; sram:srami|rd_out[0]  ; sr_d[0]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.163      ; 5.781      ;
; 8.574  ; sram:srami|ra_int[8]  ; sr_a[7]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.179      ; 5.795      ;
; 8.601  ; sram:srami|bwn        ; sr_bw_n   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.167      ; 5.756      ;
; 8.630  ; sram:srami|ra_int[4]  ; sr_a[3]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.185      ; 5.745      ;
; 8.631  ; sram:srami|rd_out[10] ; sr_d[10]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.167      ; 5.726      ;
; 8.717  ; sram:srami|ra_int[5]  ; sr_a[4]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.179      ; 5.652      ;
; 8.737  ; sram:srami|rd_out[12] ; sr_d[12]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.163      ; 5.616      ;
; 8.761  ; sram:srami|ra_1       ; sr_a[0]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.167      ; 5.596      ;
; 8.772  ; sram:srami|rd_oe      ; sr_d[15]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.167      ; 5.585      ;
; 8.772  ; sram:srami|rd_oe      ; sr_d[5]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.167      ; 5.585      ;
; 8.785  ; sram:srami|rd_oe      ; sr_d[7]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.167      ; 5.572      ;
; 8.785  ; sram:srami|rd_oe      ; sr_d[6]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.167      ; 5.572      ;
; 8.785  ; sram:srami|rd_oe      ; sr_d[14]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.167      ; 5.572      ;
; 8.860  ; sram:srami|rd_out[1]  ; sr_d[1]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.167      ; 5.497      ;
; 8.939  ; sram:srami|rd_out[6]  ; sr_d[6]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.167      ; 5.418      ;
; 8.961  ; sram:srami|roen_int   ; sr_oe_n   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.167      ; 5.396      ;
; 8.976  ; sram:srami|ra_int[17] ; sr_a[16]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.179      ; 5.393      ;
; 9.014  ; sram:srami|rd_oe      ; sr_d[13]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.167      ; 5.343      ;
; 9.014  ; sram:srami|rd_oe      ; sr_d[11]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.167      ; 5.343      ;
; 9.014  ; sram:srami|rd_oe      ; sr_d[12]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.167      ; 5.343      ;
; 9.113  ; sram:srami|rd_oe      ; sr_d[1]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.167      ; 5.244      ;
; 9.122  ; sram:srami|rd_out[11] ; sr_d[11]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.167      ; 5.235      ;
; 9.241  ; sram:srami|rd_oe      ; sr_d[0]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.167      ; 5.116      ;
; 9.256  ; sram:srami|adscn      ; sr_adsc_n ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.167      ; 5.101      ;
; 9.297  ; sram:srami|rd_out[15] ; sr_d[15]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.163      ; 5.056      ;
; 9.302  ; sram:srami|rd_oe      ; sr_d[8]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.167      ; 5.055      ;
; 9.302  ; sram:srami|rd_oe      ; sr_d[10]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.167      ; 5.055      ;
; 9.303  ; sram:srami|rd_oe      ; sr_d[9]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.167      ; 5.054      ;
; 9.311  ; sram:srami|ra_int[18] ; sr_a[17]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.185      ; 5.064      ;
; 9.341  ; sram:srami|rd_oe      ; sr_d[4]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.167      ; 5.016      ;
; 9.341  ; sram:srami|rd_oe      ; sr_d[3]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.167      ; 5.016      ;
; 9.353  ; sram:srami|rd_out[7]  ; sr_d[7]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.163      ; 5.000      ;
; 9.409  ; sram:srami|rd_out[13] ; sr_d[13]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.167      ; 4.948      ;
; 9.455  ; sram:srami|ra_int[9]  ; sr_a[8]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.179      ; 4.914      ;
; 9.464  ; sram:srami|ra_int[6]  ; sr_a[5]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.167      ; 4.893      ;
; 9.504  ; sram:srami|bwan       ; sr_bwa_n  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.149      ; 4.835      ;
; 9.539  ; sram:srami|ra_int[16] ; sr_a[15]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.156      ; 4.807      ;
; 9.575  ; sram:srami|ra_int[13] ; sr_a[12]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.185      ; 4.800      ;
; 9.579  ; sram:srami|ra_int[14] ; sr_a[13]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.185      ; 4.796      ;
; 9.599  ; sram:srami|bwbn       ; sr_bwb_n  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.149      ; 4.740      ;
; 9.681  ; sram:srami|ra_int[12] ; sr_a[11]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.185      ; 4.694      ;
; 9.698  ; sram:srami|rd_out[4]  ; sr_d[4]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.167      ; 4.659      ;
; 9.756  ; sram:srami|rd_oe      ; sr_d[2]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.167      ; 4.601      ;
; 9.779  ; sram:srami|rd_out[3]  ; sr_d[3]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.167      ; 4.578      ;
; 9.939  ; sram:srami|ra_int[19] ; sr_a[18]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.156      ; 4.407      ;
; 9.978  ; sram:srami|rd_out[2]  ; sr_d[2]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.167      ; 4.379      ;
; 9.981  ; sram:srami|ra_int[15] ; sr_a[14]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.179      ; 4.388      ;
; 10.014 ; sram:srami|ra_int[2]  ; sr_a[1]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.179      ; 4.355      ;
; 10.252 ; sram:srami|ra_int[3]  ; sr_a[2]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 2.179      ; 4.117      ;
+--------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.862 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|wire_cent_unit0_dprioout                                                  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[0]         ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 7.063      ;
; 12.872 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.077     ; 7.050      ;
; 12.995 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.077     ; 6.927      ;
; 13.307 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.077     ; 6.615      ;
; 13.430 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.077     ; 6.492      ;
; 13.610 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 6.322      ;
; 13.752 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 6.171      ;
; 13.792 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 6.131      ;
; 13.826 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.077     ; 6.096      ;
; 13.941 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 5.982      ;
; 13.949 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.077     ; 5.973      ;
; 14.045 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 5.887      ;
; 14.187 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 5.736      ;
; 14.227 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 5.696      ;
; 14.359 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.082     ; 3.743      ;
; 14.376 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 5.547      ;
; 14.410 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.082     ; 3.692      ;
; 14.464 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[21]           ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.454      ;
; 14.465 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21]    ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.453      ;
; 14.466 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]     ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.452      ;
; 14.538 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.082     ; 3.564      ;
; 14.564 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 5.368      ;
; 14.587 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[21]           ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.331      ;
; 14.588 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21]    ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.330      ;
; 14.589 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]     ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.329      ;
; 14.622 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.082     ; 3.480      ;
; 14.649 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[23]           ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.269      ;
; 14.768 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[6]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 5.155      ;
; 14.770 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[23]           ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.148      ;
; 14.799 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[8]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 5.124      ;
; 14.827 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19]    ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.091      ;
; 14.828 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]     ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.090      ;
; 14.828 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[19]           ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.090      ;
; 14.862 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[2]                                                         ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.082     ; 3.240      ;
; 14.870 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 5.053      ;
; 14.908 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]     ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.010      ;
; 14.910 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 5.013      ;
; 14.911 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23]    ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.007      ;
; 14.946 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[7]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 4.977      ;
; 14.953 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19]    ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.965      ;
; 14.954 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]     ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.964      ;
; 14.954 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[19]           ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.964      ;
; 15.021 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24]    ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.897      ;
; 15.023 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]     ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.895      ;
; 15.027 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[24]           ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.891      ;
; 15.029 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]     ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.889      ;
; 15.032 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23]    ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.886      ;
; 15.059 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 4.864      ;
; 15.097 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[25]           ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.821      ;
; 15.097 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[14]           ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 4.826      ;
; 15.098 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25]    ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.820      ;
; 15.099 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]     ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.819      ;
; 15.102 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[26]    ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.816      ;
; 15.104 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[26]           ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.814      ;
; 15.106 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10]    ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.812      ;
; 15.115 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 4.813      ;
; 15.130 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18]    ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.788      ;
; 15.131 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[18]           ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.787      ;
; 15.132 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]     ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.786      ;
; 15.147 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24]    ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.771      ;
; 15.149 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]     ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.769      ;
; 15.153 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[24]           ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.765      ;
; 15.159 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]     ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.759      ;
; 15.159 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20]    ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.759      ;
; 15.161 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[20]           ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.757      ;
; 15.164 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[12]           ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.757      ;
; 15.166 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 4.762      ;
; 15.202 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[21]           ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 4.726      ;
; 15.203 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[6]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 4.720      ;
; 15.203 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21]    ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 4.725      ;
; 15.204 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]     ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 4.724      ;
; 15.216 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[25]           ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.702      ;
; 15.217 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25]    ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.701      ;
; 15.218 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]     ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.700      ;
; 15.224 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[14]           ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 4.699      ;
; 15.230 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[26]    ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.688      ;
; 15.232 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[26]           ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.686      ;
; 15.234 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[8]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 4.689      ;
; 15.234 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10]    ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.684      ;
; 15.241 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[22]           ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.677      ;
; 15.242 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22]    ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.676      ;
; 15.243 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]     ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.675      ;
; 15.243 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_9co:auto_generated|counter_reg_bit[4] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 2.856      ;
; 15.251 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18]    ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.667      ;
; 15.252 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[18]           ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.666      ;
; 15.253 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]     ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.665      ;
; 15.282 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]     ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.636      ;
; 15.282 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20]    ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.636      ;
; 15.284 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[20]           ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.634      ;
; 15.284 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[12]           ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.637      ;
; 15.285 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 4.643      ;
; 15.322 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[13]           ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 4.601      ;
; 15.348 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[31]                                               ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 2.751      ;
; 15.369 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[22]           ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.549      ;
; 15.370 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22]    ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.548      ;
; 15.371 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]     ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.547      ;
; 15.378 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 4.550      ;
; 15.382 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[23]           ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 4.546      ;
; 15.392 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[7]                                                                                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 4.531      ;
; 15.402 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[1]                                                         ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.082     ; 2.700      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_16mhz'                                                            ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 61.649 ; porst_n_q ; porst_n ; clk_16mhz    ; clk_16mhz   ; 62.500       ; -0.077     ; 0.703      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pcie_sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.321 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|parity6         ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.428      ; 0.920      ;
; 0.322 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|parity6         ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.428      ; 0.921      ;
; 0.334 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.092      ; 0.597      ;
; 0.334 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.092      ; 0.597      ;
; 0.334 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.092      ; 0.597      ;
; 0.334 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.092      ; 0.597      ;
; 0.334 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.092      ; 0.597      ;
; 0.334 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.092      ; 0.597      ;
; 0.334 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.092      ; 0.597      ;
; 0.335 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|int_ready                                                                                                                                            ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|int_ready                                                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.091      ; 0.597      ;
; 0.336 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.090      ; 0.597      ;
; 0.336 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.090      ; 0.597      ;
; 0.336 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.090      ; 0.597      ;
; 0.336 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.090      ; 0.597      ;
; 0.336 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.090      ; 0.597      ;
; 0.336 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a2      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a2      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.090      ; 0.597      ;
; 0.336 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.090      ; 0.597      ;
; 0.336 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.090      ; 0.597      ;
; 0.349 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|int_c_wr                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|int_c_wr                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.077      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a0      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a0      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a1      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a1      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                              ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                              ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5                                                                                                                            ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5                                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                                                     ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short                                                                                                                               ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short                                                                                                                               ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4                                                                                                                            ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4                                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                                                     ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]                                                                                                                     ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]                                                                                                                       ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]                                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|ack_int                                                                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|ack_int                                                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|arbit_access[1]                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|arbit_access[1]                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|arbit_access[0]                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|arbit_access[0]                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timeout                                                                                                       ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timeout                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tag_nbr_cntr[0]                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tag_nbr_cntr[0]                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_ctrl:rx_ctrl_comp|state.ECRC_ERROR                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_ctrl:rx_ctrl_comp|state.ECRC_ERROR                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|int_cntr_val_temp[9]                                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|int_cntr_val_temp[9]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|app_int_sts                                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|app_int_sts                                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|app_msi_req                                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|app_msi_req                                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10            ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|rst_cwh_cnt[1]                                                                                                                                                                                               ; ip_16z091_01_top:pcie|rst_cwh_cnt[1]                                                                                                                                                                                               ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|payload_loop                                                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|payload_loop                                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|make_header                                                                                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|make_header                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[10]                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[10]                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|payload_loop_en                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|payload_loop_en                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_in[14]                                                                                                                                              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_in[14]                                                                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a0                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a0                                             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a2                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a2                                             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a1                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a1                                             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a2      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a2      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a0      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a0      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a1      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a1      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_bus                                                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_bus                                                                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_msi                                                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_msi                                                                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_max                                                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_max                                                                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|rx_fifo_in_o[30]                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|rx_fifo_in_o[30]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.075      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_st_sop0                                                                                                                      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_st_sop0                                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_qq[27]                                                                                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_qq[27]                                                                                                             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_tag_nbr[5]                                                                                                                   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_tag_nbr[5]                                                                                                                   ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|compl_abort                                                                                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|compl_abort                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|c_wr_int                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|c_wr_int                                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|wait_clk[1]                                                                                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|wait_clk[1]                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|io_write_int                                                                                                            ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|io_write_int                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|get_next_header                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|get_next_header                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|abort_compl_int                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|abort_compl_int                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_wr_head_enable                                                                                                               ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_wr_head_enable                                                                                                               ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_c_head_enable                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_c_head_enable                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|state.PREP_TRANS                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|state.PREP_TRANS                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|state.START_TRANS                                                                                                               ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|state.START_TRANS                                                                                                               ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.074      ; 0.597      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.334 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|get_header                                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|get_header                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 0.597      ;
; 0.334 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[7]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[7]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 0.597      ;
; 0.334 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[8]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[8]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 0.597      ;
; 0.334 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[9]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[9]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 0.597      ;
; 0.334 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[5]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[5]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 0.597      ;
; 0.334 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[6]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[6]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 0.597      ;
; 0.334 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[4]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[4]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 0.597      ;
; 0.337 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|wb_dma_acc_q                                                                                                                                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|wb_dma_acc_q                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_acc_valid_int                                                                                                                                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_acc_valid_int                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.089      ; 0.597      ;
; 0.338 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.req_bus                                                                                                                                                                 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.req_bus                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_trb:wr_ptr|counter_reg_bit[2]                                                   ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|altsyncram_rhh1:FIFOram|ram_block1a0~porta_address_reg0                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.393      ; 0.932      ;
; 0.344 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_trb:wr_ptr|counter_reg_bit[6]                                                   ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|altsyncram_rhh1:FIFOram|ram_block1a0~porta_address_reg0                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.393      ; 0.938      ;
; 0.349 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[1]                                                                                                                                                                                     ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[1]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[5]                                                                                                                                                                                     ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[5]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[3]                                                                                                                                                                                     ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[3]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[4]                                                                                                                                                                                     ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[4]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[9]                                                                                                                                                                                     ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[9]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[0]                                                                                                                                                                                     ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[0]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|multi_cpl                                                                                                                                         ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|multi_cpl                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.077      ; 0.597      ;
; 0.350 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_trb:wr_ptr|counter_reg_bit[5]                                                   ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|altsyncram_rhh1:FIFOram|ram_block1a0~porta_address_reg0                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.393      ; 0.944      ;
; 0.350 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|locsta_0[3]                                                                                                                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|locsta_0[3]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|locsta_1[3]                                                                                                                                                                                ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|locsta_1[3]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[3]                                                                                                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[3]                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[0]                                                                                                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[0]                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[1]                                                                                                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[1]                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[2]                                                                                                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[2]                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_stb                                                                                                                                         ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_stb                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|suspend                                                                                                                                         ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|suspend                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|goto_start                                                                                                                                      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|goto_start                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_enable                                                                                                                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_enable                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|aligned_int                                                                                                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|aligned_int                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_we                                                                                                                                          ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_we                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[7]              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[7]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.IDLE                                                                                                                                                                             ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.IDLE                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.REQUEST_INTA                                                                                                                                                                     ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.REQUEST_INTA                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.WAIT_ON_DEASSERT_INTA                                                                                                                                                            ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.WAIT_ON_DEASSERT_INTA                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[6]                                                                                                                                                                                     ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[6]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.DEASSERT_INTA                                                                                                                                                                    ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.DEASSERT_INTA                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[2]                                                                                                                                                                                     ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[2]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[12]                                                                                                                                                                                    ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[12]                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[8]                                                                                                                                                                                     ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[8]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[10]                                                                                                                                                                                    ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[10]                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[11]                                                                                                                                                                                    ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[11]                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[7]                                                                                                                                                                                     ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[7]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_h97:rdptr_g1p|counter5a1                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_h97:rdptr_g1p|counter5a1                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_h97:rdptr_g1p|counter5a0                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_h97:rdptr_g1p|counter5a0                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_h97:rdptr_g1p|counter5a2                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_h97:rdptr_g1p|counter5a2                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; clk_500                                                                                                                                                                                                                               ; clk_500                                                                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[0]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[0]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[2]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[2]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[3]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[3]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[1]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[1]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.597      ;
; 0.351 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|ma_io_ctrl.d_dir                                                                                                                                                                   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|ma_io_ctrl.d_dir                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|sl_io_ctrl.d_oe_n                                                                                                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|sl_io_ctrl.d_oe_n                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_almost_full                                                                                                                                                                 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_almost_full                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_empty                                                                                                                                                                       ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_empty                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|usedw_is_2_dff                                                                       ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|usedw_is_2_dff                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|usedw_is_0_dff                                                                       ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|usedw_is_0_dff                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_trb:wr_ptr|counter_reg_bit[3]                                                   ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|altsyncram_rhh1:FIFOram|ram_block1a0~porta_address_reg0                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.393      ; 0.945      ;
; 0.351 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|full_dff                                                                             ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|full_dff                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_mstr:dma_mstr|mstr_state.idle                                                                                                                                                                  ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_mstr:dma_mstr|mstr_state.idle                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; wb_bus:wbb|switch_fab_3:sf_3|sw_state[1]                                                                                                                                                                                              ; wb_bus:wbb|switch_fab_3:sf_3|sw_state[1]                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; sram:srami|sram_state.sram_idle                                                                                                                                                                                                       ; sram:srami|sram_state.sram_idle                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|rst_state.RST_CPU                                                                                                                                                              ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|rst_state.RST_CPU                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|rst_state.WAIT_ON_CPU                                                                                                                                                          ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|rst_state.WAIT_ON_CPU                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|main_cnt_end                                                                                                                                                                   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|main_cnt_end                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|degl_rst                                                                                                                                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|degl_rst                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|degl_sysrstn                                                                                                                                                                   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|degl_sysrstn                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|ct_state.waitstate                                                                                                                                           ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|ct_state.waitstate                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|ct_state.idle                                                                                                                                                ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|ct_state.idle                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_cyc_o[0]                                                                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_cyc_o[0]                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[8]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[8]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[7]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[7]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[9]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[9]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[6]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[6]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[5]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[5]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[2]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[2]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[4]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[4]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[3]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[3]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[0]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[0]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[1]      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[1]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|rx_fifo_wr_rd_enable                                                                                                                            ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|rx_fifo_wr_rd_enable                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[9]              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[9]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[8]              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[8]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[10]             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[10]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[6]              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[6]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[5]              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[5]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[4]              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[4]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[2]              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[2]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[1]              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[1]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[0]              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_va7:rdptr_g1p|counter7a[0]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 0.597      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_33'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.339 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[0]  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~porta_address_reg0 ; clk_33       ; clk_33      ; 0.000        ; 0.393      ; 0.933      ;
; 0.343 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[8]  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~porta_address_reg0 ; clk_33       ; clk_33      ; 0.000        ; 0.393      ; 0.937      ;
; 0.344 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[1]  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~porta_address_reg0 ; clk_33       ; clk_33      ; 0.000        ; 0.393      ; 0.938      ;
; 0.350 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|b_full      ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|b_full                          ; clk_33       ; clk_33      ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|wr_ptr                                                                                                                                                                                          ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|wr_ptr                                                                                                                                                                                                              ; clk_33       ; clk_33      ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_state.IDLE                                                                                                                                                                                                     ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_state.IDLE                                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.076      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|b_non_empty ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                     ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_cyc                                                                                                                                                                                                         ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_cyc                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_state.IDLE                                                                                                                                                                                                  ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_state.IDLE                                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_start                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_start                                                                                                                                                                                                                           ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_write                                                                                                                                                                                                         ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_write                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|reconfig_int                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|reconfig_int                                                                                                                                                                                                                           ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_illegal_erase_q                                                                                                                                                                                               ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_illegal_erase_q                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_illegal_write_q                                                                                                                                                                                               ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_illegal_write_q                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|rd_ptr                                                                                                                                                                                          ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|rd_ptr                                                                                                                                                                                                              ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|stb_b_int                                                                                                                                                                                                           ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|stb_b_int                                                                                                                                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_cyc_int                                                                                                                                                                                                        ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_cyc_int                                                                                                                                                                                                                            ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|dvalid_reg                                                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|dvalid_reg                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_status_reg                                                                                    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_status_reg                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                                                      ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                                                      ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.597      ;
; 0.352 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_pre_data_state                                                                                    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_pre_data_state                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_pre_data_state                                                                                     ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_pre_data_state                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_post_data_state                                                                                   ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_post_data_state                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_source_update_state                                                                               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_source_update_state                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_address_state                                                                                      ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_address_state                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_source_update_state                                                                                ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_source_update_state                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_post_state                                                                                         ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_post_state                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_int                                                                                                                                                                                                                  ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_int                                                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_bulk_erase_int                                                                                                                                                                                                                 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_bulk_erase_int                                                                                                                                                                                                                                     ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_rdid_int                                                                                                                                                                                                                  ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_rdid_int                                                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_shift_bytes_int                                                                                                                                                                                                                ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_shift_bytes_int                                                                                                                                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_status_int                                                                                                                                                                                                                ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_status_int                                                                                                                                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_protect_int                                                                                                                                                                                                             ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_protect_int                                                                                                                                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_erase_int                                                                                                                                                                                                               ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_erase_int                                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[5]  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~porta_address_reg0 ; clk_33       ; clk_33      ; 0.000        ; 0.393      ; 0.948      ;
; 0.354 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|add_msb_reg                                                                                        ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|add_msb_reg                                                                                                            ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|streg_datain_reg                                                                                   ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|streg_datain_reg                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|ncs_reg                                                                                            ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|ncs_reg                                                                                                                ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_BOOT_ADDR_WB_FALLBACK                                                                                                                                                               ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_BOOT_ADDR_WB_FALLBACK                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_WATCHDOG_VALUE                                                                                                                                                                      ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_WATCHDOG_VALUE                                                                                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.IDLE                                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.IDLE                                                                                                                                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_fsm_int                                                                                                                                                                                                              ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_fsm_int                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_0                                                                                                                                                                                                                     ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_0                                                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_1                                                                                                                                                                                                                     ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_1                                                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_2                                                                                                                                                                                                                     ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_2                                                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_write_int                                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_write_int                                                                                                                                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[1]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[1]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[2]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[2]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.IDLE                                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.IDLE                                                                                                                                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_BOOT_ADDR                                                                                                                                                                           ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_BOOT_ADDR                                                                                                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_WATCHDOG_ENABLE                                                                                                                                                                     ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_WATCHDOG_ENABLE                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_BOOT_ADDR_WB_FALLBACK                                                                                                                                                                ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_BOOT_ADDR_WB_FALLBACK                                                                                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.FPGA_IMAGE                                                                                                                                                                                ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.FPGA_IMAGE                                                                                                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_BOOT_ADDR_WB_FGPA_IMAGE                                                                                                                                                              ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_BOOT_ADDR_WB_FGPA_IMAGE                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_RECONFIG_COND                                                                                                                                                                        ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_RECONFIG_COND                                                                                                                                                                                            ; clk_33       ; clk_33      ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_CURR_STATE                                                                                                                                                                           ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_CURR_STATE                                                                                                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.071      ; 0.597      ;
; 0.362 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|wbs_reg_ack_int                                                                                                                                                                                         ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|wbs_reg_ack_int                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.608      ;
; 0.362 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_ack_int                                                                                                                                                                                                        ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_ack_int                                                                                                                                                                                                                            ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.608      ;
; 0.362 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe1                                    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe1                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.608      ;
; 0.362 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe1                                      ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe1                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.608      ;
; 0.365 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe1                                  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe1                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe1                                  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe1                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe1                                  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe1                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.608      ;
; 0.373 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[6]  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~porta_address_reg0 ; clk_33       ; clk_33      ; 0.000        ; 0.393      ; 0.967      ;
; 0.378 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe1                                    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.624      ;
; 0.378 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.IDLE                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_CURR_STATE                                                                                                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.071      ; 0.620      ;
; 0.379 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe1                                    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.625      ;
; 0.387 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[19]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[19]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.076      ; 0.634      ;
; 0.387 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[14]                                                                                       ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[15]                                                                                                           ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.633      ;
; 0.387 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_done                                                                                                                                                                                                        ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_state.IDLE                                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.633      ;
; 0.388 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[6]                                                                                     ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[7]                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.076      ; 0.635      ;
; 0.388 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[4]                                                                                     ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[5]                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.076      ; 0.635      ;
; 0.388 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[2]                                                                                     ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[3]                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.076      ; 0.635      ;
; 0.388 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[23]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[23]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.076      ; 0.635      ;
; 0.388 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[16]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[16]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.076      ; 0.635      ;
; 0.388 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[12]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[12]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.076      ; 0.635      ;
; 0.388 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[11]                                                                                       ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[12]                                                                                                           ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.634      ;
; 0.389 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[21]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[21]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[8]                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[8]                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[4]                                                                                        ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[5]                                                                                                            ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.635      ;
; 0.391 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|asmi_opcode_reg[2]                                                                                 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|asmi_opcode_reg[3]                                                                                                     ; clk_33       ; clk_33      ; 0.000        ; 0.071      ; 0.633      ;
; 0.391 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.SEL_3                                                                                                                                                                                                                     ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.END_ACCESS                                                                                                                                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.634      ;
; 0.394 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe1                                  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.072      ; 0.637      ;
; 0.395 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|wbs_ack_int                                                                                                                                                                                                                          ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|wbi_slave_stb                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.641      ;
; 0.397 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_pre_data_state                                                                                    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_data_state                                                                                                            ; clk_33       ; clk_33      ; 0.000        ; 0.074      ; 0.642      ;
; 0.397 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_start                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_cyc                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.643      ;
; 0.407 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[4]                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[4]                                                                                                                                                                                                                           ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.653      ;
; 0.408 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[0]                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[0]                                                                                                                                                                                                                           ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.654      ;
; 0.408 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[17]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[17]                                                                                                           ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.654      ;
; 0.409 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[22]                                                                                              ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[21]                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.074      ; 0.654      ;
; 0.409 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[18]                                                                                              ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[17]                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.075      ; 0.655      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.349 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                      ; clk_50       ; clk_50      ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|done                      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|done                      ; clk_50       ; clk_50      ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                ; clk_50       ; clk_50      ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE            ; clk_50       ; clk_50      ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR       ; clk_50       ; clk_50      ; 0.000        ; 0.077      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[2]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[2]            ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[0]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[0]            ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV          ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE         ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                    ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|write_reg                 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|write_reg                 ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT          ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_READ          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_READ          ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                 ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[1]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[1]            ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[2]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[2]            ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[1]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[1]            ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD       ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT      ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                   ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB           ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB           ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse               ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse               ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.597      ;
; 0.361 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[0]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[0]            ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.608      ;
; 0.383 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|done                      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                ; clk_50       ; clk_50      ; 0.000        ; 0.077      ; 0.631      ;
; 0.384 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|done                      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_WAIT             ; clk_50       ; clk_50      ; 0.000        ; 0.077      ; 0.632      ;
; 0.386 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[21]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[22]         ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.633      ;
; 0.386 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[20]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[21]         ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.633      ;
; 0.387 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10]  ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.634      ;
; 0.387 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]   ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.634      ;
; 0.387 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]   ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.634      ;
; 0.387 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22]  ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.634      ;
; 0.387 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19]  ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.634      ;
; 0.387 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[5]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[6]   ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.634      ;
; 0.387 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[3]   ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.634      ;
; 0.387 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[25]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[26]         ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.634      ;
; 0.387 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[23]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[24]         ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.634      ;
; 0.387 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[0]          ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.634      ;
; 0.388 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]   ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.635      ;
; 0.388 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]   ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.635      ;
; 0.388 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]   ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.635      ;
; 0.388 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25]  ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.635      ;
; 0.388 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21]  ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.635      ;
; 0.388 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[3]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]   ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.635      ;
; 0.388 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[18]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[19]         ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.635      ;
; 0.389 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]   ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.636      ;
; 0.389 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[26]  ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.636      ;
; 0.389 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24]  ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.636      ;
; 0.389 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[5]   ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.636      ;
; 0.389 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]   ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.636      ;
; 0.389 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[24]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[25]         ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.636      ;
; 0.396 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[2]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV              ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.643      ;
; 0.398 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[2]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[0]            ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.645      ;
; 0.407 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[15]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[7]             ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.654      ;
; 0.407 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[3]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[4]       ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.654      ;
; 0.408 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[4]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[5]       ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.655      ;
; 0.411 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV          ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.658      ;
; 0.412 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[14]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[6]             ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.659      ;
; 0.413 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[11]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[12]      ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.660      ;
; 0.414 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[14]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[15]      ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.661      ;
; 0.414 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[12]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[13]      ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.661      ;
; 0.414 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[11]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[3]             ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.661      ;
; 0.415 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[1]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[2]            ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.662      ;
; 0.416 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[12]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[4]             ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.663      ;
; 0.504 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[27]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[28]  ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.751      ;
; 0.504 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[6]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]   ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.751      ;
; 0.505 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[11]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[12]  ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.752      ;
; 0.505 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[0]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[1]   ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.752      ;
; 0.505 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[16]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[17]  ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.752      ;
; 0.505 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[14]               ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[14]  ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.752      ;
; 0.505 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_WR     ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.752      ;
; 0.506 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[15]               ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[15]  ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.753      ;
; 0.506 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_WR           ; clk_50       ; clk_50      ; 0.000        ; 0.077      ; 0.754      ;
; 0.507 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[9]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[10]  ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.754      ;
; 0.508 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[12]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[13]  ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.755      ;
; 0.508 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]   ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.755      ;
; 0.513 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[8]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[9]       ; clk_50       ; clk_50      ; 0.000        ; 0.077      ; 0.761      ;
; 0.518 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[7]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]   ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.765      ;
; 0.519 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB           ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.TEST_INPUT          ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.766      ;
; 0.525 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[1]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]   ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.772      ;
; 0.526 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_READ          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|read                      ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.773      ;
; 0.530 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[12]               ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[12]  ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.777      ;
; 0.531 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[12]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[13]         ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 0.780      ;
; 0.533 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[1]          ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.780      ;
; 0.535 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_RD           ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.782      ;
; 0.535 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[0]              ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.782      ;
; 0.539 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[2]              ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.786      ;
; 0.540 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[3]              ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.787      ;
; 0.541 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]              ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.788      ;
; 0.541 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB           ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.788      ;
; 0.542 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[1]              ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.789      ;
; 0.542 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_RD           ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse               ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.789      ;
; 0.545 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[28]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[29]         ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.792      ;
; 0.546 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[30]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[31]  ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.793      ;
; 0.546 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[14]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[15]         ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.793      ;
; 0.546 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[8]          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[9]          ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.793      ;
; 0.546 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[6]          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[7]          ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.793      ;
; 0.547 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[29]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[30]  ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.794      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_125'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.362 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|fixedclk_div[0]            ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|fixedclk_div[0]            ; clk_125      ; clk_125     ; 0.000        ; 0.075      ; 0.608      ;
; 0.558 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|reconfig_togxb_busy_reg[0] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|reconfig_togxb_busy_reg[1] ; clk_125      ; clk_125     ; 0.000        ; 0.073      ; 0.802      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_16mhz'                                                            ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.387 ; porst_n_q ; porst_n ; clk_16mhz    ; clk_16mhz   ; 0.000        ; 0.077      ; 0.635      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sr_clk_ext'                                                                         ;
+-------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+
; 0.962 ; sram:srami|ra_int[3]  ; sr_a[2]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.594      ; 3.866      ;
; 1.174 ; sram:srami|ra_int[2]  ; sr_a[1]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.594      ; 4.078      ;
; 1.203 ; sram:srami|ra_int[15] ; sr_a[14]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.594      ; 4.107      ;
; 1.211 ; sram:srami|rd_out[2]  ; sr_d[2]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.582      ; 4.103      ;
; 1.240 ; sram:srami|ra_int[19] ; sr_a[18]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.572      ; 4.122      ;
; 1.348 ; sram:srami|rd_oe      ; sr_d[2]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.583      ; 4.241      ;
; 1.387 ; sram:srami|rd_out[3]  ; sr_d[3]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.582      ; 4.279      ;
; 1.473 ; sram:srami|ra_int[12] ; sr_a[11]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.600      ; 4.383      ;
; 1.485 ; sram:srami|rd_out[4]  ; sr_d[4]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.582      ; 4.377      ;
; 1.523 ; sram:srami|ra_int[14] ; sr_a[13]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.600      ; 4.433      ;
; 1.534 ; sram:srami|bwbn       ; sr_bwb_n  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.565      ; 4.409      ;
; 1.568 ; sram:srami|ra_int[16] ; sr_a[15]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.572      ; 4.450      ;
; 1.612 ; sram:srami|bwan       ; sr_bwa_n  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.565      ; 4.487      ;
; 1.635 ; sram:srami|ra_int[13] ; sr_a[12]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.600      ; 4.545      ;
; 1.684 ; sram:srami|ra_int[9]  ; sr_a[8]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.594      ; 4.588      ;
; 1.706 ; sram:srami|rd_oe      ; sr_d[3]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.583      ; 4.599      ;
; 1.706 ; sram:srami|rd_oe      ; sr_d[4]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.583      ; 4.599      ;
; 1.741 ; sram:srami|rd_oe      ; sr_d[9]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.583      ; 4.634      ;
; 1.742 ; sram:srami|rd_oe      ; sr_d[10]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.583      ; 4.635      ;
; 1.742 ; sram:srami|rd_oe      ; sr_d[8]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.583      ; 4.635      ;
; 1.752 ; sram:srami|rd_out[13] ; sr_d[13]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.582      ; 4.644      ;
; 1.768 ; sram:srami|ra_int[6]  ; sr_a[5]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.583      ; 4.661      ;
; 1.803 ; sram:srami|rd_out[7]  ; sr_d[7]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.579      ; 4.692      ;
; 1.823 ; sram:srami|rd_oe      ; sr_d[0]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.583      ; 4.716      ;
; 1.833 ; sram:srami|rd_out[15] ; sr_d[15]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.579      ; 4.722      ;
; 1.851 ; sram:srami|ra_int[18] ; sr_a[17]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.600      ; 4.761      ;
; 1.933 ; sram:srami|adscn      ; sr_adsc_n ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.583      ; 4.826      ;
; 1.962 ; sram:srami|rd_oe      ; sr_d[1]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.583      ; 4.855      ;
; 1.995 ; sram:srami|rd_oe      ; sr_d[12]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.583      ; 4.888      ;
; 1.997 ; sram:srami|rd_out[11] ; sr_d[11]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.582      ; 4.889      ;
; 2.009 ; sram:srami|rd_oe      ; sr_d[13]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.583      ; 4.902      ;
; 2.009 ; sram:srami|rd_oe      ; sr_d[11]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.583      ; 4.902      ;
; 2.070 ; sram:srami|ra_int[17] ; sr_a[16]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.594      ; 4.974      ;
; 2.130 ; sram:srami|roen_int   ; sr_oe_n   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.583      ; 5.023      ;
; 2.209 ; sram:srami|rd_oe      ; sr_d[14]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.583      ; 5.102      ;
; 2.209 ; sram:srami|rd_oe      ; sr_d[6]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.583      ; 5.102      ;
; 2.209 ; sram:srami|rd_oe      ; sr_d[7]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.583      ; 5.102      ;
; 2.211 ; sram:srami|rd_out[1]  ; sr_d[1]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.582      ; 5.103      ;
; 2.224 ; sram:srami|rd_oe      ; sr_d[5]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.583      ; 5.117      ;
; 2.224 ; sram:srami|rd_oe      ; sr_d[15]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.583      ; 5.117      ;
; 2.231 ; sram:srami|rd_out[6]  ; sr_d[6]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.582      ; 5.123      ;
; 2.262 ; sram:srami|ra_1       ; sr_a[0]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.583      ; 5.155      ;
; 2.301 ; sram:srami|ra_int[5]  ; sr_a[4]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.594      ; 5.205      ;
; 2.386 ; sram:srami|ra_int[4]  ; sr_a[3]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.600      ; 5.296      ;
; 2.391 ; sram:srami|rd_out[12] ; sr_d[12]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.579      ; 5.280      ;
; 2.424 ; sram:srami|bwn        ; sr_bw_n   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.583      ; 5.317      ;
; 2.509 ; sram:srami|rd_out[10] ; sr_d[10]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.582      ; 5.401      ;
; 2.579 ; sram:srami|rd_out[0]  ; sr_d[0]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.579      ; 5.468      ;
; 2.584 ; sram:srami|ra_int[11] ; sr_a[10]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.594      ; 5.488      ;
; 2.593 ; sram:srami|ra_int[8]  ; sr_a[7]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.594      ; 5.497      ;
; 2.611 ; sram:srami|rd_out[9]  ; sr_d[9]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.582      ; 5.503      ;
; 2.617 ; sram:srami|rd_out[5]  ; sr_d[5]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.582      ; 5.509      ;
; 2.722 ; sram:srami|ra_int[7]  ; sr_a[6]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.594      ; 5.626      ;
; 2.753 ; sram:srami|ra_int[10] ; sr_a[9]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.594      ; 5.657      ;
; 3.042 ; sram:srami|rd_out[8]  ; sr_d[8]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.590      ; 5.942      ;
; 3.132 ; sram:srami|rd_out[14] ; sr_d[14]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 2.579      ; 6.021      ;
+-------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pcie_sys_clk'                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 5.838 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.103     ; 2.058      ;
; 5.838 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ws_tmr_eq_0                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.103     ; 2.058      ;
; 5.838 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.103     ; 2.058      ;
; 5.838 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.103     ; 2.058      ;
; 5.838 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.103     ; 2.058      ;
; 5.838 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.103     ; 2.058      ;
; 5.838 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.103     ; 2.058      ;
; 5.838 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.103     ; 2.058      ;
; 5.838 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.103     ; 2.058      ;
; 5.838 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.103     ; 2.058      ;
; 5.838 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.103     ; 2.058      ;
; 5.893 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.110     ; 1.996      ;
; 5.893 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.110     ; 1.996      ;
; 5.893 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.110     ; 1.996      ;
; 5.893 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.110     ; 1.996      ;
; 5.893 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.110     ; 1.996      ;
; 5.893 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.110     ; 1.996      ;
; 5.893 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.110     ; 1.996      ;
; 5.893 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.110     ; 1.996      ;
; 5.893 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.110     ; 1.996      ;
; 5.893 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.110     ; 1.996      ;
; 6.163 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 1.755      ;
; 6.163 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 1.755      ;
; 6.163 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 1.755      ;
; 6.163 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 1.755      ;
; 6.163 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 1.755      ;
; 6.163 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 1.755      ;
; 6.163 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 1.755      ;
; 6.163 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[2]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 1.755      ;
; 6.163 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[1]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 1.755      ;
; 6.163 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 1.755      ;
; 6.163 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[0]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 1.755      ;
; 6.200 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[6]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 1.718      ;
; 6.200 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_stable                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 1.718      ;
; 6.200 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[0]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 1.718      ;
; 6.200 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[1]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 1.718      ;
; 6.200 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[2]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 1.718      ;
; 6.200 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[3]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 1.718      ;
; 6.200 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[4]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 1.718      ;
; 6.200 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[5]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.081     ; 1.718      ;
; 6.281 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[2]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 1.648      ;
; 6.281 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[0]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 1.648      ;
; 6.281 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a0                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 1.648      ;
; 6.281 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|parity8                         ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 1.648      ;
; 6.281 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a2                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 1.648      ;
; 6.281 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a1                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 1.648      ;
; 6.281 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[1]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 1.648      ;
; 6.281 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[2]                                          ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 1.648      ;
; 6.281 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[1]                                          ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 1.648      ;
; 6.281 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 1.648      ;
; 6.281 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[0]                                          ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 1.648      ;
; 6.281 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 1.648      ;
; 6.281 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 1.648      ;
; 6.281 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 1.648      ;
; 6.281 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 1.648      ;
; 6.281 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 1.648      ;
; 6.658 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 1.265      ;
; 6.658 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 1.265      ;
; 6.658 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 1.265      ;
; 6.658 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_sync_r                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 1.265      ;
; 6.658 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[2]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 1.265      ;
; 6.658 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[1]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 1.265      ;
; 6.658 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 1.265      ;
; 6.658 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[0]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 1.265      ;
; 6.658 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[0]                                                                                                   ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 1.265      ;
; 6.658 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[0]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 1.265      ;
; 6.658 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[0]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 1.265      ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'sys_clk'                                                                                                                                                              ;
+-------+-----------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.904 ; sys_rst   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_enable ; sys_clk      ; sys_clk     ; 15.000       ; -0.042     ; 6.053      ;
; 8.905 ; sys_rst   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_in[21] ; sys_clk      ; sys_clk     ; 15.000       ; -0.036     ; 6.058      ;
; 9.229 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|wbs_dat_o_reg[22]                                                ; sys_clk      ; sys_clk     ; 15.000       ; -0.051     ; 5.719      ;
; 9.229 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|wbm_adr_load[2]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.051     ; 5.719      ;
; 9.229 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[25]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.050     ; 5.720      ;
; 9.229 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[17]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.050     ; 5.720      ;
; 9.229 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[25]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.050     ; 5.720      ;
; 9.229 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[17]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.049     ; 5.721      ;
; 9.229 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vme_adr_in_reg_int[25]                                           ; sys_clk      ; sys_clk     ; 15.000       ; -0.050     ; 5.720      ;
; 9.229 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vme_adr_in_reg_int[17]                                           ; sys_clk      ; sys_clk     ; 15.000       ; -0.050     ; 5.720      ;
; 9.229 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|wbm_adr_load[9]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.051     ; 5.719      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_hit[1]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -0.049     ; 5.720      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_hit[0]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -0.049     ; 5.720      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vme_adr_in_reg_int[15]                                           ; sys_clk      ; sys_clk     ; 15.000       ; -0.068     ; 5.701      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_in_reg[3]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.068     ; 5.701      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_in_reg[1]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.068     ; 5.701      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_in_reg[4]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.068     ; 5.701      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_in_reg[5]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.068     ; 5.701      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_in_reg[0]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.068     ; 5.701      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_acc_a_type[0]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.068     ; 5.701      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_acc_a_type[1]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.068     ; 5.701      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[6]                                                     ; sys_clk      ; sys_clk     ; 15.000       ; -0.063     ; 5.706      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[28]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.051     ; 5.718      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[20]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.051     ; 5.718      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[28]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.051     ; 5.718      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[20]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.051     ; 5.718      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[14]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.063     ; 5.706      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[6]                                                     ; sys_clk      ; sys_clk     ; 15.000       ; -0.063     ; 5.706      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[14]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.063     ; 5.706      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[29]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.051     ; 5.718      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[21]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.051     ; 5.718      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[29]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.051     ; 5.718      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[26]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.063     ; 5.706      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[18]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.063     ; 5.706      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[26]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.049     ; 5.720      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_in_reg[42]                                              ; sys_clk      ; sys_clk     ; 15.000       ; -0.070     ; 5.699      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vme_adr_in_reg_int[28]                                           ; sys_clk      ; sys_clk     ; 15.000       ; -0.051     ; 5.718      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vme_adr_in_reg_int[29]                                           ; sys_clk      ; sys_clk     ; 15.000       ; -0.051     ; 5.718      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vme_adr_in_reg_int[13]                                           ; sys_clk      ; sys_clk     ; 15.000       ; -0.068     ; 5.701      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vme_adr_in_reg_int[12]                                           ; sys_clk      ; sys_clk     ; 15.000       ; -0.068     ; 5.701      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vme_adr_in_reg_int[14]                                           ; sys_clk      ; sys_clk     ; 15.000       ; -0.068     ; 5.701      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vme_adr_in_reg_int[20]                                           ; sys_clk      ; sys_clk     ; 15.000       ; -0.051     ; 5.718      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vme_adr_in_reg_int[21]                                           ; sys_clk      ; sys_clk     ; 15.000       ; -0.051     ; 5.718      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_acc_a_type[2]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.068     ; 5.701      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_acc_reg[2]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.068     ; 5.701      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_acc_a_type[3]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.068     ; 5.701      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_acc_a_type[4]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.068     ; 5.701      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_acc_reg[5]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.049     ; 5.720      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vme_adr_in_reg_int[9]                                            ; sys_clk      ; sys_clk     ; 15.000       ; -0.051     ; 5.718      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_acc_reg[3]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.049     ; 5.720      ;
; 9.230 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_hit[2]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -0.070     ; 5.699      ;
; 9.231 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|wr_ptr         ; sys_clk      ; sys_clk     ; 15.000       ; -0.045     ; 5.723      ;
; 9.231 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_a_q[0]    ; sys_clk      ; sys_clk     ; 15.000       ; -0.045     ; 5.723      ;
; 9.231 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_a_q[69]   ; sys_clk      ; sys_clk     ; 15.000       ; -0.046     ; 5.722      ;
; 9.231 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_a_q[7]    ; sys_clk      ; sys_clk     ; 15.000       ; -0.046     ; 5.722      ;
; 9.231 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_a_q[4]    ; sys_clk      ; sys_clk     ; 15.000       ; -0.045     ; 5.723      ;
; 9.231 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_a_q[65]   ; sys_clk      ; sys_clk     ; 15.000       ; -0.045     ; 5.723      ;
; 9.231 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_a_q[66]   ; sys_clk      ; sys_clk     ; 15.000       ; -0.045     ; 5.723      ;
; 9.231 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_a_q[67]   ; sys_clk      ; sys_clk     ; 15.000       ; -0.045     ; 5.723      ;
; 9.231 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_a_q[62]   ; sys_clk      ; sys_clk     ; 15.000       ; -0.046     ; 5.722      ;
; 9.231 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_a_q[63]   ; sys_clk      ; sys_clk     ; 15.000       ; -0.045     ; 5.723      ;
; 9.231 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_a_q[40]   ; sys_clk      ; sys_clk     ; 15.000       ; -0.045     ; 5.723      ;
; 9.231 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_a_q[55]   ; sys_clk      ; sys_clk     ; 15.000       ; -0.045     ; 5.723      ;
; 9.231 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_a_q[57]   ; sys_clk      ; sys_clk     ; 15.000       ; -0.045     ; 5.723      ;
; 9.231 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_a_q[58]   ; sys_clk      ; sys_clk     ; 15.000       ; -0.045     ; 5.723      ;
; 9.231 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_a_q[53]   ; sys_clk      ; sys_clk     ; 15.000       ; -0.048     ; 5.720      ;
; 9.231 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_a_q[46]   ; sys_clk      ; sys_clk     ; 15.000       ; -0.045     ; 5.723      ;
; 9.231 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_a_q[45]   ; sys_clk      ; sys_clk     ; 15.000       ; -0.045     ; 5.723      ;
; 9.231 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_a_q[47]   ; sys_clk      ; sys_clk     ; 15.000       ; -0.045     ; 5.723      ;
; 9.231 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_a_q[41]   ; sys_clk      ; sys_clk     ; 15.000       ; -0.048     ; 5.720      ;
; 9.231 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_a_q[43]   ; sys_clk      ; sys_clk     ; 15.000       ; -0.048     ; 5.720      ;
; 9.231 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_a_q[51]   ; sys_clk      ; sys_clk     ; 15.000       ; -0.048     ; 5.720      ;
; 9.231 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_a_q[52]   ; sys_clk      ; sys_clk     ; 15.000       ; -0.048     ; 5.720      ;
; 9.231 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_a_q[60]   ; sys_clk      ; sys_clk     ; 15.000       ; -0.045     ; 5.723      ;
; 9.231 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_a_q[38]   ; sys_clk      ; sys_clk     ; 15.000       ; -0.045     ; 5.723      ;
; 9.231 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_a_q[64]   ; sys_clk      ; sys_clk     ; 15.000       ; -0.045     ; 5.723      ;
; 9.231 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|ack_a_int                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.045     ; 5.723      ;
; 9.231 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|ct_state.waitstate                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.045     ; 5.723      ;
; 9.231 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_a_q[8]    ; sys_clk      ; sys_clk     ; 15.000       ; -0.045     ; 5.723      ;
; 9.231 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_a_q[61]   ; sys_clk      ; sys_clk     ; 15.000       ; -0.045     ; 5.723      ;
; 9.231 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|ct_state.idle                      ; sys_clk      ; sys_clk     ; 15.000       ; -0.045     ; 5.723      ;
; 9.231 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[9]                                                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.093     ; 5.675      ;
; 9.231 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[3]                                                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.093     ; 5.675      ;
; 9.231 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|wbm_stb_o_int                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.089     ; 5.679      ;
; 9.231 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|loc_mstr_state.req_bus2                                        ; sys_clk      ; sys_clk     ; 15.000       ; -0.089     ; 5.679      ;
; 9.231 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|loc_mstr_state.wait_on_end                                     ; sys_clk      ; sys_clk     ; 15.000       ; -0.089     ; 5.679      ;
; 9.231 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|vme_cyc_pci                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.090     ; 5.678      ;
; 9.231 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|vme_cyc_sram                                                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.090     ; 5.678      ;
; 9.231 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|inc_wbm_cnt                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.090     ; 5.678      ;
; 9.231 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|en_wbm_dat_o                                                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.090     ; 5.678      ;
; 9.231 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|sel_wbm_dat_o                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.089     ; 5.679      ;
; 9.231 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|loc_mstr_state.req_bus                                         ; sys_clk      ; sys_clk     ; 15.000       ; -0.089     ; 5.679      ;
; 9.231 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|sl_en_vme_data_out_reg_int                                     ; sys_clk      ; sys_clk     ; 15.000       ; -0.089     ; 5.679      ;
; 9.231 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|reg_data_out[6]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.091     ; 5.677      ;
; 9.231 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|reg_data_out[2]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.093     ; 5.675      ;
; 9.231 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|reg_data_out[5]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.090     ; 5.678      ;
; 9.231 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|reg_data_out[4]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.093     ; 5.675      ;
; 9.231 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|reg_data_out[7]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.093     ; 5.675      ;
; 9.231 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|reg_data_out[3]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.093     ; 5.675      ;
; 9.231 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|loc_adr_1_int[2]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.094     ; 5.674      ;
+-------+-----------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_33'                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.686 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reset_timer_int                                                                                                                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.238     ; 3.075      ;
; 11.695 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_bulk_erase_int                                                                                                                                                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.177     ; 3.127      ;
; 11.695 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_shift_bytes_int                                                                                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.177     ; 3.127      ;
; 11.695 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_status_int                                                                                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.177     ; 3.127      ;
; 11.695 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_protect_int                                                                                                                                                                                ; clk_33       ; clk_33      ; 15.000       ; -0.177     ; 3.127      ;
; 11.695 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_erase_int                                                                                                                                                                                  ; clk_33       ; clk_33      ; 15.000       ; -0.177     ; 3.127      ;
; 11.695 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|status_oe                                                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.177     ; 3.127      ;
; 11.695 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|id_oe                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.177     ; 3.127      ;
; 11.695 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_rdid_int                                                                                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.177     ; 3.127      ;
; 11.695 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_int                                                                                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.177     ; 3.127      ;
; 11.695 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[30]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.179     ; 3.125      ;
; 11.695 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[25]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.179     ; 3.125      ;
; 11.695 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[26]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.179     ; 3.125      ;
; 11.695 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[24]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.179     ; 3.125      ;
; 11.695 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[27]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.179     ; 3.125      ;
; 11.696 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|add_msb_reg                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.193     ; 3.110      ;
; 11.696 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|pgwrbuf_dataout[0]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.202     ; 3.101      ;
; 11.696 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|pgwrbuf_dataout[1]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.202     ; 3.101      ;
; 11.696 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|pgwrbuf_dataout[2]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.202     ; 3.101      ;
; 11.696 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|pgwrbuf_dataout[3]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.202     ; 3.101      ;
; 11.696 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|pgwrbuf_dataout[4]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.202     ; 3.101      ;
; 11.696 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|pgwrbuf_dataout[5]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.202     ; 3.101      ;
; 11.696 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|pgwrbuf_dataout[6]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.202     ; 3.101      ;
; 11.696 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|pgwrbuf_dataout[7]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.202     ; 3.101      ;
; 11.696 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[4]                                                                                                                                                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.176     ; 3.127      ;
; 11.696 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0] ; clk_33       ; clk_33      ; 15.000       ; -0.193     ; 3.110      ;
; 11.696 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe1     ; clk_33       ; clk_33      ; 15.000       ; -0.193     ; 3.110      ;
; 11.696 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[2] ; clk_33       ; clk_33      ; 15.000       ; -0.193     ; 3.110      ;
; 11.696 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[1] ; clk_33       ; clk_33      ; 15.000       ; -0.193     ; 3.110      ;
; 11.696 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; clk_33       ; clk_33      ; 15.000       ; -0.192     ; 3.111      ;
; 11.696 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe1     ; clk_33       ; clk_33      ; 15.000       ; -0.192     ; 3.111      ;
; 11.696 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[5]                                                                                                                                                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.176     ; 3.127      ;
; 11.696 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[6]                                                                                                                                                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.176     ; 3.127      ;
; 11.696 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[7]                                                                                                                                                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.176     ; 3.127      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|streg_datain_reg                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.194     ; 3.108      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_param[0]                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.211     ; 3.091      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_read_source[1]                                                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.211     ; 3.091      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_write_param                                                                                                                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.211     ; 3.091      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_WATCHDOG_ENABLE                                                                                                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.210     ; 3.092      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_WATCHDOG_VALUE                                                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.210     ; 3.092      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_param[1]                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.211     ; 3.091      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_param[2]                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.210     ; 3.092      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_BOOT_ADDR_WB_FALLBACK                                                                                                                                  ; clk_33       ; clk_33      ; 15.000       ; -0.210     ; 3.092      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_read_param                                                                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.211     ; 3.091      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_BOOT_ADDR                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.210     ; 3.092      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_RECONFIG_COND                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.211     ; 3.091      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_wren_int                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.178     ; 3.124      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_write_int                                                                                                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.178     ; 3.124      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[7]                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.183     ; 3.119      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|clr_write_reg                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.192     ; 3.110      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; clk_33       ; clk_33      ; 15.000       ; -0.192     ; 3.110      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[14]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.183     ; 3.119      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[22]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.183     ; 3.119      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|clr_read_reg                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.193     ; 3.109      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|ncs_reg                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.194     ; 3.108      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|shftpgwr_data_reg                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.192     ; 3.110      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|clr_rdid_reg                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.193     ; 3.109      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|clr_secprot_reg                                                       ; clk_33       ; clk_33      ; 15.000       ; -0.192     ; 3.110      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[9]                                                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.183     ; 3.119      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[17]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.183     ; 3.119      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|stage3_reg                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.194     ; 3.108      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|stage2_reg                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.194     ; 3.108      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|stage4_reg                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.194     ; 3.108      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[18]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.183     ; 3.119      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[10]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.183     ; 3.119      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[29]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.183     ; 3.119      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[13]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.183     ; 3.119      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[21]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.183     ; 3.119      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[28]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.183     ; 3.119      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[12]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.183     ; 3.119      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[20]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.183     ; 3.119      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.SEL_3                                                                                                                                                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 3.122      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.SEL_2                                                                                                                                                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 3.122      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.SEL_1                                                                                                                                                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 3.122      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.END_ACCESS                                                                                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 3.122      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_shift_bytes_fsm_int                                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 3.122      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_wren_fsm_int                                                                                                                                                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 3.122      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[8]                                                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.183     ; 3.119      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[16]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.183     ; 3.119      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[11]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.183     ; 3.119      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[19]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.183     ; 3.119      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[23]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.183     ; 3.119      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[7]                                                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.183     ; 3.119      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[15]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.183     ; 3.119      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[31]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.183     ; 3.119      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.SEL_0                                                                                                                                                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 3.122      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.IDLE                                                                                                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.180     ; 3.122      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.IDLE                                                                                                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.193     ; 3.109      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_fsm_int                                                                                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.193     ; 3.109      ;
; 11.697 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|do_wrmemadd_reg                                                       ; clk_33       ; clk_33      ; 15.000       ; -0.192     ; 3.110      ;
; 11.698 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[0]                                                                                                                                                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.178     ; 3.123      ;
; 11.698 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[18]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.199     ; 3.102      ;
; 11.698 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[20]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.199     ; 3.102      ;
; 11.698 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[21]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.199     ; 3.102      ;
; 11.698 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[19]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.199     ; 3.102      ;
; 11.698 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[17]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.199     ; 3.102      ;
; 11.698 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[16]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.199     ; 3.102      ;
; 11.698 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end_read_reg                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.183     ; 3.118      ;
; 11.698 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[1]                                                                                                                                                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.178     ; 3.123      ;
; 11.698 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_3                                                                                                                                                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.183     ; 3.118      ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pcie_sys_clk'                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.911 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 1.158      ;
; 0.911 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 1.158      ;
; 0.911 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 1.158      ;
; 0.911 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_sync_r                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 1.158      ;
; 0.911 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[2]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 1.158      ;
; 0.911 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[1]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 1.158      ;
; 0.911 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 1.158      ;
; 0.911 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[0]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 1.158      ;
; 0.911 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[0]                                                                                                   ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 1.158      ;
; 0.911 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[0]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 1.158      ;
; 0.911 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[0]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.076      ; 1.158      ;
; 1.258 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[2]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.080      ; 1.509      ;
; 1.258 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[0]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.080      ; 1.509      ;
; 1.258 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a0                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.080      ; 1.509      ;
; 1.258 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|parity8                         ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.080      ; 1.509      ;
; 1.258 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a2                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.080      ; 1.509      ;
; 1.258 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a1                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.080      ; 1.509      ;
; 1.258 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[1]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.080      ; 1.509      ;
; 1.258 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[2]                                          ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.080      ; 1.509      ;
; 1.258 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[1]                                          ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.080      ; 1.509      ;
; 1.258 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.080      ; 1.509      ;
; 1.258 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[0]                                          ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.080      ; 1.509      ;
; 1.258 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.080      ; 1.509      ;
; 1.258 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.080      ; 1.509      ;
; 1.258 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.080      ; 1.509      ;
; 1.258 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.080      ; 1.509      ;
; 1.258 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.080      ; 1.509      ;
; 1.360 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[6]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.602      ;
; 1.360 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_stable                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.602      ;
; 1.360 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[0]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.602      ;
; 1.360 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[1]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.602      ;
; 1.360 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[2]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.602      ;
; 1.360 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[3]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.602      ;
; 1.360 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[4]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.602      ;
; 1.360 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[5]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.602      ;
; 1.393 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.635      ;
; 1.393 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.635      ;
; 1.393 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.635      ;
; 1.393 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.635      ;
; 1.393 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.635      ;
; 1.393 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.635      ;
; 1.393 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.635      ;
; 1.393 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[2]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.635      ;
; 1.393 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[1]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.635      ;
; 1.393 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.635      ;
; 1.393 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[0]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.071      ; 1.635      ;
; 1.631 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 1.843      ;
; 1.631 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 1.843      ;
; 1.631 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 1.843      ;
; 1.631 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 1.843      ;
; 1.631 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 1.843      ;
; 1.631 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 1.843      ;
; 1.631 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 1.843      ;
; 1.631 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 1.843      ;
; 1.631 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 1.843      ;
; 1.631 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 1.843      ;
; 1.691 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.048      ; 1.910      ;
; 1.691 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ws_tmr_eq_0                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.048      ; 1.910      ;
; 1.691 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.048      ; 1.910      ;
; 1.691 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.048      ; 1.910      ;
; 1.691 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.048      ; 1.910      ;
; 1.691 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.048      ; 1.910      ;
; 1.691 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.048      ; 1.910      ;
; 1.691 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.048      ; 1.910      ;
; 1.691 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.048      ; 1.910      ;
; 1.691 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.048      ; 1.910      ;
; 1.691 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.048      ; 1.910      ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.059 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[2]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 1.306      ;
; 1.059 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[0]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 1.306      ;
; 1.164 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.509      ; 1.844      ;
; 1.164 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.509      ; 1.844      ;
; 1.164 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.509      ; 1.844      ;
; 1.164 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.509      ; 1.844      ;
; 1.164 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.509      ; 1.844      ;
; 1.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.434      ; 1.956      ;
; 1.390 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[4]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.089      ; 1.650      ;
; 1.390 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[3]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.089      ; 1.650      ;
; 1.390 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[5]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.089      ; 1.650      ;
; 1.390 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[2]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.089      ; 1.650      ;
; 1.390 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[1]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.089      ; 1.650      ;
; 1.390 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[0]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.089      ; 1.650      ;
; 1.390 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.089      ; 1.650      ;
; 1.390 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[3]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.089      ; 1.650      ;
; 1.390 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[1]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.089      ; 1.650      ;
; 1.393 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_fd9:ws_bwp|dffe16a[4]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.088      ; 1.652      ;
; 1.393 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_fd9:ws_bwp|dffe16a[3]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.088      ; 1.652      ;
; 1.393 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_fd9:ws_bwp|dffe16a[1]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.088      ; 1.652      ;
; 1.393 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_fd9:ws_bwp|dffe16a[2]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.088      ; 1.652      ;
; 1.393 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[4]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.088      ; 1.652      ;
; 1.393 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_ed9:ws_brp|dffe15a[0]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.088      ; 1.652      ;
; 1.393 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_ed9:ws_brp|dffe15a[1]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.088      ; 1.652      ;
; 1.393 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_ed9:ws_brp|dffe15a[3]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.088      ; 1.652      ;
; 1.393 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_ed9:ws_brp|dffe15a[2]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.088      ; 1.652      ;
; 1.466 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.395      ; 2.032      ;
; 1.466 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.395      ; 2.032      ;
; 1.466 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.395      ; 2.032      ;
; 1.466 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.395      ; 2.032      ;
; 1.466 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.395      ; 2.032      ;
; 1.466 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.395      ; 2.032      ;
; 1.466 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.395      ; 2.032      ;
; 1.466 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.395      ; 2.032      ;
; 1.466 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.395      ; 2.032      ;
; 1.466 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.395      ; 2.032      ;
; 1.526 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.093      ; 1.790      ;
; 1.526 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.093      ; 1.790      ;
; 1.526 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.093      ; 1.790      ;
; 1.526 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.093      ; 1.790      ;
; 1.526 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.093      ; 1.790      ;
; 1.526 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.093      ; 1.790      ;
; 1.526 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.093      ; 1.790      ;
; 1.526 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.093      ; 1.790      ;
; 1.578 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|full_dff                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.122      ; 1.871      ;
; 1.578 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|usedw_is_2_dff                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.122      ; 1.871      ;
; 1.578 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|empty_dff                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.122      ; 1.871      ;
; 1.578 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|usedw_is_1_dff                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.122      ; 1.871      ;
; 1.578 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|usedw_is_0_dff                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.122      ; 1.871      ;
; 1.578 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|rd_ptr_lsb                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.122      ; 1.871      ;
; 1.578 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|wrreq_delaya[0]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.122      ; 1.871      ;
; 1.578 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|wrreq_delaya[1]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.122      ; 1.871      ;
; 1.579 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.094      ; 1.844      ;
; 1.579 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.094      ; 1.844      ;
; 1.579 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.094      ; 1.844      ;
; 1.579 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.094      ; 1.844      ;
; 1.579 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.094      ; 1.844      ;
; 1.604 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 1.818      ;
; 1.604 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 1.818      ;
; 1.604 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 1.818      ;
; 1.604 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 1.818      ;
; 1.604 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 1.818      ;
; 1.604 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 1.818      ;
; 1.604 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 1.818      ;
; 1.604 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 1.818      ;
; 1.736 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[0]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.049      ; 1.956      ;
; 1.778 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[4]                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.047      ; 1.996      ;
; 1.778 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[0]                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.047      ; 1.996      ;
; 1.778 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[1]                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.047      ; 1.996      ;
; 1.819 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[5]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 2.032      ;
; 1.819 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[4]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 2.032      ;
; 1.819 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[3]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 2.032      ;
; 1.819 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[2]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 2.032      ;
; 1.819 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[1]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 2.032      ;
; 1.838 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[0]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.122      ; 2.131      ;
; 1.838 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[1]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.122      ; 2.131      ;
; 1.838 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[5]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.122      ; 2.131      ;
; 1.838 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[2]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.122      ; 2.131      ;
; 1.838 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[3]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.122      ; 2.131      ;
; 1.838 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[4]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.122      ; 2.131      ;
; 1.838 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[7]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.122      ; 2.131      ;
; 1.838 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[6]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.122      ; 2.131      ;
; 1.848 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[2]                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.039      ; 2.058      ;
; 1.848 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[3]                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.039      ; 2.058      ;
; 2.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_w_data_clr   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[9]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.467      ; 2.989      ;
; 2.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_w_data_clr   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[9]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.467      ; 2.989      ;
; 2.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_w_data_clr   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[8]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.467      ; 2.989      ;
; 2.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_w_data_clr   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[7]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.467      ; 2.989      ;
; 2.351 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_w_data_clr   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a[6]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.467      ; 2.989      ;
; 2.375 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_w_data_clr   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[7]                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.439      ; 2.985      ;
; 2.375 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_w_data_clr   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[8]                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.439      ; 2.985      ;
; 2.375 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_w_data_clr   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[9]                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.439      ; 2.985      ;
; 2.375 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_w_data_clr   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[5]                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.439      ; 2.985      ;
; 2.375 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_w_data_clr   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[6]                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.439      ; 2.985      ;
; 2.375 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_w_data_clr   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[4]                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.439      ; 2.985      ;
; 2.409 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_w_data_clr   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[9]                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.408      ; 2.988      ;
; 2.409 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_w_data_clr   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[7]                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.408      ; 2.988      ;
; 2.409 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_w_data_clr   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|wrptr_g[6]                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.408      ; 2.988      ;
; 2.549 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_srb:rd_ptr_msb|counter_reg_bit[6]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.110      ; 2.830      ;
; 2.549 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_srb:rd_ptr_msb|counter_reg_bit[0]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.110      ; 2.830      ;
+-------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_33'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.641 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|write_rstat_reg                                                                                                                ; clk_33       ; clk_33      ; 0.000        ; 0.053      ; 2.865      ;
; 2.641 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[1]                                                              ; clk_33       ; clk_33      ; 0.000        ; 0.051      ; 2.863      ;
; 2.641 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[0]                                                              ; clk_33       ; clk_33      ; 0.000        ; 0.051      ; 2.863      ;
; 2.641 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe1                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.051      ; 2.863      ;
; 2.641 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[2]                                                              ; clk_33       ; clk_33      ; 0.000        ; 0.051      ; 2.863      ;
; 2.641 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|start_wrpoll_reg                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.053      ; 2.865      ;
; 2.641 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end_pgwrop_reg                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.052      ; 2.864      ;
; 2.641 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|start_wrpoll_reg2                                                                                                              ; clk_33       ; clk_33      ; 0.000        ; 0.052      ; 2.864      ;
; 2.641 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|shift_op_reg                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.052      ; 2.864      ;
; 2.642 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[8]                              ; clk_33       ; clk_33      ; 0.000        ; 0.050      ; 2.863      ;
; 2.642 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[7]                              ; clk_33       ; clk_33      ; 0.000        ; 0.050      ; 2.863      ;
; 2.642 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[6]                              ; clk_33       ; clk_33      ; 0.000        ; 0.050      ; 2.863      ;
; 2.642 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[5]                              ; clk_33       ; clk_33      ; 0.000        ; 0.050      ; 2.863      ;
; 2.642 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[4]                              ; clk_33       ; clk_33      ; 0.000        ; 0.050      ; 2.863      ;
; 2.642 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[3]                              ; clk_33       ; clk_33      ; 0.000        ; 0.050      ; 2.863      ;
; 2.642 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[2]                              ; clk_33       ; clk_33      ; 0.000        ; 0.050      ; 2.863      ;
; 2.642 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[1]                              ; clk_33       ; clk_33      ; 0.000        ; 0.050      ; 2.863      ;
; 2.642 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[0]                              ; clk_33       ; clk_33      ; 0.000        ; 0.050      ; 2.863      ;
; 2.642 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe1a0                                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.038      ; 2.851      ;
; 2.642 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe1a1                                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.038      ; 2.851      ;
; 2.642 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_bufdly_reg                                                                                                                ; clk_33       ; clk_33      ; 0.000        ; 0.048      ; 2.861      ;
; 2.643 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reset_timer_cnt[15]                                                                                                                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.029      ; 2.843      ;
; 2.643 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reset_timer_cnt[14]                                                                                                                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.029      ; 2.843      ;
; 2.643 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reset_timer_cnt[13]                                                                                                                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.029      ; 2.843      ;
; 2.643 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reset_timer_cnt[12]                                                                                                                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.029      ; 2.843      ;
; 2.643 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reset_timer_cnt[11]                                                                                                                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.029      ; 2.843      ;
; 2.643 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reset_timer_cnt[10]                                                                                                                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.029      ; 2.843      ;
; 2.643 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reset_timer_cnt[9]                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.029      ; 2.843      ;
; 2.643 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reset_timer_cnt[8]                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.029      ; 2.843      ;
; 2.643 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reset_timer_cnt[7]                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.029      ; 2.843      ;
; 2.643 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reset_timer_cnt[6]                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.029      ; 2.843      ;
; 2.643 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reset_timer_cnt[5]                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.029      ; 2.843      ;
; 2.643 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reset_timer_cnt[4]                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.029      ; 2.843      ;
; 2.643 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reset_timer_cnt[3]                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.029      ; 2.843      ;
; 2.643 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reset_timer_cnt[2]                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.029      ; 2.843      ;
; 2.643 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reset_timer_cnt[1]                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.029      ; 2.843      ;
; 2.643 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reset_timer_cnt[0]                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.029      ; 2.843      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[7]                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.062      ; 2.877      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[6]                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.062      ; 2.877      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[5]                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.062      ; 2.877      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[4]                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.062      ; 2.877      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[3]                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.062      ; 2.877      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[2]                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.062      ; 2.877      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[1]                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.062      ; 2.877      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[5] ; clk_33       ; clk_33      ; 0.000        ; 0.060      ; 2.875      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[0] ; clk_33       ; clk_33      ; 0.000        ; 0.060      ; 2.875      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[1] ; clk_33       ; clk_33      ; 0.000        ; 0.060      ; 2.875      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[2] ; clk_33       ; clk_33      ; 0.000        ; 0.060      ; 2.875      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[3] ; clk_33       ; clk_33      ; 0.000        ; 0.060      ; 2.875      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[4] ; clk_33       ; clk_33      ; 0.000        ; 0.060      ; 2.875      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[7] ; clk_33       ; clk_33      ; 0.000        ; 0.060      ; 2.875      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[6] ; clk_33       ; clk_33      ; 0.000        ; 0.060      ; 2.875      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[8] ; clk_33       ; clk_33      ; 0.000        ; 0.060      ; 2.875      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|b_full                                  ; clk_33       ; clk_33      ; 0.000        ; 0.062      ; 2.877      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr5|cntr_bao:auto_generated|counter_reg_bit[3]                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.032      ; 2.847      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr5|cntr_bao:auto_generated|counter_reg_bit[4]                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.032      ; 2.847      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr5|cntr_bao:auto_generated|counter_reg_bit[5]                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.032      ; 2.847      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr5|cntr_bao:auto_generated|counter_reg_bit[2]                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.032      ; 2.847      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr5|cntr_bao:auto_generated|counter_reg_bit[0]                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.032      ; 2.847      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr5|cntr_bao:auto_generated|counter_reg_bit[1]                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.032      ; 2.847      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[6]                                                                                                                           ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 2.859      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[19]                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 2.859      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[20]                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 2.859      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[23]                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 2.859      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[22]                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 2.859      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[18]                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.050      ; 2.865      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[21]                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 2.859      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[17]                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.050      ; 2.865      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[15]                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.050      ; 2.865      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[16]                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.050      ; 2.865      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[13]                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.050      ; 2.865      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[14]                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.050      ; 2.865      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|start_sppoll_reg                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.062      ; 2.877      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[0]                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.062      ; 2.877      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_read_cntr|cntr_3ao:auto_generated|counter_reg_bit[8]                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.062      ; 2.877      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_read_cntr|cntr_3ao:auto_generated|counter_reg_bit[0]                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.062      ; 2.877      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_read_cntr|cntr_3ao:auto_generated|counter_reg_bit[1]                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.062      ; 2.877      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_read_cntr|cntr_3ao:auto_generated|counter_reg_bit[2]                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.062      ; 2.877      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_read_cntr|cntr_3ao:auto_generated|counter_reg_bit[3]                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.062      ; 2.877      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_read_cntr|cntr_3ao:auto_generated|counter_reg_bit[4]                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.062      ; 2.877      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_read_cntr|cntr_3ao:auto_generated|counter_reg_bit[5]                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.062      ; 2.877      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_read_cntr|cntr_3ao:auto_generated|counter_reg_bit[6]                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.062      ; 2.877      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_read_cntr|cntr_3ao:auto_generated|counter_reg_bit[7]                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.062      ; 2.877      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sprot_rstat_reg                                                                                                                ; clk_33       ; clk_33      ; 0.000        ; 0.061      ; 2.876      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[8]                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.062      ; 2.877      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[3]                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.062      ; 2.877      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[0]                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.062      ; 2.877      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[1]                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.062      ; 2.877      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[2]                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.062      ; 2.877      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[7]                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.062      ; 2.877      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[4]                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.062      ; 2.877      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[5]                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.062      ; 2.877      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|lpm_counter:pgwr_data_cntr|cntr_3ao:auto_generated|counter_reg_bit[6]                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.062      ; 2.877      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|maxcnt_shift_reg                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.062      ; 2.877      ;
; 2.644 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|clr_secprot_reg1                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.061      ; 2.876      ;
; 2.645 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[23]                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.059      ; 2.875      ;
; 2.645 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[22]                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.059      ; 2.875      ;
; 2.645 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[8]                        ; clk_33       ; clk_33      ; 0.000        ; 0.064      ; 2.880      ;
; 2.645 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[7]                        ; clk_33       ; clk_33      ; 0.000        ; 0.064      ; 2.880      ;
; 2.645 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[6]                        ; clk_33       ; clk_33      ; 0.000        ; 0.064      ; 2.880      ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 132
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.167
Worst Case Available Settling Time: 7.037 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+---------------------------------------+
; Fast 1200mV 0C Model Setup Summary    ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; sys_clk      ; 1.309  ; 0.000         ;
; pcie_sys_clk ; 2.313  ; 0.000         ;
; clk_125      ; 7.495  ; 0.000         ;
; sr_clk_ext   ; 9.610  ; 0.000         ;
; clk_33       ; 10.908 ; 0.000         ;
; clk_50       ; 16.124 ; 0.000         ;
; clk_16mhz    ; 61.999 ; 0.000         ;
+--------------+--------+---------------+


+--------------------------------------+
; Fast 1200mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; clk_33       ; 0.141 ; 0.000         ;
; sys_clk      ; 0.142 ; 0.000         ;
; pcie_sys_clk ; 0.161 ; 0.000         ;
; clk_50       ; 0.179 ; 0.000         ;
; clk_16mhz    ; 0.186 ; 0.000         ;
; clk_125      ; 0.188 ; 0.000         ;
; sr_clk_ext   ; 0.413 ; 0.000         ;
+--------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; pcie_sys_clk ; 6.734  ; 0.000         ;
; sys_clk      ; 11.325 ; 0.000         ;
; clk_33       ; 13.093 ; 0.000         ;
+--------------+--------+---------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; pcie_sys_clk ; 0.478 ; 0.000         ;
; sys_clk      ; 0.547 ; 0.000         ;
; clk_33       ; 1.588 ; 0.000         ;
+--------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------+--------+--------------------------+
; Clock        ; Slack  ; End Point TNS            ;
+--------------+--------+--------------------------+
; clk_50       ; 0.000  ; 0.000                    ;
; pcie_sys_clk ; 3.683  ; 0.000                    ;
; clk_125      ; 3.743  ; 0.000                    ;
; clk_33       ; 4.766  ; 0.000                    ;
; refclk       ; 6.000  ; 0.000                    ;
; sys_clk      ; 7.241  ; 0.000                    ;
; sr_clk_ext   ; 11.000 ; 0.000                    ;
; clk_16mhz    ; 30.562 ; 0.000                    ;
+--------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_clk'                                                                                                                           ;
+-------+----------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.309 ; vme_a[3]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[3]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.360      ; 4.038      ;
; 1.317 ; vme_d[1]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[1]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.355      ; 4.025      ;
; 1.318 ; vme_a[15]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[15]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.352      ; 4.021      ;
; 1.330 ; vme_d[9]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[9]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.355      ; 4.012      ;
; 1.333 ; vme_irq_i_n[1] ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[1]            ; sys_clk      ; sys_clk     ; 15.000       ; 2.351      ; 4.005      ;
; 1.334 ; vme_a[27]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[27]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.360      ; 4.013      ;
; 1.334 ; vme_a[28]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[28]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.376      ; 4.029      ;
; 1.334 ; vme_ds_i_n[1]  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|dsbn_in_reg     ; sys_clk      ; sys_clk     ; 15.000       ; 2.356      ; 4.009      ;
; 1.340 ; vme_d[26]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[26]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.363      ; 4.010      ;
; 1.342 ; vme_a[14]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[14]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.363      ; 4.008      ;
; 1.343 ; vme_d[27]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[27]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.360      ; 4.004      ;
; 1.346 ; vme_write_n    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_writen_reg_int     ; sys_clk      ; sys_clk     ; 15.000       ; 2.374      ; 4.015      ;
; 1.348 ; vme_bbsy_i_n   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bbsyn_q     ; sys_clk      ; sys_clk     ; 15.000       ; 2.522      ; 4.161      ;
; 1.351 ; vme_d[28]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[28]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.376      ; 4.012      ;
; 1.352 ; vme_a[25]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[25]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.378      ; 4.013      ;
; 1.352 ; vme_a[1]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[1]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.355      ; 3.990      ;
; 1.354 ; vme_am[4]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_in_reg[4]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.359      ; 3.992      ;
; 1.356 ; vme_acfail_i_n ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|acfailn_regd          ; sys_clk      ; sys_clk     ; 15.000       ; 2.349      ; 3.980      ;
; 1.358 ; vme_a[30]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[30]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.364      ; 3.993      ;
; 1.359 ; vme_d[11]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[11]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.360      ; 3.988      ;
; 1.361 ; vme_bg_i_n[3]  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bg_i_n_q[3] ; sys_clk      ; sys_clk     ; 15.000       ; 2.365      ; 3.991      ;
; 1.371 ; vme_irq_i_n[2] ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[2]            ; sys_clk      ; sys_clk     ; 15.000       ; 2.368      ; 3.984      ;
; 1.371 ; vme_bg_i_n[1]  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bg_i_n_q[1] ; sys_clk      ; sys_clk     ; 15.000       ; 2.365      ; 3.981      ;
; 1.376 ; vme_bg_i_n[0]  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bg_i_n_q[0] ; sys_clk      ; sys_clk     ; 15.000       ; 2.366      ; 3.977      ;
; 1.379 ; vme_a[22]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[22]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.364      ; 3.972      ;
; 1.382 ; vme_bg_i_n[2]  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|bg_i_n_q[2] ; sys_clk      ; sys_clk     ; 15.000       ; 2.365      ; 3.970      ;
; 1.383 ; vme_br_i_n[3]  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|br_i_n_q[3] ; sys_clk      ; sys_clk     ; 15.000       ; 2.365      ; 3.969      ;
; 1.383 ; vme_d[12]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[12]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.355      ; 3.959      ;
; 1.385 ; vme_d[5]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[5]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.352      ; 3.954      ;
; 1.391 ; vme_d[22]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[22]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.364      ; 3.960      ;
; 1.393 ; vme_a[2]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[2]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.349      ; 3.943      ;
; 1.397 ; vme_d[29]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[29]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.376      ; 3.966      ;
; 1.404 ; vme_d[6]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[6]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.363      ; 3.946      ;
; 1.404 ; vme_a[13]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[13]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.352      ; 3.935      ;
; 1.404 ; vme_dtack_i_n  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|dtackn_reg    ; sys_clk      ; sys_clk     ; 15.000       ; 2.336      ; 3.919      ;
; 1.407 ; vme_a[21]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[21]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.372      ; 3.952      ;
; 1.407 ; vme_d[7]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[7]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.352      ; 3.932      ;
; 1.409 ; vme_d[25]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[25]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.378      ; 3.956      ;
; 1.409 ; vme_berr_i_n   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|berrn         ; sys_clk      ; sys_clk     ; 15.000       ; 2.333      ; 3.911      ;
; 1.410 ; vme_d[21]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[21]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.376      ; 3.953      ;
; 1.412 ; vme_br_i_n[0]  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|br_i_n_q[0] ; sys_clk      ; sys_clk     ; 15.000       ; 2.365      ; 3.940      ;
; 1.420 ; vme_d[13]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[13]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.352      ; 3.919      ;
; 1.422 ; vme_irq_i_n[5] ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[5]            ; sys_clk      ; sys_clk     ; 15.000       ; 2.355      ; 3.920      ;
; 1.423 ; vme_ds_i_n[0]  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|dsan_in_reg     ; sys_clk      ; sys_clk     ; 15.000       ; 2.347      ; 3.911      ;
; 1.423 ; vme_a[17]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[17]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.378      ; 3.942      ;
; 1.424 ; vme_a[7]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[7]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.352      ; 3.915      ;
; 1.427 ; vme_irq_i_n[7] ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[7]            ; sys_clk      ; sys_clk     ; 15.000       ; 2.352      ; 3.912      ;
; 1.429 ; vme_as_i_n     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|asn_in_reg      ; sys_clk      ; sys_clk     ; 15.000       ; 2.337      ; 3.895      ;
; 1.431 ; vme_br_i_n[1]  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|br_i_n_q[1] ; sys_clk      ; sys_clk     ; 15.000       ; 2.365      ; 3.921      ;
; 1.432 ; vme_d[14]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[14]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.363      ; 3.918      ;
; 1.432 ; vme_d[18]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[18]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.363      ; 3.918      ;
; 1.434 ; vme_iack_n     ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|iackn_in_q            ; sys_clk      ; sys_clk     ; 15.000       ; 2.338      ; 3.891      ;
; 1.434 ; vme_a[26]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[26]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.378      ; 3.931      ;
; 1.438 ; vme_irq_i_n[6] ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[6]            ; sys_clk      ; sys_clk     ; 15.000       ; 2.354      ; 3.903      ;
; 1.439 ; vme_am[3]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_in_reg[3]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.359      ; 3.907      ;
; 1.445 ; vme_br_i_n[2]  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|br_i_n_q[2] ; sys_clk      ; sys_clk     ; 15.000       ; 2.365      ; 3.907      ;
; 1.445 ; vme_irq_i_n[4] ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[4]            ; sys_clk      ; sys_clk     ; 15.000       ; 2.352      ; 3.894      ;
; 1.447 ; vme_d[24]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[24]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.364      ; 3.904      ;
; 1.448 ; vme_bg_i_n[3]  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|bg3n_in_q ; sys_clk      ; sys_clk     ; 15.000       ; 2.554      ; 4.093      ;
; 1.448 ; vme_d[4]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[4]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.355      ; 3.894      ;
; 1.450 ; vme_a[9]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[9]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.355      ; 3.892      ;
; 1.451 ; vme_a[23]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[23]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.364      ; 3.900      ;
; 1.452 ; vme_d[0]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[0]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.364      ; 3.899      ;
; 1.455 ; vme_d[8]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[8]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.364      ; 3.896      ;
; 1.455 ; vme_d[16]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[16]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.364      ; 3.896      ;
; 1.456 ; vme_iack_i_n   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|iackin_daisy          ; sys_clk      ; sys_clk     ; 15.000       ; 2.348      ; 3.879      ;
; 1.462 ; vme_am[5]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_in_reg[5]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.359      ; 3.884      ;
; 1.466 ; vme_irq_i_n[3] ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|irqregd[3]            ; sys_clk      ; sys_clk     ; 15.000       ; 2.352      ; 3.873      ;
; 1.466 ; vme_d[15]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[15]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.350      ; 3.871      ;
; 1.470 ; vme_a[4]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[4]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.355      ; 3.872      ;
; 1.472 ; vme_a[20]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[20]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.376      ; 3.891      ;
; 1.473 ; vme_d[10]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[10]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.349      ; 3.863      ;
; 1.474 ; vme_d[19]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[19]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.360      ; 3.873      ;
; 1.476 ; vme_a[12]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[12]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.355      ; 3.866      ;
; 1.478 ; vme_a[19]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[19]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.360      ; 3.869      ;
; 1.479 ; vme_d[2]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[2]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.349      ; 3.857      ;
; 1.479 ; vme_d[3]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[3]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.360      ; 3.868      ;
; 1.480 ; vme_am[1]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_in_reg[1]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.359      ; 3.866      ;
; 1.481 ; vme_a[16]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[16]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.364      ; 3.870      ;
; 1.483 ; vme_a[5]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[5]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.352      ; 3.856      ;
; 1.484 ; vme_a[18]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[18]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.373      ; 3.876      ;
; 1.485 ; vme_a[10]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[10]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.349      ; 3.851      ;
; 1.486 ; vme_sysres_i_n ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_bustimer:bustimer|sysrstn_q ; sys_clk      ; sys_clk     ; 15.000       ; 2.363      ; 3.864      ;
; 1.489 ; vme_a[11]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[11]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.360      ; 3.858      ;
; 1.491 ; vme_a[31]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[31]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.364      ; 3.860      ;
; 1.493 ; vme_a[8]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[8]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.364      ; 3.858      ;
; 1.498 ; vme_am[0]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_in_reg[0]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.359      ; 3.848      ;
; 1.502 ; vme_a[6]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[6]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.363      ; 3.848      ;
; 1.509 ; vme_d[20]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[20]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.376      ; 3.854      ;
; 1.513 ; vme_a[29]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[29]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.376      ; 3.850      ;
; 1.514 ; vme_d[31]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[31]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.364      ; 3.837      ;
; 1.517 ; vme_d[30]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[30]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.364      ; 3.834      ;
; 1.517 ; vme_d[17]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[17]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.379      ; 3.849      ;
; 1.521 ; vme_a[0]       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[0]          ; sys_clk      ; sys_clk     ; 15.000       ; 2.364      ; 3.830      ;
; 1.525 ; vme_a[24]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[24]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.364      ; 3.826      ;
; 1.526 ; vme_d[23]      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[23]         ; sys_clk      ; sys_clk     ; 15.000       ; 2.364      ; 3.825      ;
; 3.082 ; sr_d[7]        ; sram:srami|dat_o[23]                                             ; sr_clk_ext   ; sys_clk     ; 15.000       ; -1.551     ; 1.764      ;
; 3.095 ; sr_d[7]        ; sram:srami|dat_o[7]                                              ; sr_clk_ext   ; sys_clk     ; 15.000       ; -1.537     ; 1.765      ;
; 3.161 ; sr_d[6]        ; sram:srami|dat_o[22]                                             ; sr_clk_ext   ; sys_clk     ; 15.000       ; -1.551     ; 1.685      ;
; 3.174 ; sr_d[14]       ; sram:srami|dat_o[30]                                             ; sr_clk_ext   ; sys_clk     ; 15.000       ; -1.551     ; 1.672      ;
+-------+----------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pcie_sys_clk'                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                               ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 2.313 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]        ; clk_50       ; pcie_sys_clk ; 4.000        ; 2.334      ; 3.928      ;
; 4.624 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.327      ;
; 4.624 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.327      ;
; 4.624 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.327      ;
; 4.624 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.327      ;
; 4.624 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.327      ;
; 4.673 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.278      ;
; 4.673 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.278      ;
; 4.673 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.278      ;
; 4.673 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.278      ;
; 4.673 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.278      ;
; 4.681 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.270      ;
; 4.681 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.270      ;
; 4.681 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.270      ;
; 4.681 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.270      ;
; 4.681 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.270      ;
; 4.693 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 3.256      ;
; 4.693 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 3.256      ;
; 4.693 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 3.256      ;
; 4.693 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 3.256      ;
; 4.708 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.243      ;
; 4.708 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.243      ;
; 4.708 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.243      ;
; 4.708 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.243      ;
; 4.708 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.243      ;
; 4.742 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 3.207      ;
; 4.742 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 3.207      ;
; 4.742 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 3.207      ;
; 4.742 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 3.207      ;
; 4.750 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 3.199      ;
; 4.750 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 3.199      ;
; 4.750 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 3.199      ;
; 4.750 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[8]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 3.199      ;
; 4.777 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 3.172      ;
; 4.777 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 3.172      ;
; 4.777 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 3.172      ;
; 4.777 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 3.172      ;
; 4.836 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[5]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.115      ;
; 4.836 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[5]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.115      ;
; 4.836 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[5]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.115      ;
; 4.836 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[5]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.115      ;
; 4.836 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[5]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.115      ;
; 4.858 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[9]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|first_last_full[0] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.047     ; 3.082      ;
; 4.869 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[9]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.034     ; 3.084      ;
; 4.869 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[9]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.034     ; 3.084      ;
; 4.869 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[9]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.034     ; 3.084      ;
; 4.869 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[9]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.034     ; 3.084      ;
; 4.869 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[9]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.034     ; 3.084      ;
; 4.873 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[1]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.034     ; 3.080      ;
; 4.873 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[1]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.034     ; 3.080      ;
; 4.873 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[1]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.034     ; 3.080      ;
; 4.873 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[1]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.034     ; 3.080      ;
; 4.873 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[1]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.034     ; 3.080      ;
; 4.876 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[1]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|first_last_full[0] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.047     ; 3.064      ;
; 4.891 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[0]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|first_last_full[0] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.047     ; 3.049      ;
; 4.905 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[5]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 3.044      ;
; 4.905 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[5]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 3.044      ;
; 4.905 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[5]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 3.044      ;
; 4.905 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[5]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 3.044      ;
; 4.926 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[1]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 3.023      ;
; 4.926 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[1]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 3.023      ;
; 4.926 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[1]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 3.023      ;
; 4.926 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[1]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 3.023      ;
; 4.926 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[1]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 3.023      ;
; 4.929 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[0]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.034     ; 3.024      ;
; 4.929 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[0]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.034     ; 3.024      ;
; 4.929 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[0]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.034     ; 3.024      ;
; 4.929 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[0]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.034     ; 3.024      ;
; 4.929 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[0]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.034     ; 3.024      ;
; 4.932 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 3.017      ;
; 4.932 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 3.017      ;
; 4.932 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 3.017      ;
; 4.932 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 3.017      ;
; 4.932 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 3.017      ;
; 4.938 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[9]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.013      ;
; 4.938 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[9]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.013      ;
; 4.938 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[9]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.013      ;
; 4.938 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[9]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.013      ;
; 4.942 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[1]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.009      ;
; 4.942 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[1]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.009      ;
; 4.942 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[1]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.009      ;
; 4.942 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[1]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 3.009      ;
; 4.945 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|wait_clk[0]                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[0]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.034     ; 3.008      ;
; 4.961 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|max_payload[2]                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|first_last_full[0] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.047     ; 2.979      ;
; 4.962 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|c_wr_int                                                           ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.027     ; 2.998      ;
; 4.970 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|wait_clk[1]                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[0]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.034     ; 2.983      ;
; 4.972 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[1]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|first_last_full[0] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.049     ; 2.966      ;
; 4.978 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_length[2]                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|first_last_full[0] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.049     ; 2.960      ;
; 4.982 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|wait_clk[1]                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_to_ava[6]     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.027     ; 2.978      ;
; 4.987 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.034     ; 2.966      ;
; 4.987 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.034     ; 2.966      ;
; 4.987 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[7]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.034     ; 2.966      ;
; 4.987 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[6]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.034     ; 2.966      ;
; 4.987 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[3]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[9]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.034     ; 2.966      ;
; 4.998 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[0]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[2]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 2.953      ;
; 4.998 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[0]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[1]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 2.953      ;
; 4.998 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[0]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[3]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 2.953      ;
; 4.998 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[0]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[4]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.036     ; 2.953      ;
; 4.999 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[2]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[8]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.034     ; 2.954      ;
; 4.999 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[2]                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|data_from_fifo[5]  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.034     ; 2.954      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_125'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.495 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|reconfig_togxb_busy_reg[0] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|reconfig_togxb_busy_reg[1] ; clk_125      ; clk_125     ; 8.000        ; -0.045     ; 0.447      ;
; 7.586 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|fixedclk_div[0]            ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|fixedclk_div[0]            ; clk_125      ; clk_125     ; 8.000        ; -0.042     ; 0.359      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sr_clk_ext'                                                                         ;
+--------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+
; 9.610  ; sram:srami|rd_out[14] ; sr_d[14]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.462      ; 4.042      ;
; 9.691  ; sram:srami|rd_out[8]  ; sr_d[8]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.470      ; 3.969      ;
; 9.880  ; sram:srami|ra_int[10] ; sr_a[9]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.474      ; 3.784      ;
; 9.896  ; sram:srami|ra_int[7]  ; sr_a[6]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.474      ; 3.768      ;
; 9.964  ; sram:srami|rd_out[5]  ; sr_d[5]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.466      ; 3.692      ;
; 9.992  ; sram:srami|rd_out[0]  ; sr_d[0]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.462      ; 3.660      ;
; 10.004 ; sram:srami|rd_out[9]  ; sr_d[9]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.466      ; 3.652      ;
; 10.005 ; sram:srami|ra_int[8]  ; sr_a[7]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.474      ; 3.659      ;
; 10.009 ; sram:srami|ra_int[11] ; sr_a[10]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.474      ; 3.655      ;
; 10.050 ; sram:srami|rd_out[10] ; sr_d[10]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.466      ; 3.606      ;
; 10.119 ; sram:srami|rd_oe      ; sr_d[15]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.465      ; 3.536      ;
; 10.119 ; sram:srami|rd_oe      ; sr_d[5]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.465      ; 3.536      ;
; 10.130 ; sram:srami|bwn        ; sr_bw_n   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.465      ; 3.525      ;
; 10.134 ; sram:srami|rd_oe      ; sr_d[7]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.465      ; 3.521      ;
; 10.134 ; sram:srami|rd_oe      ; sr_d[6]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.465      ; 3.521      ;
; 10.134 ; sram:srami|rd_oe      ; sr_d[14]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.465      ; 3.521      ;
; 10.142 ; sram:srami|ra_int[4]  ; sr_a[3]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.479      ; 3.527      ;
; 10.149 ; sram:srami|rd_out[12] ; sr_d[12]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.462      ; 3.503      ;
; 10.190 ; sram:srami|ra_int[5]  ; sr_a[4]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.474      ; 3.474      ;
; 10.217 ; sram:srami|ra_1       ; sr_a[0]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.465      ; 3.438      ;
; 10.250 ; sram:srami|rd_out[1]  ; sr_d[1]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.466      ; 3.406      ;
; 10.252 ; sram:srami|rd_out[6]  ; sr_d[6]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.466      ; 3.404      ;
; 10.263 ; sram:srami|rd_oe      ; sr_d[13]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.465      ; 3.392      ;
; 10.263 ; sram:srami|rd_oe      ; sr_d[11]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.465      ; 3.392      ;
; 10.284 ; sram:srami|rd_oe      ; sr_d[12]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.465      ; 3.371      ;
; 10.293 ; sram:srami|rd_oe      ; sr_d[1]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.465      ; 3.362      ;
; 10.306 ; sram:srami|roen_int   ; sr_oe_n   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.465      ; 3.349      ;
; 10.349 ; sram:srami|ra_int[17] ; sr_a[16]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.474      ; 3.315      ;
; 10.396 ; sram:srami|rd_oe      ; sr_d[0]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.465      ; 3.259      ;
; 10.411 ; sram:srami|rd_out[11] ; sr_d[11]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.466      ; 3.245      ;
; 10.447 ; sram:srami|rd_oe      ; sr_d[9]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.465      ; 3.208      ;
; 10.448 ; sram:srami|rd_oe      ; sr_d[8]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.465      ; 3.207      ;
; 10.448 ; sram:srami|rd_oe      ; sr_d[10]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.465      ; 3.207      ;
; 10.455 ; sram:srami|adscn      ; sr_adsc_n ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.465      ; 3.200      ;
; 10.482 ; sram:srami|rd_oe      ; sr_d[4]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.465      ; 3.173      ;
; 10.482 ; sram:srami|rd_oe      ; sr_d[3]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.465      ; 3.173      ;
; 10.503 ; sram:srami|ra_int[18] ; sr_a[17]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.479      ; 3.166      ;
; 10.505 ; sram:srami|rd_out[15] ; sr_d[15]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.462      ; 3.147      ;
; 10.545 ; sram:srami|rd_out[7]  ; sr_d[7]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.462      ; 3.107      ;
; 10.557 ; sram:srami|ra_int[6]  ; sr_a[5]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.465      ; 3.098      ;
; 10.587 ; sram:srami|rd_out[13] ; sr_d[13]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.466      ; 3.069      ;
; 10.618 ; sram:srami|ra_int[9]  ; sr_a[8]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.474      ; 3.046      ;
; 10.650 ; sram:srami|bwan       ; sr_bwa_n  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.462      ; 3.002      ;
; 10.663 ; sram:srami|ra_int[13] ; sr_a[12]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.479      ; 3.006      ;
; 10.700 ; sram:srami|ra_int[16] ; sr_a[15]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.468      ; 2.958      ;
; 10.705 ; sram:srami|rd_oe      ; sr_d[2]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.465      ; 2.950      ;
; 10.710 ; sram:srami|bwbn       ; sr_bwb_n  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.462      ; 2.942      ;
; 10.743 ; sram:srami|ra_int[14] ; sr_a[13]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.479      ; 2.926      ;
; 10.745 ; sram:srami|ra_int[12] ; sr_a[11]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.479      ; 2.924      ;
; 10.746 ; sram:srami|rd_out[4]  ; sr_d[4]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.466      ; 2.910      ;
; 10.820 ; sram:srami|rd_out[3]  ; sr_d[3]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.466      ; 2.836      ;
; 10.915 ; sram:srami|ra_int[19] ; sr_a[18]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.468      ; 2.743      ;
; 10.934 ; sram:srami|rd_out[2]  ; sr_d[2]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.466      ; 2.722      ;
; 10.938 ; sram:srami|ra_int[15] ; sr_a[14]  ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.474      ; 2.726      ;
; 10.958 ; sram:srami|ra_int[2]  ; sr_a[1]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.474      ; 2.706      ;
; 11.095 ; sram:srami|ra_int[3]  ; sr_a[2]   ; sys_clk      ; sr_clk_ext  ; 15.000       ; 1.474      ; 2.569      ;
+--------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_33'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.908 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[4]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; 0.754      ; 3.614      ;
; 10.911 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[3]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; 0.754      ; 3.611      ;
; 10.945 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[0]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; 0.754      ; 3.577      ;
; 10.951 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[2]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; 0.754      ; 3.571      ;
; 11.045 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[6]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; 0.754      ; 3.477      ;
; 11.105 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[5]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; 0.754      ; 3.417      ;
; 11.126 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe9a[1]                                                                  ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; 0.754      ; 3.396      ;
; 11.601 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.067     ; 3.319      ;
; 11.679 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_b[1]                                                                                                                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[0]                                                                                                                                                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.069     ; 3.239      ;
; 11.698 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6|cntr_aao:auto_generated|counter_reg_bit[2]               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; 0.753      ; 2.823      ;
; 11.712 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_b[1]                                                                                                                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[6]                                                                                                                                                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.067     ; 3.208      ;
; 11.752 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_b[1]                                                                                                                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[1]                                                                                                                                                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.069     ; 3.166      ;
; 11.757 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_b[1]                                                                                                                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[2]                                                                                                                                                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.069     ; 3.161      ;
; 11.774 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_b[1]                                                                                                                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[4]                                                                                                                                                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.067     ; 3.146      ;
; 11.797 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_b[1]                                                                                                                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[7]                                                                                                                                                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.067     ; 3.123      ;
; 11.831 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_b[1]                                                                                                                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[3]                                                                                                                                                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.069     ; 3.087      ;
; 11.855 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]   ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.067     ; 3.065      ;
; 11.890 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|status_oe                                                                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.044     ; 3.053      ;
; 11.890 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|id_oe                                                                                                                                                                                                                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.044     ; 3.053      ;
; 11.892 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6|cntr_aao:auto_generated|counter_reg_bit[1]               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; 0.753      ; 2.629      ;
; 11.911 ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[0]                                                                                                                                                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.064     ; 3.012      ;
; 11.923 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6|cntr_aao:auto_generated|counter_reg_bit[4]               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; 0.753      ; 2.598      ;
; 11.944 ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[6]                                                                                                                                                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.062     ; 2.981      ;
; 11.961 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~portb_address_reg0         ; clk_33       ; clk_33      ; 15.000       ; 0.114      ; 3.162      ;
; 11.961 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg2                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.067     ; 2.959      ;
; 11.968 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|status_oe                                                                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.054     ; 2.965      ;
; 11.968 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|id_oe                                                                                                                                                                                                                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.054     ; 2.965      ;
; 11.971 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.032     ; 2.984      ;
; 11.971 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.032     ; 2.984      ;
; 11.971 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe1                                                                ; clk_33       ; clk_33      ; 15.000       ; -0.032     ; 2.984      ;
; 11.984 ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[1]                                                                                                                                                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.064     ; 2.939      ;
; 11.988 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                          ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.077     ; 2.922      ;
; 11.989 ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[2]                                                                                                                                                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.064     ; 2.934      ;
; 11.989 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]   ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.067     ; 2.931      ;
; 11.994 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|buf_empty_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~portb_address_reg0         ; clk_33       ; clk_33      ; 15.000       ; 0.107      ; 3.122      ;
; 12.006 ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[4]                                                                                                                                                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.062     ; 2.919      ;
; 12.019 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~portb_address_reg0         ; clk_33       ; clk_33      ; 15.000       ; 0.114      ; 3.104      ;
; 12.020 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|lpm_counter:cntr6|cntr_aao:auto_generated|counter_reg_bit[3]               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; 0.753      ; 2.501      ;
; 12.029 ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[7]                                                                                                                                                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.062     ; 2.896      ;
; 12.037 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_b[1]                                                                                                                                                          ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[5]                                                                                                                                                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.067     ; 2.883      ;
; 12.049 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end_op_reg                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.027     ; 2.911      ;
; 12.054 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|dvalid_reg                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.027     ; 2.906      ;
; 12.063 ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[3]                                                                                                                                                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.064     ; 2.860      ;
; 12.068 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|id_oe                                                                                                                                                                                                   ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[3]                                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.035     ; 2.884      ;
; 12.070 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.032     ; 2.885      ;
; 12.070 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.032     ; 2.885      ;
; 12.070 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe1                                                                ; clk_33       ; clk_33      ; 15.000       ; -0.032     ; 2.885      ;
; 12.076 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[0]                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.035     ; 2.876      ;
; 12.085 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|status_oe                                                                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.044     ; 2.858      ;
; 12.085 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                         ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|id_oe                                                                                                                                                                                                                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.044     ; 2.858      ;
; 12.086 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_write_int                                                                                                                                                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[8] ; clk_33       ; clk_33      ; 15.000       ; -0.037     ; 2.864      ;
; 12.090 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_write_int                                                                                                                                                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[7] ; clk_33       ; clk_33      ; 15.000       ; -0.037     ; 2.860      ;
; 12.090 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~portb_address_reg0         ; clk_33       ; clk_33      ; 15.000       ; 0.108      ; 3.027      ;
; 12.105 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[3]                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.062     ; 2.820      ;
; 12.105 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[5]                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.062     ; 2.820      ;
; 12.105 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[2]                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.062     ; 2.820      ;
; 12.105 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[6]                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.062     ; 2.820      ;
; 12.105 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[1]                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.062     ; 2.820      ;
; 12.105 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[0]                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.062     ; 2.820      ;
; 12.105 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[4]                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.062     ; 2.820      ;
; 12.119 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_erase_int                                                                                                                                                                                  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[8] ; clk_33       ; clk_33      ; 15.000       ; -0.039     ; 2.829      ;
; 12.123 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_erase_int                                                                                                                                                                                  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[7] ; clk_33       ; clk_33      ; 15.000       ; -0.039     ; 2.825      ;
; 12.125 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                            ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe8                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.867     ; 1.995      ;
; 12.130 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[8]                        ; clk_33       ; clk_33      ; 15.000       ; -0.013     ; 2.844      ;
; 12.130 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[0]                        ; clk_33       ; clk_33      ; 15.000       ; -0.013     ; 2.844      ;
; 12.130 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[1]                        ; clk_33       ; clk_33      ; 15.000       ; -0.013     ; 2.844      ;
; 12.130 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[2]                        ; clk_33       ; clk_33      ; 15.000       ; -0.013     ; 2.844      ;
; 12.130 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[3]                        ; clk_33       ; clk_33      ; 15.000       ; -0.013     ; 2.844      ;
; 12.130 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[4]                        ; clk_33       ; clk_33      ; 15.000       ; -0.013     ; 2.844      ;
; 12.130 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[5]                        ; clk_33       ; clk_33      ; 15.000       ; -0.013     ; 2.844      ;
; 12.130 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[6]                        ; clk_33       ; clk_33      ; 15.000       ; -0.013     ; 2.844      ;
; 12.130 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[7]                        ; clk_33       ; clk_33      ; 15.000       ; -0.013     ; 2.844      ;
; 12.148 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end_op_reg                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.027     ; 2.812      ;
; 12.153 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|dvalid_reg                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.027     ; 2.807      ;
; 12.154 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_write_int                                                                                                                                                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[6] ; clk_33       ; clk_33      ; 15.000       ; -0.037     ; 2.796      ;
; 12.158 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_write_int                                                                                                                                                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[5] ; clk_33       ; clk_33      ; 15.000       ; -0.037     ; 2.792      ;
; 12.161 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_data_state                                                            ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; 0.748      ; 2.355      ;
; 12.163 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|buf_empty_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[8]                        ; clk_33       ; clk_33      ; 15.000       ; -0.020     ; 2.804      ;
; 12.163 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|buf_empty_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[0]                        ; clk_33       ; clk_33      ; 15.000       ; -0.020     ; 2.804      ;
; 12.163 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|buf_empty_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[1]                        ; clk_33       ; clk_33      ; 15.000       ; -0.020     ; 2.804      ;
; 12.163 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|buf_empty_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[2]                        ; clk_33       ; clk_33      ; 15.000       ; -0.020     ; 2.804      ;
; 12.163 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|buf_empty_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[3]                        ; clk_33       ; clk_33      ; 15.000       ; -0.020     ; 2.804      ;
; 12.163 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|buf_empty_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[4]                        ; clk_33       ; clk_33      ; 15.000       ; -0.020     ; 2.804      ;
; 12.163 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|buf_empty_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[5]                        ; clk_33       ; clk_33      ; 15.000       ; -0.020     ; 2.804      ;
; 12.163 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|buf_empty_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[6]                        ; clk_33       ; clk_33      ; 15.000       ; -0.020     ; 2.804      ;
; 12.163 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|buf_empty_reg                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[7]                        ; clk_33       ; clk_33      ; 15.000       ; -0.020     ; 2.804      ;
; 12.175 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe2a[0]                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.035     ; 2.777      ;
; 12.180 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_data_state                                                           ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|wire_sd4_regout                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; 0.748      ; 2.336      ;
; 12.187 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_erase_int                                                                                                                                                                                  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[6] ; clk_33       ; clk_33      ; 15.000       ; -0.039     ; 2.761      ;
; 12.188 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[8]                        ; clk_33       ; clk_33      ; 15.000       ; -0.013     ; 2.786      ;
; 12.188 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[0]                        ; clk_33       ; clk_33      ; 15.000       ; -0.013     ; 2.786      ;
; 12.188 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[1]                        ; clk_33       ; clk_33      ; 15.000       ; -0.013     ; 2.786      ;
; 12.188 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[2]                        ; clk_33       ; clk_33      ; 15.000       ; -0.013     ; 2.786      ;
; 12.188 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[3]                        ; clk_33       ; clk_33      ; 15.000       ; -0.013     ; 2.786      ;
; 12.188 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[4]                        ; clk_33       ; clk_33      ; 15.000       ; -0.013     ; 2.786      ;
; 12.188 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[5]                        ; clk_33       ; clk_33      ; 15.000       ; -0.013     ; 2.786      ;
; 12.188 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[6]                        ; clk_33       ; clk_33      ; 15.000       ; -0.013     ; 2.786      ;
; 12.188 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[1] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[7]                        ; clk_33       ; clk_33      ; 15.000       ; -0.013     ; 2.786      ;
; 12.189 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~portb_address_reg0         ; clk_33       ; clk_33      ; 15.000       ; 0.108      ; 2.928      ;
; 12.191 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_erase_int                                                                                                                                                                                  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[5] ; clk_33       ; clk_33      ; 15.000       ; -0.039     ; 2.757      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.124 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.046     ; 3.817      ;
; 16.204 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.046     ; 3.737      ;
; 16.369 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.046     ; 3.572      ;
; 16.449 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.046     ; 3.492      ;
; 16.475 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|wire_cent_unit0_dprioout ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[0]         ; clk_50       ; clk_50      ; 20.000       ; -0.026     ; 3.486      ;
; 16.548 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 3.403      ;
; 16.617 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 3.326      ;
; 16.628 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.046     ; 3.313      ;
; 16.644 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 3.299      ;
; 16.708 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.046     ; 3.233      ;
; 16.716 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 3.227      ;
; 16.793 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 3.158      ;
; 16.862 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 3.081      ;
; 16.889 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 3.054      ;
; 16.955 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[21]           ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.983      ;
; 16.956 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21]    ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.982      ;
; 16.957 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]     ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.981      ;
; 16.961 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.982      ;
; 17.021 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[23]           ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.917      ;
; 17.035 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[21]           ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.903      ;
; 17.036 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21]    ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.902      ;
; 17.037 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]     ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.901      ;
; 17.052 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.899      ;
; 17.099 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[23]           ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.839      ;
; 17.121 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]     ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.817      ;
; 17.121 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19]    ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.817      ;
; 17.122 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[19]           ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.816      ;
; 17.163 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[6]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.780      ;
; 17.169 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]     ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.769      ;
; 17.172 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23]    ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.766      ;
; 17.179 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[8]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.764      ;
; 17.188 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[1]        ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 2.012      ;
; 17.205 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.738      ;
; 17.205 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]     ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.733      ;
; 17.205 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19]    ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.733      ;
; 17.206 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[19]           ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.732      ;
; 17.219 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[0]        ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 1.981      ;
; 17.228 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24]    ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.710      ;
; 17.230 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]     ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.708      ;
; 17.232 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.711      ;
; 17.235 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[24]           ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.703      ;
; 17.247 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]     ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.691      ;
; 17.250 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23]    ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.688      ;
; 17.261 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[7]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.682      ;
; 17.275 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[14]           ; clk_50       ; clk_50      ; 20.000       ; -0.045     ; 2.667      ;
; 17.282 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[0]        ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 1.918      ;
; 17.283 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[25]           ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.655      ;
; 17.284 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25]    ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.654      ;
; 17.285 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]     ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.653      ;
; 17.291 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[26]    ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.647      ;
; 17.293 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[26]           ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.645      ;
; 17.295 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10]    ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.643      ;
; 17.304 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD       ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.639      ;
; 17.306 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18]    ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.632      ;
; 17.307 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[18]           ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.631      ;
; 17.308 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]     ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.630      ;
; 17.310 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24]    ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.628      ;
; 17.312 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]     ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.626      ;
; 17.317 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[24]           ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.621      ;
; 17.321 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]     ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.617      ;
; 17.321 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20]    ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.617      ;
; 17.323 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[20]           ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.615      ;
; 17.338 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[12]           ; clk_50       ; clk_50      ; 20.000       ; -0.046     ; 2.603      ;
; 17.338 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[2]        ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 1.862      ;
; 17.351 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[22]           ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.587      ;
; 17.352 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22]    ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.586      ;
; 17.353 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]     ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.585      ;
; 17.359 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[14]           ; clk_50       ; clk_50      ; 20.000       ; -0.045     ; 2.583      ;
; 17.359 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[25]           ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.579      ;
; 17.360 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25]    ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.578      ;
; 17.361 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]     ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.577      ;
; 17.376 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[26]    ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.562      ;
; 17.378 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[26]           ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.560      ;
; 17.379 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[21]           ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 2.569      ;
; 17.380 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21]    ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 2.568      ;
; 17.380 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10]    ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.558      ;
; 17.381 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]     ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 2.567      ;
; 17.384 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18]    ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.554      ;
; 17.385 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[18]           ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.553      ;
; 17.386 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]     ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.552      ;
; 17.399 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[1]        ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                  ; clk_50       ; clk_50      ; 20.000       ; -0.038     ; 2.550      ;
; 17.400 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]     ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.538      ;
; 17.400 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20]    ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.538      ;
; 17.402 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[20]           ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.536      ;
; 17.407 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[2]        ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 1.793      ;
; 17.408 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[6]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.535      ;
; 17.411 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[0]        ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                  ; clk_50       ; clk_50      ; 20.000       ; -0.038     ; 2.538      ;
; 17.414 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[13]           ; clk_50       ; clk_50      ; 20.000       ; -0.045     ; 2.528      ;
; 17.415 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[12]           ; clk_50       ; clk_50      ; 20.000       ; -0.046     ; 2.526      ;
; 17.423 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[0]              ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.515      ;
; 17.424 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[8]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                      ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.519      ;
; 17.424 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[0]        ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                  ; clk_50       ; clk_50      ; 20.000       ; -0.038     ; 2.525      ;
; 17.436 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[22]           ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.502      ;
; 17.437 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22]    ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.501      ;
; 17.438 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[23]           ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 2.510      ;
; 17.438 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]     ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.500      ;
; 17.466 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[23]           ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.474      ;
; 17.486 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[1]        ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[7]         ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.454      ;
; 17.486 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[1]        ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[1]         ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.454      ;
; 17.486 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[1]        ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[0]         ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.454      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_16mhz'                                                            ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 61.999 ; porst_n_q ; porst_n ; clk_16mhz    ; clk_16mhz   ; 62.500       ; -0.045     ; 0.373      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_33'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.141 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[0]  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~porta_address_reg0 ; clk_33       ; clk_33      ; 0.000        ; 0.225      ; 0.470      ;
; 0.144 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[8]  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~porta_address_reg0 ; clk_33       ; clk_33      ; 0.000        ; 0.225      ; 0.473      ;
; 0.145 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[1]  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~porta_address_reg0 ; clk_33       ; clk_33      ; 0.000        ; 0.225      ; 0.474      ;
; 0.152 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[5]  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~porta_address_reg0 ; clk_33       ; clk_33      ; 0.000        ; 0.225      ; 0.481      ;
; 0.154 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[6]  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|altsyncram_1qo1:FIFOram|ram_block1a0~porta_address_reg0 ; clk_33       ; clk_33      ; 0.000        ; 0.225      ; 0.483      ;
; 0.178 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|add_msb_reg                                                                                        ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|add_msb_reg                                                                                                            ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_int                                                                                                                                                                                                                  ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_int                                                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_0                                                                                                                                                                                                                     ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_0                                                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_1                                                                                                                                                                                                                     ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_1                                                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_2                                                                                                                                                                                                                     ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.SEL_2                                                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_bulk_erase_int                                                                                                                                                                                                                 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_bulk_erase_int                                                                                                                                                                                                                                     ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_rdid_int                                                                                                                                                                                                                  ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_rdid_int                                                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_shift_bytes_int                                                                                                                                                                                                                ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_shift_bytes_int                                                                                                                                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_status_int                                                                                                                                                                                                                ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_status_int                                                                                                                                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_protect_int                                                                                                                                                                                                             ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_protect_int                                                                                                                                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_erase_int                                                                                                                                                                                                               ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_erase_int                                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_write_int                                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_write_int                                                                                                                                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[1]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[1]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[2]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[2]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.IDLE                                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.IDLE                                                                                                                                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_cyc_int                                                                                                                                                                                                        ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_cyc_int                                                                                                                                                                                                                            ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|streg_datain_reg                                                                                   ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|streg_datain_reg                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|ncs_reg                                                                                            ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|ncs_reg                                                                                                                ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_BOOT_ADDR_WB_FALLBACK                                                                                                                                                               ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_BOOT_ADDR_WB_FALLBACK                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_BOOT_ADDR_WB_FALLBACK                                                                                                                                                                ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_BOOT_ADDR_WB_FALLBACK                                                                                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_WATCHDOG_VALUE                                                                                                                                                                      ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_WATCHDOG_VALUE                                                                                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.IDLE                                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|b2lw_state.IDLE                                                                                                                                                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_fsm_int                                                                                                                                                                                                              ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_fsm_int                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                              ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.FPGA_IMAGE                                                                                                                                                                                ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.FPGA_IMAGE                                                                                                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_BOOT_ADDR_WB_FGPA_IMAGE                                                                                                                                                              ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_BOOT_ADDR_WB_FGPA_IMAGE                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_RECONFIG_COND                                                                                                                                                                        ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_RECONFIG_COND                                                                                                                                                                                            ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_BOOT_ADDR                                                                                                                                                                           ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_BOOT_ADDR                                                                                                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_WATCHDOG_ENABLE                                                                                                                                                                     ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.WRITE_WATCHDOG_ENABLE                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_CURR_STATE                                                                                                                                                                           ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_CURR_STATE                                                                                                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|b_full      ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|b_full                          ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_write                                                                                                                                                                                                         ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_write                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|reconfig_int                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|reconfig_int                                                                                                                                                                                                                           ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_illegal_erase_q                                                                                                                                                                                               ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_illegal_erase_q                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_illegal_write_q                                                                                                                                                                                               ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_illegal_write_q                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|rd_ptr                                                                                                                                                                                          ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|rd_ptr                                                                                                                                                                                                              ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|stb_b_int                                                                                                                                                                                                           ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|stb_b_int                                                                                                                                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|wr_ptr                                                                                                                                                                                          ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|wr_ptr                                                                                                                                                                                                              ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_state.IDLE                                                                                                                                                                                                     ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_state.IDLE                                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_status_reg                                                                                    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_status_reg                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|b_non_empty ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                     ; clk_33       ; clk_33      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_address_state                                                                                      ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_address_state                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_source_update_state                                                                                ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_source_update_state                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_cyc                                                                                                                                                                                                         ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_cyc                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_state.IDLE                                                                                                                                                                                                  ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_state.IDLE                                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_start                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_start                                                                                                                                                                                                                           ; clk_33       ; clk_33      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|dvalid_reg                                                                                         ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|dvalid_reg                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                                                      ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|fast_read_reg                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                                                      ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_rdid_reg                                                                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_pre_data_state                                                                                    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_pre_data_state                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_pre_data_state                                                                                     ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_pre_data_state                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_post_data_state                                                                                   ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_post_data_state                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_source_update_state                                                                               ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_source_update_state                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_post_state                                                                                         ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|read_post_state                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.041      ; 0.307      ;
; 0.184 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|asmi_opcode_reg[2]                                                                                 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|asmi_opcode_reg[3]                                                                                                     ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 0.312      ;
; 0.185 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe1                                  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe1                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe1                                  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe1                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe1                                  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe1                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.SEL_3                                                                                                                                                                                                                     ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|lw2b_state.END_ACCESS                                                                                                                                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[14]                                                                                       ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[15]                                                                                                           ; clk_33       ; clk_33      ; 0.000        ; 0.042      ; 0.312      ;
; 0.187 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_ack_int                                                                                                                                                                                                        ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_ack_int                                                                                                                                                                                                                            ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[23]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[23]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[21]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[21]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[19]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[19]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[16]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[16]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe1                                    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe1                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[11]                                                                                       ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[12]                                                                                                           ; clk_33       ; clk_33      ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[6]                                                                                     ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[7]                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[4]                                                                                     ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[5]                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[2]                                                                                     ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[3]                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|wbs_reg_ack_int                                                                                                                                                                                         ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|wbs_reg_ack_int                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[8]                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[8]                                                                                                                                                                                                         ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[12]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff2|data_a_q[12]                                                                                                                                                                                                        ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe1                                      ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:gen_cntr|a_graycounter_trh:auto_generated|dffe1                                                          ; clk_33       ; clk_33      ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[4]                                                                                        ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[5]                                                                                                            ; clk_33       ; clk_33      ; 0.000        ; 0.042      ; 0.314      ;
; 0.190 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe1                                    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[0]                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.317      ;
; 0.191 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe1                                    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:stage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.318      ;
; 0.192 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_start                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_cyc                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.IDLE                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_CURR_STATE                                                                                                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.044      ; 0.320      ;
; 0.194 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_pre_data_state                                                                                    ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|write_data_state                                                                                                            ; clk_33       ; clk_33      ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_dout_reg[1]                                                                                   ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_dout_reg[2]                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.324      ;
; 0.195 ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe1                                  ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1]                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.045      ; 0.324      ;
; 0.197 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[4]                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[4]                                                                                                                                                                                                                           ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.324      ;
; 0.198 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[0]                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[0]                                                                                                                                                                                                                           ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.325      ;
; 0.199 ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[22]                                                                                              ; z126_01_top:sflash|z126_01_ru_cycloneiv:\z126_01_ru_gen:z126_01_ru_cycloneiv_gen:z126_01_ru_cycloneiv_i0|z126_01_ru_cycloneiv_rmtupdt_2pp:z126_01_ru_cycloneiv_rmtupdt_2pp_component|dffe7a[21]                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[5]                                                                                                                                                                                                       ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[5]                                                                                                                                                                                                                           ; clk_33       ; clk_33      ; 0.000        ; 0.043      ; 0.326      ;
; 0.199 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[17]                                                                                                                                                                                                      ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[17]                                                                                                           ; clk_33       ; clk_33      ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_done                                                                                                                                                                                                        ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_ru_state.IDLE                                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.042      ; 0.325      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.142 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_trb:wr_ptr|counter_reg_bit[2]                                              ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|altsyncram_rhh1:FIFOram|ram_block1a0~porta_address_reg0                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.226      ; 0.472      ;
; 0.147 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_trb:wr_ptr|counter_reg_bit[6]                                              ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|altsyncram_rhh1:FIFOram|ram_block1a0~porta_address_reg0                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.226      ; 0.477      ;
; 0.150 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_trb:wr_ptr|counter_reg_bit[5]                                              ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|altsyncram_rhh1:FIFOram|ram_block1a0~porta_address_reg0                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.226      ; 0.480      ;
; 0.151 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_trb:wr_ptr|counter_reg_bit[3]                                              ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|altsyncram_rhh1:FIFOram|ram_block1a0~porta_address_reg0                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.226      ; 0.481      ;
; 0.158 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_trb:wr_ptr|counter_reg_bit[0]                                              ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|altsyncram_rhh1:FIFOram|ram_block1a0~porta_address_reg0                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.226      ; 0.488      ;
; 0.164 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_trb:wr_ptr|counter_reg_bit[1]                                              ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|altsyncram_rhh1:FIFOram|ram_block1a0~porta_address_reg0                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.226      ; 0.494      ;
; 0.165 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_trb:wr_ptr|counter_reg_bit[7]                                              ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|altsyncram_rhh1:FIFOram|ram_block1a0~porta_address_reg0                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.226      ; 0.495      ;
; 0.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|get_header                                                                                                                                   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|get_header                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[7] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[8] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[9] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[5] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[6] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[4] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 0.307      ;
; 0.173 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.req_bus                                                                                                                                                            ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|mstr_state.req_bus                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_acc_valid_int                                                                                                                                                                      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_acc_valid_int                                                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.050      ; 0.307      ;
; 0.174 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|wb_dma_acc_q                                                                                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|wb_dma_acc_q                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.049      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|ct_state.waitstate                                                                                                                                      ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|ct_state.waitstate                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|ct_state.idle                                                                                                                                           ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|ct_state.idle                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_almost_full                                                                                                                                                            ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_almost_full                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_empty                                                                                                                                                                  ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_empty                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_mstr:dma_mstr|mstr_state.idle                                                                                                                                                             ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_mstr:dma_mstr|mstr_state.idle                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wb_bus:wbb|switch_fab_3:sf_3|sw_state[1]                                                                                                                                                                                         ; wb_bus:wbb|switch_fab_3:sf_3|sw_state[1]                                                                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sram:srami|sram_state.sram_idle                                                                                                                                                                                                  ; sram:srami|sram_state.sram_idle                                                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|locsta_0[3]                                                                                                                                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|locsta_0[3]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|locsta_1[3]                                                                                                                                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|locsta_1[3]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.IDLE                                                                                                                                                                        ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.IDLE                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.REQUEST_INTA                                                                                                                                                                ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.REQUEST_INTA                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.WAIT_ON_DEASSERT_INTA                                                                                                                                                       ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.WAIT_ON_DEASSERT_INTA                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[6]                                                                                                                                                                                ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[6]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.DEASSERT_INTA                                                                                                                                                               ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|msi_state.DEASSERT_INTA                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[2]                                                                                                                                                                                ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[2]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[3]                                                                                                                                                                                ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[3]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[8]                                                                                                                                                                                ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[8]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[10]                                                                                                                                                                               ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[10]                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[9]                                                                                                                                                                                ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[9]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[11]                                                                                                                                                                               ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[11]                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[7]                                                                                                                                                                                ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[7]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[0]                                                                                                                                                                                ; ip_16z091_01_top:pcie|pcie_msi:pcie_msi_i0|irq[0]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|multi_cpl                                                                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|multi_cpl                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[3]                                                                                                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[3]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[2]                                                                                                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[2]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[1]                                                                                                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[1]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[0]                                                                                                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|br_o_n[0]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|ma_io_ctrl.d_dir                                                                                                                                                              ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_master:master|ma_io_ctrl.d_dir                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|d64_high                                                                                                                                                                            ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|d64_high                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|loc_mstr_state.idle                                                                                                                                                                 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|loc_mstr_state.idle                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|req_state                                                                                                                                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|req_state                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|sl_io_ctrl.d_oe_n                                                                                                                                                               ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|sl_io_ctrl.d_oe_n                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|loc_mstr_state.req_bus                                                                                                                                                              ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|loc_mstr_state.req_bus                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|loc_mstr_state.req_bus2                                                                                                                                                             ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbm:wbm|loc_mstr_state.req_bus2                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[0]                                                                                                                                                                        ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[0]                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[1]                                                                                                                                                                        ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[1]                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[3]                                                                                                                                                                        ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[3]                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[2]                                                                                                                                                                        ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[2]                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|sysc_reg_int[1]                                                                                                                                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|sysc_reg_int[1]                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|sysc_reg_int[2]                                                                                                                                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|sysc_reg_int[2]                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|sysc_reg_int[0]                                                                                                                                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|sysc_reg_int[0]                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mstr_int[0]                                                                                                                                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mstr_int[0]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mstr_int[5]                                                                                                                                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mstr_int[5]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mstr_int[2]                                                                                                                                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mstr_int[2]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[2]                                                                                                                                                                       ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[2]                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|rstate.rpass                                                                                                                                                            ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|rstate.rpass                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|rstate.rgntrel                                                                                                                                                          ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|rstate.rgntrel                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|rstate.rgrant1                                                                                                                                                          ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|rstate.rgrant1                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state.grant_1_idle                                                                                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state.grant_1_idle                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state.grant_3_idle                                                                                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state.grant_3_idle                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state.grant_2_idle                                                                                                                                                    ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|arbit_state.grant_2_idle                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|ibgoutn[0]                                                                                                                                                                  ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_arbiter:arbiter|ibgoutn[0]                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|rstate.rgrant                                                                                                                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_requester:requester|rstate.rgrant                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|usedw_is_2_dff                                                                  ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|usedw_is_2_dff                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|usedw_is_0_dff                                                                  ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|usedw_is_0_dff                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|full_dff                                                                        ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|full_dff                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[7]                                                                 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[7]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[6]                                                                 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[6]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[5]                                                                 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[5]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[4]                                                                 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[4]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[3]                                                                 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[3]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[2]                                                                 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[2]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[1]                                                                 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[1]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[0]                                                                 ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[0]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbs:wbs|mensb_state.mensb_vme_d64                                                                                                                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbs:wbs|mensb_state.mensb_vme_d64                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wb_bus:wbb|switch_fab_2:sf_4|sw_state[1]                                                                                                                                                                                         ; wb_bus:wbb|switch_fab_2:sf_4|sw_state[1]                                                                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbs:wbs|mensb_state.mensb_idle                                                                                                                                                              ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbs:wbs|mensb_state.mensb_idle                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbs:wbs|mensb_state.mensb_vme_req                                                                                                                                                           ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_wbs:wbs|mensb_state.mensb_vme_req                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|wbm_adr_o_cnt[1]                                                                                                                                                                      ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|wbm_adr_o_cnt[1]                                                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_cyc_o[0]                                                                                                                               ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_cyc_o[0]                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[3]                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[3]                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[0]                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[0]                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[1]                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[1]                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[2]                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wb_bar_dec_int_d[2]                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_stb                                                                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|wbm_stb                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|suspend                                                                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|suspend                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|goto_start                                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|goto_start                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[8] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[7] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[9] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[6] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[5] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[2] ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_qoc:wrptr_g1p|counter10a[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pcie_sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.161 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|parity6         ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.228      ; 0.473      ;
; 0.162 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|parity6         ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.228      ; 0.474      ;
; 0.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.051      ; 0.307      ;
; 0.173 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a2      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a2      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|int_ready                                                                                                                                            ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|int_ready                                                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.050      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                              ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                              ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5                                                                                                                            ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5                                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                                                     ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short                                                                                                                               ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short                                                                                                                               ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4                                                                                                                            ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4                                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|int_c_wr                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|int_c_wr                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a0      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a0      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a1      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_c_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a1      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                                                     ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]                                                                                                                     ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]                                                                                                                       ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]                                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|ack_int                                                                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|ack_int                                                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_in[14]                                                                                                                                              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_in[14]                                                                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timeout                                                                                                       ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_compl_timeout:tx_compl_timeout_comp|timeout                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a2      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a2      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a0      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a0      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a1      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a1      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_ctrl:rx_ctrl_comp|state.ECRC_ERROR                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_ctrl:rx_ctrl_comp|state.ECRC_ERROR                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|int_cntr_val_temp[9]                                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|int_cntr_val_temp[9]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|app_int_sts                                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|app_int_sts                                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|app_msi_req                                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|interrupt_core:interrupt_core_comp|app_msi_req                                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10            ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:wr_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|rst_cwh_cnt[1]                                                                                                                                                                                               ; ip_16z091_01_top:pcie|rst_cwh_cnt[1]                                                                                                                                                                                               ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_st_sop0                                                                                                                      ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_st_sop0                                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_qq[27]                                                                                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|data_qq[27]                                                                                                             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|payload_loop                                                                                                                    ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|payload_loop                                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_tag_nbr[5]                                                                                                                   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_tag_nbr[5]                                                                                                                   ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|make_header                                                                                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|make_header                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|wait_clk[1]                                                                                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|wait_clk[1]                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[10]                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|desired_len[10]                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|payload_loop_en                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|payload_loop_en                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|arbit_access[1]                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|arbit_access[1]                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|arbit_access[0]                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|arbit_access[0]                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a0                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a0                                             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a2                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a2                                             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a1                                             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a1                                             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tag_nbr_cntr[0]                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tag_nbr_cntr[0]                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10             ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5              ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_fifo:c_fifo_comp|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3aj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_bus                                                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_bus                                                                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_msi                                                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_msi                                                                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_max                                                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|init:init_comp|ctl_max                                                                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|rx_fifo_in_o[30]                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|rx_get_data:rx_get_data_comp|rx_fifo_in_o[30]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|compl_abort                                                                                                                     ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|compl_abort                                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|c_wr_int                                                                                                                        ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|c_wr_int                                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|io_write_int                                                                                                            ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_put_data:tx_put_data_comp|io_write_int                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|get_next_header                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|get_next_header                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|abort_compl_int                                                                                                                 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|abort_compl_int                                                                                                                 ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_wr_head_enable                                                                                                               ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_wr_head_enable                                                                                                               ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_c_head_enable                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|tx_c_head_enable                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|state.PREP_TRANS                                                                                                                ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|state.PREP_TRANS                                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|state.START_TRANS                                                                                                               ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_ctrl:tx_ctrl_comp|state.START_TRANS                                                                                                               ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.041      ; 0.307      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.179 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[2]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[2]            ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[0]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[0]            ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV          ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE         ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                    ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT          ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[1]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|state_mc_reg[1]            ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[2]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[2]            ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[1]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[1]            ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD       ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT      ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                   ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB           ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB           ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse               ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse               ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                      ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|done                      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|done                      ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|write_reg                 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|write_reg                 ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_READ          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_READ          ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                 ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE            ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR       ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.185 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[20]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[21]         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.312      ;
; 0.186 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]   ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]   ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[5]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[6]   ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[3]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]   ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[3]   ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[23]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[24]         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[21]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[22]         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[18]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[19]         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[0]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[0]            ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]   ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]   ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]   ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[5]   ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]   ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[25]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[26]         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[0]          ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]   ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[26]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.315      ;
; 0.189 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[24]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[25]         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.316      ;
; 0.197 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|done                      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.324      ;
; 0.198 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[15]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[7]             ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[4]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[5]       ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[3]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[4]       ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.325      ;
; 0.199 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|done                      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_WAIT             ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.326      ;
; 0.201 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[14]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[6]             ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.328      ;
; 0.201 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[2]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[0]            ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.329      ;
; 0.202 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[11]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[3]             ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.329      ;
; 0.202 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[11]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[12]      ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.329      ;
; 0.203 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[14]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[15]      ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.330      ;
; 0.203 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[12]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[13]      ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.330      ;
; 0.204 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[2]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV              ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.332      ;
; 0.205 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[12]      ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[4]             ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.332      ;
; 0.212 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[1]            ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|startup_cntr[2]            ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.340      ;
; 0.213 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                    ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV          ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.341      ;
; 0.247 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[6]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]   ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.375      ;
; 0.248 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[11]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[12]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.375      ;
; 0.248 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[27]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[28]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.375      ;
; 0.248 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[9]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[10]  ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.376      ;
; 0.248 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[1]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]   ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.376      ;
; 0.248 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_WR     ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.376      ;
; 0.249 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[0]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[1]   ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.376      ;
; 0.249 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[16]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[17]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.376      ;
; 0.249 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[14]               ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[14]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.376      ;
; 0.249 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]   ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]   ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.377      ;
; 0.249 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[7]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]   ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.376      ;
; 0.250 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[15]               ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[15]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.377      ;
; 0.251 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_WR           ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.378      ;
; 0.252 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[12]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|rd_out_data_shift_reg[13]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.379      ;
; 0.253 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[12]               ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[12]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.380      ;
; 0.253 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[12]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[13]         ; clk_50       ; clk_50      ; 0.000        ; 0.045      ; 0.382      ;
; 0.254 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[1]          ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.381      ;
; 0.254 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_RD           ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse               ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.382      ;
; 0.255 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[8]       ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|in_data_shift_reg[9]       ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.382      ;
; 0.256 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB           ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.TEST_INPUT          ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.384      ;
; 0.257 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB           ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.385      ;
; 0.260 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_READ          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|read                      ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.387      ;
; 0.261 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[14]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[15]         ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.389      ;
; 0.262 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[30]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[31]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.389      ;
; 0.262 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[28]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[29]         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.389      ;
; 0.262 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[6]          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[7]          ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.389      ;
; 0.263 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[26]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[27]         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.390      ;
; 0.263 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[8]          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[9]          ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.390      ;
; 0.263 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[5]          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[6]          ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.390      ;
; 0.264 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[29]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[30]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.391      ;
; 0.264 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[28]  ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|wr_out_data_shift_reg[29]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.391      ;
; 0.264 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[22]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[23]         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.391      ;
; 0.264 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[4]          ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[5]          ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.391      ;
; 0.265 ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[29]         ; ip_16z091_01_top:pcie|alt_reconf:alt_reconf_comp|alt_reconf_alt_c3gxb_reconfig_1801:alt_reconf_alt_c3gxb_reconfig_1801_component|alt_reconf_alt_dprio_v5k:dprio|addr_shift_reg[30]         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.392      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_16mhz'                                                            ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.186 ; porst_n_q ; porst_n ; clk_16mhz    ; clk_16mhz   ; 0.000        ; 0.045      ; 0.315      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_125'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.188 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|fixedclk_div[0]            ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|fixedclk_div[0]            ; clk_125      ; clk_125     ; 0.000        ; 0.042      ; 0.314      ;
; 0.266 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|reconfig_togxb_busy_reg[0] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|reconfig_togxb_busy_reg[1] ; clk_125      ; clk_125     ; 0.000        ; 0.045      ; 0.395      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sr_clk_ext'                                                                         ;
+-------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+
; 0.413 ; sram:srami|ra_int[3]  ; sr_a[2]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.724      ; 2.447      ;
; 0.529 ; sram:srami|ra_int[2]  ; sr_a[1]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.724      ; 2.563      ;
; 0.544 ; sram:srami|ra_int[15] ; sr_a[14]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.724      ; 2.578      ;
; 0.552 ; sram:srami|rd_out[2]  ; sr_d[2]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.716      ; 2.578      ;
; 0.567 ; sram:srami|ra_int[19] ; sr_a[18]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.718      ; 2.595      ;
; 0.605 ; sram:srami|rd_oe      ; sr_d[2]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.715      ; 2.630      ;
; 0.650 ; sram:srami|rd_out[3]  ; sr_d[3]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.716      ; 2.676      ;
; 0.707 ; sram:srami|rd_out[4]  ; sr_d[4]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.716      ; 2.733      ;
; 0.709 ; sram:srami|ra_int[12] ; sr_a[11]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.728      ; 2.747      ;
; 0.715 ; sram:srami|ra_int[14] ; sr_a[13]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.728      ; 2.753      ;
; 0.745 ; sram:srami|bwbn       ; sr_bwb_n  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.712      ; 2.767      ;
; 0.758 ; sram:srami|ra_int[16] ; sr_a[15]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.718      ; 2.786      ;
; 0.758 ; sram:srami|ra_int[13] ; sr_a[12]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.728      ; 2.796      ;
; 0.802 ; sram:srami|rd_oe      ; sr_d[3]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.715      ; 2.827      ;
; 0.802 ; sram:srami|rd_oe      ; sr_d[4]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.715      ; 2.827      ;
; 0.803 ; sram:srami|bwan       ; sr_bwa_n  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.712      ; 2.825      ;
; 0.818 ; sram:srami|ra_int[9]  ; sr_a[8]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.724      ; 2.852      ;
; 0.832 ; sram:srami|rd_oe      ; sr_d[10]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.715      ; 2.857      ;
; 0.832 ; sram:srami|rd_oe      ; sr_d[8]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.715      ; 2.857      ;
; 0.833 ; sram:srami|rd_oe      ; sr_d[9]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.715      ; 2.858      ;
; 0.837 ; sram:srami|rd_out[13] ; sr_d[13]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.716      ; 2.863      ;
; 0.848 ; sram:srami|ra_int[6]  ; sr_a[5]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.715      ; 2.873      ;
; 0.868 ; sram:srami|rd_oe      ; sr_d[0]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.715      ; 2.893      ;
; 0.875 ; sram:srami|rd_out[7]  ; sr_d[7]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.712      ; 2.897      ;
; 0.901 ; sram:srami|ra_int[18] ; sr_a[17]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.728      ; 2.939      ;
; 0.907 ; sram:srami|rd_out[15] ; sr_d[15]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.712      ; 2.929      ;
; 0.932 ; sram:srami|adscn      ; sr_adsc_n ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.715      ; 2.957      ;
; 0.946 ; sram:srami|rd_oe      ; sr_d[1]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.715      ; 2.971      ;
; 0.970 ; sram:srami|rd_oe      ; sr_d[12]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.715      ; 2.995      ;
; 0.988 ; sram:srami|rd_oe      ; sr_d[11]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.715      ; 3.013      ;
; 0.988 ; sram:srami|rd_oe      ; sr_d[13]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.715      ; 3.013      ;
; 0.996 ; sram:srami|rd_out[11] ; sr_d[11]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.716      ; 3.022      ;
; 1.056 ; sram:srami|ra_int[17] ; sr_a[16]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.724      ; 3.090      ;
; 1.096 ; sram:srami|roen_int   ; sr_oe_n   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.715      ; 3.121      ;
; 1.098 ; sram:srami|rd_oe      ; sr_d[14]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.715      ; 3.123      ;
; 1.098 ; sram:srami|rd_oe      ; sr_d[6]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.715      ; 3.123      ;
; 1.098 ; sram:srami|rd_oe      ; sr_d[7]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.715      ; 3.123      ;
; 1.107 ; sram:srami|rd_out[6]  ; sr_d[6]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.716      ; 3.133      ;
; 1.110 ; sram:srami|rd_oe      ; sr_d[5]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.715      ; 3.135      ;
; 1.110 ; sram:srami|rd_oe      ; sr_d[15]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.715      ; 3.135      ;
; 1.130 ; sram:srami|rd_out[1]  ; sr_d[1]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.716      ; 3.156      ;
; 1.177 ; sram:srami|ra_1       ; sr_a[0]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.715      ; 3.202      ;
; 1.196 ; sram:srami|ra_int[5]  ; sr_a[4]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.724      ; 3.230      ;
; 1.214 ; sram:srami|rd_out[12] ; sr_d[12]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.712      ; 3.236      ;
; 1.231 ; sram:srami|ra_int[4]  ; sr_a[3]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.728      ; 3.269      ;
; 1.234 ; sram:srami|bwn        ; sr_bw_n   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.715      ; 3.259      ;
; 1.288 ; sram:srami|rd_out[10] ; sr_d[10]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.716      ; 3.314      ;
; 1.317 ; sram:srami|ra_int[11] ; sr_a[10]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.724      ; 3.351      ;
; 1.323 ; sram:srami|ra_int[8]  ; sr_a[7]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.724      ; 3.357      ;
; 1.334 ; sram:srami|rd_out[0]  ; sr_d[0]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.712      ; 3.356      ;
; 1.352 ; sram:srami|rd_out[9]  ; sr_d[9]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.716      ; 3.378      ;
; 1.390 ; sram:srami|rd_out[5]  ; sr_d[5]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.716      ; 3.416      ;
; 1.436 ; sram:srami|ra_int[7]  ; sr_a[6]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.724      ; 3.470      ;
; 1.445 ; sram:srami|ra_int[10] ; sr_a[9]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.724      ; 3.479      ;
; 1.631 ; sram:srami|rd_out[8]  ; sr_d[8]   ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.719      ; 3.660      ;
; 1.674 ; sram:srami|rd_out[14] ; sr_d[14]  ; sys_clk      ; sr_clk_ext  ; 0.000        ; 1.712      ; 3.696      ;
+-------+-----------------------+-----------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pcie_sys_clk'                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 6.734 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 1.183      ;
; 6.734 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ws_tmr_eq_0                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 1.183      ;
; 6.734 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 1.183      ;
; 6.734 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 1.183      ;
; 6.734 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 1.183      ;
; 6.734 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 1.183      ;
; 6.734 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 1.183      ;
; 6.734 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 1.183      ;
; 6.734 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 1.183      ;
; 6.734 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 1.183      ;
; 6.734 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.070     ; 1.183      ;
; 6.770 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 1.141      ;
; 6.770 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 1.141      ;
; 6.770 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 1.141      ;
; 6.770 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 1.141      ;
; 6.770 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 1.141      ;
; 6.770 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 1.141      ;
; 6.770 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 1.141      ;
; 6.770 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 1.141      ;
; 6.770 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 1.141      ;
; 6.770 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.076     ; 1.141      ;
; 6.951 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.048     ; 0.988      ;
; 6.951 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.048     ; 0.988      ;
; 6.951 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.048     ; 0.988      ;
; 6.951 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.048     ; 0.988      ;
; 6.951 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.048     ; 0.988      ;
; 6.951 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.048     ; 0.988      ;
; 6.951 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.048     ; 0.988      ;
; 6.951 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[2]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.048     ; 0.988      ;
; 6.951 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[1]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.048     ; 0.988      ;
; 6.951 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.048     ; 0.988      ;
; 6.951 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[0]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.048     ; 0.988      ;
; 6.974 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[6]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.048     ; 0.965      ;
; 6.974 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_stable                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.048     ; 0.965      ;
; 6.974 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[0]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.048     ; 0.965      ;
; 6.974 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[1]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.048     ; 0.965      ;
; 6.974 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[2]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.048     ; 0.965      ;
; 6.974 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[3]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.048     ; 0.965      ;
; 6.974 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[4]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.048     ; 0.965      ;
; 6.974 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[5]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.048     ; 0.965      ;
; 7.047 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[2]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 0.902      ;
; 7.047 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[0]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 0.902      ;
; 7.047 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a0                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 0.902      ;
; 7.047 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|parity8                         ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 0.902      ;
; 7.047 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a2                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 0.902      ;
; 7.047 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a1                      ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 0.902      ;
; 7.047 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[1]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 0.902      ;
; 7.047 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[2]                                          ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 0.902      ;
; 7.047 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[1]                                          ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 0.902      ;
; 7.047 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 0.902      ;
; 7.047 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[0]                                          ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 0.902      ;
; 7.047 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 0.902      ;
; 7.047 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 0.902      ;
; 7.047 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 0.902      ;
; 7.047 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 0.902      ;
; 7.047 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.038     ; 0.902      ;
; 7.249 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.043     ; 0.695      ;
; 7.249 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.043     ; 0.695      ;
; 7.249 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.043     ; 0.695      ;
; 7.249 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_sync_r                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.043     ; 0.695      ;
; 7.249 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[2]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.043     ; 0.695      ;
; 7.249 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[1]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.043     ; 0.695      ;
; 7.249 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.043     ; 0.695      ;
; 7.249 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[0]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.043     ; 0.695      ;
; 7.249 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[0]                                                                                                   ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.043     ; 0.695      ;
; 7.249 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[0]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.043     ; 0.695      ;
; 7.249 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[0]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 8.000        ; -0.043     ; 0.695      ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'sys_clk'                                                                                                                                                               ;
+--------+-----------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.325 ; sys_rst   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_enable ; sys_clk      ; sys_clk     ; 15.000       ; -0.025     ; 3.637      ;
; 11.329 ; sys_rst   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_data_in[21] ; sys_clk      ; sys_clk     ; 15.000       ; -0.018     ; 3.640      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_out_reg[47]                                             ; sys_clk      ; sys_clk     ; 15.000       ; -0.048     ; 3.440      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_out_reg[18]                                                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.048     ; 3.440      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_out_reg[41]                                             ; sys_clk      ; sys_clk     ; 15.000       ; -0.048     ; 3.440      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_out_reg[40]                                             ; sys_clk      ; sys_clk     ; 15.000       ; -0.048     ; 3.440      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_out_reg[39]                                             ; sys_clk      ; sys_clk     ; 15.000       ; -0.048     ; 3.440      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_out_reg[34]                                             ; sys_clk      ; sys_clk     ; 15.000       ; -0.048     ; 3.440      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_out_reg[33]                                             ; sys_clk      ; sys_clk     ; 15.000       ; -0.048     ; 3.440      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_out_reg[32]                                             ; sys_clk      ; sys_clk     ; 15.000       ; -0.054     ; 3.434      ;
; 11.499 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|wr_ptr         ; sys_clk      ; sys_clk     ; 15.000       ; -0.021     ; 3.467      ;
; 11.499 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_a_q[0]    ; sys_clk      ; sys_clk     ; 15.000       ; -0.021     ; 3.467      ;
; 11.499 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_a_q[65]   ; sys_clk      ; sys_clk     ; 15.000       ; -0.021     ; 3.467      ;
; 11.499 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_a_q[67]   ; sys_clk      ; sys_clk     ; 15.000       ; -0.021     ; 3.467      ;
; 11.499 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_a_q[55]   ; sys_clk      ; sys_clk     ; 15.000       ; -0.021     ; 3.467      ;
; 11.499 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|z126_01_fifo_d1:ff1|data_a_q[60]   ; sys_clk      ; sys_clk     ; 15.000       ; -0.021     ; 3.467      ;
; 11.499 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|ack_a_int                          ; sys_clk      ; sys_clk     ; 15.000       ; -0.021     ; 3.467      ;
; 11.499 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|ct_state.waitstate                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.021     ; 3.467      ;
; 11.499 ; sys_rst   ; z126_01_top:sflash|z126_01_clk_trans_wb2wb:z126_01_clk_trans_indirect_i0|ct_state.idle                      ; sys_clk      ; sys_clk     ; 15.000       ; -0.021     ; 3.467      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|reg_data_out[6]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.056     ; 3.432      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|slv32_reg_int[4]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.050     ; 3.438      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|slv32_reg_int[1]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.050     ; 3.438      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|slv32_reg_int[0]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.050     ; 3.438      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mstr_int[0]                                                      ; sys_clk      ; sys_clk     ; 15.000       ; -0.054     ; 3.434      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|mail_irq_reg[2]                                                  ; sys_clk      ; sys_clk     ; 15.000       ; -0.054     ; 3.434      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|slv16_reg_int[2]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.050     ; 3.438      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|slv16_reg_int[1]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.050     ; 3.438      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|slv16_reg_int[0]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.050     ; 3.438      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[2]                                                   ; sys_clk      ; sys_clk     ; 15.000       ; -0.054     ; 3.434      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|locsta_1[1]                                                      ; sys_clk      ; sys_clk     ; 15.000       ; -0.050     ; 3.438      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|locsta_1[2]                                                      ; sys_clk      ; sys_clk     ; 15.000       ; -0.050     ; 3.438      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|locsta_1[5]                                                      ; sys_clk      ; sys_clk     ; 15.000       ; -0.050     ; 3.438      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|locsta_1[4]                                                      ; sys_clk      ; sys_clk     ; 15.000       ; -0.050     ; 3.438      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|locsta_1[0]                                                      ; sys_clk      ; sys_clk     ; 15.000       ; -0.050     ; 3.438      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|locsta_0[1]                                                      ; sys_clk      ; sys_clk     ; 15.000       ; -0.050     ; 3.438      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|locsta_0[2]                                                      ; sys_clk      ; sys_clk     ; 15.000       ; -0.050     ; 3.438      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|locsta_0[4]                                                      ; sys_clk      ; sys_clk     ; 15.000       ; -0.050     ; 3.438      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|locsta_0[0]                                                      ; sys_clk      ; sys_clk     ; 15.000       ; -0.050     ; 3.438      ;
; 11.499 ; sys_rst   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|first_DW_int[0]         ; sys_clk      ; sys_clk     ; 15.000       ; -0.021     ; 3.467      ;
; 11.499 ; sys_rst   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|first_DW_int[1]         ; sys_clk      ; sys_clk     ; 15.000       ; -0.021     ; 3.467      ;
; 11.499 ; sys_rst   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|first_DW_int[2]         ; sys_clk      ; sys_clk     ; 15.000       ; -0.021     ; 3.467      ;
; 11.499 ; sys_rst   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|first_DW_int[3]         ; sys_clk      ; sys_clk     ; 15.000       ; -0.021     ; 3.467      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_sys_arbiter:sys_arbiter|mensb_active_int                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.056     ; 3.432      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_hit[1]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -0.032     ; 3.456      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_hit[0]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -0.032     ; 3.456      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_locmon:locmon|vme_adr_locmon_q[31]                                     ; sys_clk      ; sys_clk     ; 15.000       ; -0.048     ; 3.440      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_locmon:locmon|vme_adr_locmon_q[30]                                     ; sys_clk      ; sys_clk     ; 15.000       ; -0.048     ; 3.440      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_slave:slave|slave_active_reg                                           ; sys_clk      ; sys_clk     ; 15.000       ; -0.056     ; 3.432      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vme_adr_in_reg_int[15]                                           ; sys_clk      ; sys_clk     ; 15.000       ; -0.051     ; 3.437      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_writen_reg_int                                                ; sys_clk      ; sys_clk     ; 15.000       ; -0.036     ; 3.452      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_in_reg[3]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.051     ; 3.437      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_in_reg[1]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.051     ; 3.437      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_in_reg[4]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.051     ; 3.437      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_in_reg[5]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.051     ; 3.437      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|vam_in_reg[0]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.051     ; 3.437      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_acc_a_type[0]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.051     ; 3.437      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_acc_reg[0]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.056     ; 3.432      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|sl_acc_a_type[1]                                                 ; sys_clk      ; sys_clk     ; 15.000       ; -0.051     ; 3.437      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[6]                                                     ; sys_clk      ; sys_clk     ; 15.000       ; -0.047     ; 3.441      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[3]                                                     ; sys_clk      ; sys_clk     ; 15.000       ; -0.050     ; 3.438      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|int_be[0]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -0.021     ; 3.467      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[28]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.034     ; 3.454      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[20]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.034     ; 3.454      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[28]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.034     ; 3.454      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[20]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.034     ; 3.454      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|int_be[3]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -0.021     ; 3.467      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[25]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.032     ; 3.456      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[17]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.032     ; 3.456      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[25]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.032     ; 3.456      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[17]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.031     ; 3.457      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_au:au|int_be[1]                                                        ; sys_clk      ; sys_clk     ; 15.000       ; -0.021     ; 3.467      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[31]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.046     ; 3.442      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[23]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.046     ; 3.442      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[31]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.046     ; 3.442      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[23]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.046     ; 3.442      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[14]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.047     ; 3.441      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[6]                                                     ; sys_clk      ; sys_clk     ; 15.000       ; -0.047     ; 3.441      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[14]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.047     ; 3.441      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[30]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.046     ; 3.442      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[22]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.046     ; 3.442      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[30]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.046     ; 3.442      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[22]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.046     ; 3.442      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_in_reg[62]                                              ; sys_clk      ; sys_clk     ; 15.000       ; -0.049     ; 3.439      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[29]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.034     ; 3.454      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[21]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.034     ; 3.454      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[29]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.034     ; 3.454      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_in_reg[60]                                              ; sys_clk      ; sys_clk     ; 15.000       ; -0.049     ; 3.439      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[19]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.050     ; 3.438      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[27]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.050     ; 3.438      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[27]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.050     ; 3.438      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[19]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.050     ; 3.438      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[11]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.050     ; 3.438      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[3]                                                     ; sys_clk      ; sys_clk     ; 15.000       ; -0.050     ; 3.438      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[11]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.050     ; 3.438      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[26]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.047     ; 3.441      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vd_in_reg[18]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.047     ; 3.441      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[26]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.032     ; 3.456      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|va_in_reg[18]                                                    ; sys_clk      ; sys_clk     ; 15.000       ; -0.037     ; 3.451      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_in_reg[54]                                              ; sys_clk      ; sys_clk     ; 15.000       ; -0.049     ; 3.439      ;
; 11.499 ; sys_rst   ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|vme_data_in_reg[7]                                               ; sys_clk      ; sys_clk     ; 15.000       ; -0.049     ; 3.439      ;
+--------+-----------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_33'                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.093 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reset_timer_int                                                                                                                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.131     ; 1.763      ;
; 13.102 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|asmi_opcode_reg[3]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.089     ; 1.796      ;
; 13.102 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|asmi_opcode_reg[1]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.089     ; 1.796      ;
; 13.102 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|asmi_opcode_reg[2]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.089     ; 1.796      ;
; 13.102 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|asmi_opcode_reg[4]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.089     ; 1.796      ;
; 13.102 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|asmi_opcode_reg[5]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.089     ; 1.796      ;
; 13.102 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|asmi_opcode_reg[6]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.089     ; 1.796      ;
; 13.102 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|asmi_opcode_reg[7]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.089     ; 1.796      ;
; 13.102 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|asmi_opcode_reg[0]                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.089     ; 1.796      ;
; 13.102 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[23]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.096     ; 1.789      ;
; 13.102 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[22]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.096     ; 1.789      ;
; 13.103 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[0]                                                                                                                                                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.069     ; 1.815      ;
; 13.103 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.RECONFIGURE                                                                                                                                                  ; clk_33       ; clk_33      ; 15.000       ; -0.098     ; 1.786      ;
; 13.103 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_read_source[0]                                                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.098     ; 1.786      ;
; 13.103 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.FALLBACK_IMAGE                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.098     ; 1.786      ;
; 13.103 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|curr_state[1]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.097     ; 1.787      ;
; 13.103 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|curr_state[0]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.097     ; 1.787      ;
; 13.103 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_busy_q                                                                                                                                                             ; clk_33       ; clk_33      ; 15.000       ; -0.097     ; 1.787      ;
; 13.103 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_BOOT_ADDR_WB_FALLBACK                                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.098     ; 1.786      ;
; 13.103 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.FPGA_IMAGE                                                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.098     ; 1.786      ;
; 13.103 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_BOOT_ADDR_WB_FGPA_IMAGE                                                                                                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.097     ; 1.787      ;
; 13.103 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[4]                                                                                                                                                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.067     ; 1.817      ;
; 13.103 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|end1_cyc_reg                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.090     ; 1.794      ;
; 13.103 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[5]                                                                                                                                                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.067     ; 1.817      ;
; 13.103 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[6]                                                                                                                                                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.067     ; 1.817      ;
; 13.103 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[1]                                                                                                                                                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.069     ; 1.815      ;
; 13.103 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|cnt_bfend_reg                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.090     ; 1.794      ;
; 13.103 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|buf_empty_reg                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.079     ; 1.805      ;
; 13.103 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[3]                                                                                                                                                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.069     ; 1.815      ;
; 13.103 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[2]                                                                                                                                                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.069     ; 1.815      ;
; 13.103 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_8_reg[7]                                                                                                                                                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.067     ; 1.817      ;
; 13.103 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_busy_qq                                                                                                                                                            ; clk_33       ; clk_33      ; 15.000       ; -0.097     ; 1.787      ;
; 13.103 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.IDLE                                                                                                                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.097     ; 1.787      ;
; 13.103 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.READ_CURR_STATE                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.097     ; 1.787      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|add_msb_reg                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.086     ; 1.797      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|streg_datain_reg                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.087     ; 1.796      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|maxcnt_shift_reg2                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.082     ; 1.801      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[18]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.092     ; 1.791      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[20]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.092     ; 1.791      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[21]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.092     ; 1.791      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[19]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.092     ; 1.791      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[17]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.092     ; 1.791      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[16]                                                                                                                                                              ; clk_33       ; clk_33      ; 15.000       ; -0.092     ; 1.791      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[3]                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.090     ; 1.793      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[4]                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.090     ; 1.793      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[5]                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.090     ; 1.793      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[2]                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.090     ; 1.793      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[6]                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.090     ; 1.793      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[7]                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.090     ; 1.793      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[1]                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.090     ; 1.793      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|boot_addr[0]                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.090     ; 1.793      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reconfig_cond[2]                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.089     ; 1.794      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reconfig_cond[1]                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.089     ; 1.794      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reconfig_cond[3]                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.089     ; 1.794      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reconfig_cond[0]                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.089     ; 1.794      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|reconfig_cond[4]                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.089     ; 1.794      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_ru_ctrl:\z126_01_ru_gen:z126_01_ru_gen:z126_01_ru_ctrl_i0|ru_ctrl_state.CHECK_STATE                                                                                                                                                  ; clk_33       ; clk_33      ; 15.000       ; -0.089     ; 1.794      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_bulk_erase_int                                                                                                                                                                                    ; clk_33       ; clk_33      ; 15.000       ; -0.067     ; 1.816      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_shift_bytes_int                                                                                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.067     ; 1.816      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_status_int                                                                                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.067     ; 1.816      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_protect_int                                                                                                                                                                                ; clk_33       ; clk_33      ; 15.000       ; -0.067     ; 1.816      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_sector_erase_int                                                                                                                                                                                  ; clk_33       ; clk_33      ; 15.000       ; -0.067     ; 1.816      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|status_oe                                                                                                                                                                                               ; clk_33       ; clk_33      ; 15.000       ; -0.067     ; 1.816      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|id_oe                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 15.000       ; -0.067     ; 1.816      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_read_rdid_int                                                                                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.067     ; 1.816      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_fast_read_int                                                                                                                                                                                     ; clk_33       ; clk_33      ; 15.000       ; -0.067     ; 1.816      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|illegal_erase_dly_reg                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.082     ; 1.801      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|busy_det_reg                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.081     ; 1.802      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|busy_delay_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.082     ; 1.801      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[3]                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.085     ; 1.798      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[5]                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.085     ; 1.798      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[2]                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.085     ; 1.798      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[6]                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.085     ; 1.798      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[1]                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.085     ; 1.798      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[0]                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.085     ; 1.798      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|statreg_out[4]                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.085     ; 1.798      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[0] ; clk_33       ; clk_33      ; 15.000       ; -0.086     ; 1.797      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe1     ; clk_33       ; clk_33      ; 15.000       ; -0.086     ; 1.797      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[2] ; clk_33       ; clk_33      ; 15.000       ; -0.086     ; 1.797      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:addbyte_cntr|a_graycounter_trh:auto_generated|dffe2a[1] ; clk_33       ; clk_33      ; 15.000       ; -0.086     ; 1.797      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|clr_write_reg                                                         ; clk_33       ; clk_33      ; 15.000       ; -0.085     ; 1.798      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|write_prot_reg                                                        ; clk_33       ; clk_33      ; 15.000       ; -0.082     ; 1.801      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; clk_33       ; clk_33      ; 15.000       ; -0.085     ; 1.798      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; clk_33       ; clk_33      ; 15.000       ; -0.085     ; 1.798      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:wrstage_cntr|a_graycounter_srh:auto_generated|dffe1     ; clk_33       ; clk_33      ; 15.000       ; -0.085     ; 1.798      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[6]                                                                                                                                                                                           ; clk_33       ; clk_33      ; 15.000       ; -0.085     ; 1.798      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|dat_32_reg[30]                                                                                                                                                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.070     ; 1.813      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_dout_reg[6]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.084     ; 1.799      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_dout_reg[0]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.084     ; 1.799      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_dout_reg[4]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.084     ; 1.799      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_dout_reg[3]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.084     ; 1.799      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_dout_reg[2]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.084     ; 1.799      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_dout_reg[1]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.084     ; 1.799      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_dout_reg[7]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.084     ; 1.799      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_dout_reg[5]                                                      ; clk_33       ; clk_33      ; 15.000       ; -0.084     ; 1.799      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[0] ; clk_33       ; clk_33      ; 15.000       ; -0.080     ; 1.803      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe1     ; clk_33       ; clk_33      ; 15.000       ; -0.080     ; 1.803      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|a_graycounter:spstage_cntr|a_graycounter_srh:auto_generated|dffe2a[1] ; clk_33       ; clk_33      ; 15.000       ; -0.080     ; 1.803      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|illegal_write_dly_reg                                                 ; clk_33       ; clk_33      ; 15.000       ; -0.082     ; 1.801      ;
; 13.104 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|clr_read_reg                                                          ; clk_33       ; clk_33      ; 15.000       ; -0.086     ; 1.797      ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pcie_sys_clk'                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.478 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.605      ;
; 0.478 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.605      ;
; 0.478 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.605      ;
; 0.478 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_sync_r                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.605      ;
; 0.478 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[2]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.605      ;
; 0.478 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[1]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.605      ;
; 0.478 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.605      ;
; 0.478 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[0]                                                                                                ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.605      ;
; 0.478 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[0]                                                                                                   ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.605      ;
; 0.478 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[0]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.605      ;
; 0.478 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[0]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.043      ; 0.605      ;
; 0.647 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[2]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.046      ; 0.777      ;
; 0.647 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[0]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.046      ; 0.777      ;
; 0.647 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a0                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.046      ; 0.777      ;
; 0.647 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|parity8                         ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.046      ; 0.777      ;
; 0.647 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a2                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.046      ; 0.777      ;
; 0.647 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|a_graycounter_dnc:wrptr_g1p|counter7a1                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.046      ; 0.777      ;
; 0.647 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|wrptr_g[1]                                                  ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.046      ; 0.777      ;
; 0.647 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[2]                                          ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.046      ; 0.777      ;
; 0.647 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[1]                                          ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.046      ; 0.777      ;
; 0.647 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.046      ; 0.777      ;
; 0.647 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|delayed_wrptr_g[0]                                          ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.046      ; 0.777      ;
; 0.647 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.046      ; 0.777      ;
; 0.647 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.046      ; 0.777      ;
; 0.647 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.046      ; 0.777      ;
; 0.647 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.046      ; 0.777      ;
; 0.647 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo_clr             ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|error:error_comp|err_fifo:err_fifo_comp|dcfifo:dcfifo_component|dcfifo_tbi1:auto_generated|alt_synch_pipe_rnl:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.046      ; 0.777      ;
; 0.703 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[6]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.038      ; 0.825      ;
; 0.703 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_stable                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.038      ; 0.825      ;
; 0.703 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[0]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.038      ; 0.825      ;
; 0.703 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[1]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.038      ; 0.825      ;
; 0.703 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[2]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.038      ; 0.825      ;
; 0.703 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[3]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.038      ; 0.825      ;
; 0.703 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[4]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.038      ; 0.825      ;
; 0.703 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[5]                                                                                                      ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.038      ; 0.825      ;
; 0.718 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.039      ; 0.841      ;
; 0.718 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                       ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.039      ; 0.841      ;
; 0.718 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.039      ; 0.841      ;
; 0.718 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.039      ; 0.841      ;
; 0.718 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.039      ; 0.841      ;
; 0.718 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.039      ; 0.841      ;
; 0.718 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.039      ; 0.841      ;
; 0.718 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[2]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.039      ; 0.841      ;
; 0.718 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[1]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.039      ; 0.841      ;
; 0.718 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                              ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.039      ; 0.841      ;
; 0.718 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|pll_locked_r[0]                                                                                                        ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.039      ; 0.841      ;
; 0.888 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.009      ; 0.981      ;
; 0.888 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.009      ; 0.981      ;
; 0.888 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.009      ; 0.981      ;
; 0.888 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.009      ; 0.981      ;
; 0.888 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.009      ; 0.981      ;
; 0.888 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.009      ; 0.981      ;
; 0.888 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.009      ; 0.981      ;
; 0.888 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.009      ; 0.981      ;
; 0.888 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.009      ; 0.981      ;
; 0.888 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]                                                                                                     ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.009      ; 0.981      ;
; 0.905 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.016      ; 1.005      ;
; 0.905 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|ws_tmr_eq_0                                                                                                            ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.016      ; 1.005      ;
; 0.905 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.016      ; 1.005      ;
; 0.905 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.016      ; 1.005      ;
; 0.905 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.016      ; 1.005      ;
; 0.905 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.016      ; 1.005      ;
; 0.905 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.016      ; 1.005      ;
; 0.905 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.016      ; 1.005      ;
; 0.905 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.016      ; 1.005      ;
; 0.905 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.016      ; 1.005      ;
; 0.905 ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|arst_r[2] ; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]                                                                                                    ; pcie_sys_clk ; pcie_sys_clk ; 0.000        ; 0.016      ; 1.005      ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.547 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[2]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.674      ;
; 0.547 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[0]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.674      ;
; 0.616 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.267      ; 0.967      ;
; 0.616 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.267      ; 0.967      ;
; 0.616 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.267      ; 0.967      ;
; 0.616 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.267      ; 0.967      ;
; 0.616 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.267      ; 0.967      ;
; 0.722 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[4]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.052      ; 0.858      ;
; 0.722 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[3]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.052      ; 0.858      ;
; 0.722 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[5]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.052      ; 0.858      ;
; 0.722 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[2]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.052      ; 0.858      ;
; 0.722 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[1]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.052      ; 0.858      ;
; 0.722 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[0]                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.052      ; 0.858      ;
; 0.722 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.052      ; 0.858      ;
; 0.722 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_fd9:ws_bwp|dffe16a[4]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 0.857      ;
; 0.722 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_fd9:ws_bwp|dffe16a[3]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 0.857      ;
; 0.722 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_fd9:ws_bwp|dffe16a[1]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 0.857      ;
; 0.722 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_fd9:ws_bwp|dffe16a[2]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 0.857      ;
; 0.722 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[3]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.052      ; 0.858      ;
; 0.722 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[1]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.052      ; 0.858      ;
; 0.722 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[4]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 0.857      ;
; 0.722 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_ed9:ws_brp|dffe15a[0]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 0.857      ;
; 0.722 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_ed9:ws_brp|dffe15a[1]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 0.857      ;
; 0.722 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_ed9:ws_brp|dffe15a[3]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 0.857      ;
; 0.722 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|dffpipe_ed9:ws_brp|dffe15a[2]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 0.857      ;
; 0.737 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 1.040      ;
; 0.791 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.199      ; 1.074      ;
; 0.791 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.199      ; 1.074      ;
; 0.791 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.199      ; 1.074      ;
; 0.791 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.199      ; 1.074      ;
; 0.791 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.199      ; 1.074      ;
; 0.791 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.199      ; 1.074      ;
; 0.791 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.199      ; 1.074      ;
; 0.791 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.199      ; 1.074      ;
; 0.791 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.199      ; 1.074      ;
; 0.791 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.199      ; 1.074      ;
; 0.814 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.055      ; 0.953      ;
; 0.814 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.055      ; 0.953      ;
; 0.814 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.055      ; 0.953      ;
; 0.814 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.055      ; 0.953      ;
; 0.814 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.055      ; 0.953      ;
; 0.814 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.055      ; 0.953      ;
; 0.814 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.055      ; 0.953      ;
; 0.814 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.055      ; 0.953      ;
; 0.827 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.056      ; 0.967      ;
; 0.827 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.056      ; 0.967      ;
; 0.827 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.056      ; 0.967      ;
; 0.827 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.056      ; 0.967      ;
; 0.827 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_wr_head_clr  ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_wr_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.056      ; 0.967      ;
; 0.834 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|full_dff                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.999      ;
; 0.834 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|usedw_is_2_dff                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.999      ;
; 0.834 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|empty_dff                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.999      ;
; 0.834 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|usedw_is_1_dff                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.999      ;
; 0.834 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|usedw_is_0_dff                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.999      ;
; 0.834 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|rd_ptr_lsb                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.999      ;
; 0.834 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|wrreq_delaya[0]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.999      ;
; 0.834 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|wrreq_delaya[1]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.999      ;
; 0.860 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.014      ; 0.958      ;
; 0.860 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.014      ; 0.958      ;
; 0.860 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.014      ; 0.958      ;
; 0.860 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.014      ; 0.958      ;
; 0.860 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.014      ; 0.958      ;
; 0.860 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.014      ; 0.958      ;
; 0.860 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.014      ; 0.958      ;
; 0.860 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.014      ; 0.958      ;
; 0.936 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[0]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.020      ; 1.040      ;
; 0.957 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[4]                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.017      ; 1.058      ;
; 0.957 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[0]                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.017      ; 1.058      ;
; 0.957 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[1]                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.017      ; 1.058      ;
; 0.961 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[0]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.127      ;
; 0.961 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[1]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.127      ;
; 0.961 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[5]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.127      ;
; 0.961 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[2]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.127      ;
; 0.961 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[3]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.127      ;
; 0.961 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[4]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.127      ;
; 0.961 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[7]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.127      ;
; 0.961 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_9s7:usedw_counter|counter_reg_bit[6]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.127      ;
; 0.977 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[5]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.013      ; 1.074      ;
; 0.977 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[4]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.013      ; 1.074      ;
; 0.977 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[3]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.013      ; 1.074      ;
; 0.977 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[2]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.013      ; 1.074      ;
; 0.977 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|wrptr_g[1]                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.013      ; 1.074      ;
; 0.992 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[2]                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.011      ; 1.087      ;
; 0.992 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_master:wb_master_comp|tx_fifo_c_head_clr ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_header_fifo:tx_c_header_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_27l1:auto_generated|delayed_wrptr_g[3]                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.011      ; 1.087      ;
; 1.362 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_srb:rd_ptr_msb|counter_reg_bit[6]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.520      ;
; 1.362 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_srb:rd_ptr_msb|counter_reg_bit[0]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.520      ;
; 1.362 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_srb:rd_ptr_msb|counter_reg_bit[1]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.520      ;
; 1.362 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_srb:rd_ptr_msb|counter_reg_bit[2]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.520      ;
; 1.362 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_srb:rd_ptr_msb|counter_reg_bit[3]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.520      ;
; 1.362 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_srb:rd_ptr_msb|counter_reg_bit[4]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.520      ;
; 1.362 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|cntr_srb:rd_ptr_msb|counter_reg_bit[5]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.520      ;
; 1.362 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[7]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.520      ;
; 1.362 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[6]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.520      ;
; 1.362 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[5]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.520      ;
; 1.362 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[4]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.520      ;
; 1.362 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[3]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.520      ;
; 1.362 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[2]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.520      ;
; 1.362 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[1]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.520      ;
; 1.362 ; wbb2vme_top:vme|vme_ctrl:vmectrl|vme_du:du|dma_sta_int[8]                                                ; wbb2vme_top:vme|vme_dma:vmedma|vme_dma_fifo:dma_fifo|fifo_256x32bit:fifo|scfifo:scfifo_component|scfifo_i631:auto_generated|a_dpfifo_pc31:dpfifo|low_addressa[0]                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.520      ;
; 1.455 ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|tx_fifo_w_data_clr   ; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|tx_module:tx_module_comp|tx_data_fifo:tx_w_data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_obj1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16|dffe18a[9]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.233      ; 1.772      ;
+-------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_33'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.588 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sprot_rstat_reg                                                                                                                ; clk_33       ; clk_33      ; 0.000        ; 0.029      ; 1.701      ;
; 1.588 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|clr_secprot_reg1                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.029      ; 1.701      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[23]                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.027      ; 1.700      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[22]                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.027      ; 1.700      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[7]                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.030      ; 1.703      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[6]                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.030      ; 1.703      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[5]                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.030      ; 1.703      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[4]                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.030      ; 1.703      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[3]                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.030      ; 1.703      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[2]                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.030      ; 1.703      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[1]                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.030      ; 1.703      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[8]                        ; clk_33       ; clk_33      ; 0.000        ; 0.033      ; 1.706      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[7]                        ; clk_33       ; clk_33      ; 0.000        ; 0.033      ; 1.706      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[6]                        ; clk_33       ; clk_33      ; 0.000        ; 0.033      ; 1.706      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[5]                        ; clk_33       ; clk_33      ; 0.000        ; 0.033      ; 1.706      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[4]                        ; clk_33       ; clk_33      ; 0.000        ; 0.033      ; 1.706      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[3]                        ; clk_33       ; clk_33      ; 0.000        ; 0.033      ; 1.706      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[2]                        ; clk_33       ; clk_33      ; 0.000        ; 0.033      ; 1.706      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[1]                        ; clk_33       ; clk_33      ; 0.000        ; 0.033      ; 1.706      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[0]                        ; clk_33       ; clk_33      ; 0.000        ; 0.033      ; 1.706      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[30]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.038      ; 1.711      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[22]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.027      ; 1.700      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[17]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.027      ; 1.700      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|flash_adr[16]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.027      ; 1.700      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_cyc_int                                                                                                                                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.038      ; 1.711      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|wbi_slave_stb                                                                                                                                                                                                                ; clk_33       ; clk_33      ; 0.000        ; 0.038      ; 1.711      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbm_done                                                                                                                                                                                                                                       ; clk_33       ; clk_33      ; 0.000        ; 0.038      ; 1.711      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|wbs_ack_int                                                                                                                                                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.038      ; 1.711      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|power_up_reg                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.038      ; 1.711      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|read_status_reg                                                                                                                ; clk_33       ; clk_33      ; 0.000        ; 0.029      ; 1.702      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_prot_reg                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.030      ; 1.703      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sec_erase_reg                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.029      ; 1.702      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|write_reg                                                                                                                      ; clk_33       ; clk_33      ; 0.000        ; 0.029      ; 1.702      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|bulk_erase_reg                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.029      ; 1.702      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[18]                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.027      ; 1.700      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[17]                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.027      ; 1.700      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[16]                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.027      ; 1.700      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[15]                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.027      ; 1.700      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[14]                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.027      ; 1.700      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[13]                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.027      ; 1.700      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[12]                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.027      ; 1.700      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[11]                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.027      ; 1.700      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[10]                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.028      ; 1.701      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[9]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.028      ; 1.701      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[8]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.028      ; 1.701      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[7]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.028      ; 1.701      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[6]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.028      ; 1.701      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[5]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.028      ; 1.701      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[4]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.028      ; 1.701      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[3]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.028      ; 1.701      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[2]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.028      ; 1.701      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[1]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.028      ; 1.701      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[0]                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.028      ; 1.701      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[20]                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.027      ; 1.700      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[19]                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.027      ; 1.700      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|addr_reg[21]                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.027      ; 1.700      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|start_sppoll_reg                                                                                                               ; clk_33       ; clk_33      ; 0.000        ; 0.030      ; 1.703      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|wrstat_dreg[0]                                                                                                                 ; clk_33       ; clk_33      ; 0.000        ; 0.030      ; 1.703      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|start_sppoll_reg2                                                                                                              ; clk_33       ; clk_33      ; 0.000        ; 0.030      ; 1.703      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_wb2pasmi:z126_01_wb2pasmi_i0|pasmi_busy_qq                                                                                                                                                                                                                                                    ; clk_33       ; clk_33      ; 0.000        ; 0.038      ; 1.711      ;
; 1.589 ; rst_33    ; z126_01_top:sflash|z126_01_wb_if_arbiter:z126_01_wb_if_arbiter_i0|z126_01_switch_fab_2:sf_0|sw_state[1]                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.038      ; 1.711      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                             ; clk_33       ; clk_33      ; 0.000        ; 0.022      ; 1.696      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[5] ; clk_33       ; clk_33      ; 0.000        ; 0.026      ; 1.700      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[0] ; clk_33       ; clk_33      ; 0.000        ; 0.026      ; 1.700      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[1] ; clk_33       ; clk_33      ; 0.000        ; 0.026      ; 1.700      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[2] ; clk_33       ; clk_33      ; 0.000        ; 0.026      ; 1.700      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[3] ; clk_33       ; clk_33      ; 0.000        ; 0.026      ; 1.700      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[4] ; clk_33       ; clk_33      ; 0.000        ; 0.026      ; 1.700      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[7] ; clk_33       ; clk_33      ; 0.000        ; 0.026      ; 1.700      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[6] ; clk_33       ; clk_33      ; 0.000        ; 0.026      ; 1.700      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[8] ; clk_33       ; clk_33      ; 0.000        ; 0.026      ; 1.700      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|scfifo:scfifo4|scfifo_j3a1:auto_generated|a_dpfifo_pv01:dpfifo|a_fefifo_48e:fifo_state|b_full                                  ; clk_33       ; clk_33      ; 0.000        ; 0.028      ; 1.702      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[29]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.032      ; 1.706      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[31]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.032      ; 1.706      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[28]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.032      ; 1.706      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[23]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.035      ; 1.709      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[18]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.035      ; 1.709      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[12]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.035      ; 1.709      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[15]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.033      ; 1.707      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[14]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.034      ; 1.708      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[10]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.034      ; 1.708      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[8]                                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.035      ; 1.709      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[9]                                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.035      ; 1.709      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[11]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.035      ; 1.709      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[13]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.033      ; 1.707      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[16]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.035      ; 1.709      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[17]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.035      ; 1.709      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[19]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.035      ; 1.709      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[21]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.035      ; 1.709      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[22]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.034      ; 1.708      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[20]                                                                                                                                                                                                                                  ; clk_33       ; clk_33      ; 0.000        ; 0.035      ; 1.709      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[3]                                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.030      ; 1.704      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[5]                                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.030      ; 1.704      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[2]                                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.030      ; 1.704      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[6]                                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.030      ; 1.704      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[1]                                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.030      ; 1.704      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[0]                                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.030      ; 1.704      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|wbs_dat_o[4]                                                                                                                                                                                                                                   ; clk_33       ; clk_33      ; 0.000        ; 0.030      ; 1.704      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_read_sid_q                                                                                                                                                                                                                                ; clk_33       ; clk_33      ; 0.000        ; 0.040      ; 1.714      ;
; 1.590 ; rst_33    ; z126_01_top:sflash|z126_01_indi_if_ctrl_regs:z126_01_indi_if_ctrl_regs_i0|ctrl_read_status_q                                                                                                                                                                                                                             ; clk_33       ; clk_33      ; 0.000        ; 0.040      ; 1.714      ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 132
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.167
Worst Case Available Settling Time: 7.495 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; 0.076  ; 0.141 ; 5.615    ; 0.478   ; 0.000               ;
;  clk_125         ; 6.935  ; 0.188 ; N/A      ; N/A     ; 3.644               ;
;  clk_16mhz       ; 61.550 ; 0.186 ; N/A      ; N/A     ; 30.562              ;
;  clk_33          ; 6.256  ; 0.141 ; 11.293   ; 1.588   ; 4.567               ;
;  clk_50          ; 12.145 ; 0.179 ; N/A      ; N/A     ; 0.000               ;
;  pcie_sys_clk    ; 0.518  ; 0.161 ; 5.615    ; 0.478   ; 3.536               ;
;  refclk          ; N/A    ; N/A   ; N/A      ; N/A     ; 6.000               ;
;  sr_clk_ext      ; 7.502  ; 0.413 ; N/A      ; N/A     ; 10.790              ;
;  sys_clk         ; 0.076  ; 0.142 ; 8.247    ; 0.547   ; 7.127               ;
; Design-wide TNS  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_125         ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk_16mhz       ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk_33          ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk_50          ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pcie_sys_clk    ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  refclk          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  sr_clk_ext      ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sys_clk         ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                                                                                                                                                                                           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led_green_n                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_red_n                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; v2p_rstn                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_clk                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[0]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[1]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[2]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[3]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[4]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[5]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[6]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[7]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[8]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[9]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[10]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[11]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[12]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[13]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[14]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[15]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[16]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[17]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_a[18]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_bwa_n                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_bwb_n                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_bw_n                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_cs1_n                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_adsc_n                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_oe_n                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a_dir                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a_oe_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d_dir                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d_oe_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_am_dir                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_am_oe_n                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_irq_o[1]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_irq_o[2]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_irq_o[3]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_irq_o[4]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_irq_o[5]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_irq_o[6]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_irq_o[7]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_as_o_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_as_oe                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_retry_o_n                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_retry_oe                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_sysres_o                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_ds_o_n[0]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_ds_o_n[1]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_ds_oe                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_berr_o                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_dtack_o                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_scon                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_sysfail_o                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_bbsy_o                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_bclr_o_n                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_br_o[0]                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_br_o[1]                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_br_o[2]                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_br_o[3]                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_iack_o_n                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_sysclk                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_bg_o_n[0]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_bg_o_n[1]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_bg_o_n[2]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_bg_o_n[3]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sd3 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sd3 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sd3 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fpga_test[1]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fpga_test[2]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fpga_test[3]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fpga_test[4]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fpga_test[5]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_d[0]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_d[1]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_d[2]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_d[3]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_d[4]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_d[5]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_d[6]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_d[7]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_d[8]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_d[9]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_d[10]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_d[11]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_d[12]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_d[13]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_d[14]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_d[15]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[0]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[1]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[2]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[3]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[4]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[5]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[6]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[7]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[8]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[9]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[10]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[11]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[12]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[13]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[14]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[15]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[16]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[17]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[18]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[19]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[20]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[21]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[22]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[23]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[24]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[25]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[26]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[27]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[28]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[29]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[30]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_a[31]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[0]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[1]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[2]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[3]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[4]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[5]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[6]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[7]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[8]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[9]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[10]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[11]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[12]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[13]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[14]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[15]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[16]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[17]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[18]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[19]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[20]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[21]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[22]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[23]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[24]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[25]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[26]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[27]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[28]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[29]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[30]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_d[31]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_am[0]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_am[1]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_am[2]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_am[3]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_am[4]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_am[5]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_write_n                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vme_iack_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_INIT_DONE~                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Transition Times                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+-----------------+
; Pin                                                                                                                                                                                           ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+-----------------+
; vme_retry_i_n                                                                                                                                                                                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_sysfail_i_n                                                                                                                                                                               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_bclr_i_n                                                                                                                                                                                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fpga_test[1]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fpga_test[2]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fpga_test[3]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fpga_test[4]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fpga_test[5]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sr_d[0]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sr_d[1]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sr_d[2]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sr_d[3]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sr_d[4]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sr_d[5]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sr_d[6]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sr_d[7]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sr_d[8]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sr_d[9]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sr_d[10]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sr_d[11]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sr_d[12]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sr_d[13]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sr_d[14]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sr_d[15]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[0]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[1]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[2]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[3]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[4]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[5]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[6]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[7]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[8]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[9]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[10]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[11]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[12]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[13]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[14]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[15]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[16]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[17]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[18]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[19]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[20]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[21]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[22]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[23]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[24]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[25]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[26]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[27]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[28]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[29]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[30]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_a[31]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[0]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[1]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[2]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[3]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[4]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[5]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[6]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[7]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[8]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[9]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[10]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[11]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[12]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[13]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[14]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[15]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[16]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[17]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[18]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[19]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[20]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[21]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[22]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[23]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[24]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[25]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[26]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[27]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[28]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[29]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[30]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_d[31]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_am[0]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_am[1]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_am[2]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_am[3]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_am[4]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_am[5]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_write_n                                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_iack_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk_16mhz                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; hreset_n                                                                                                                                                                                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_berr_i_n                                                                                                                                                                                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_as_i_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_ds_i_n[0]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_ds_i_n[1]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_bg_i_n[2]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_bg_i_n[1]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_bg_i_n[0]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_bg_i_n[3]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_iack_i_n                                                                                                                                                                                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_br_i_n[3]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_br_i_n[2]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_br_i_n[1]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_br_i_n[0]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_dtack_i_n                                                                                                                                                                                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_bbsy_i_n                                                                                                                                                                                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sd3 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_sysres_i_n                                                                                                                                                                                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_ga[2]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_ga[0]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_ga[1]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_ga[3]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_ga[4]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_gap                                                                                                                                                                                       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_irq_i_n[2]                                                                                                                                                                                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_irq_i_n[1]                                                                                                                                                                                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_irq_i_n[3]                                                                                                                                                                                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_irq_i_n[4]                                                                                                                                                                                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_irq_i_n[5]                                                                                                                                                                                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_irq_i_n[6]                                                                                                                                                                                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_irq_i_n[7]                                                                                                                                                                                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vme_acfail_i_n                                                                                                                                                                                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD55~                                                                                                                                                                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD56~                                                                                                                                                                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD120~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD121~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD144~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD145~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD165~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD166~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD167~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD168~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD184~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD185~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD232~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD233~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD237~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD238~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD239~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD240~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD276~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~CONFIGURE_AS_INPUT_PAD277~                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                                                                                                                           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led_green_n                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; led_red_n                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; v2p_rstn                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_clk                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[0]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[1]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[2]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[3]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[4]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[5]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[6]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[7]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[8]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[9]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[10]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[11]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[12]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[13]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[14]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[15]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[16]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[17]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_a[18]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_bwa_n                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_bwb_n                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_bw_n                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_cs1_n                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; sr_adsc_n                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; sr_oe_n                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a_dir                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a_oe_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d_dir                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d_oe_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_am_dir                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_am_oe_n                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_irq_o[1]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_irq_o[2]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_irq_o[3]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_irq_o[4]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_irq_o[5]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_irq_o[6]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_irq_o[7]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_as_o_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_as_oe                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_retry_o_n                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_retry_oe                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_sysres_o                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_ds_o_n[0]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_ds_o_n[1]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_ds_oe                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_berr_o                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_dtack_o                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_scon                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_sysfail_o                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_bbsy_o                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_bclr_o_n                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_br_o[0]                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_br_o[1]                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_br_o[2]                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_br_o[3]                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_iack_o_n                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_sysclk                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_bg_o_n[0]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_bg_o_n[1]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_bg_o_n[2]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_bg_o_n[3]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.16e-09 V                   ; 3.18 V              ; -0.174 V            ; 0.153 V                              ; 0.27 V                               ; 2.78e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 8.16e-09 V                  ; 3.18 V             ; -0.174 V           ; 0.153 V                             ; 0.27 V                              ; 2.78e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.59e-08 V                   ; 3.09 V              ; -0.0263 V           ; 0.078 V                              ; 0.172 V                              ; 1.07e-09 s                  ; 1.02e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.59e-08 V                  ; 3.09 V             ; -0.0263 V          ; 0.078 V                             ; 0.172 V                             ; 1.07e-09 s                 ; 1.02e-09 s                 ; Yes                       ; No                        ;
; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.59e-08 V                   ; 3.09 V              ; -0.0263 V           ; 0.078 V                              ; 0.172 V                              ; 1.07e-09 s                  ; 1.02e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.59e-08 V                  ; 3.09 V             ; -0.0263 V          ; 0.078 V                             ; 0.172 V                             ; 1.07e-09 s                 ; 1.02e-09 s                 ; Yes                       ; No                        ;
; fpga_test[1]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; fpga_test[2]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; fpga_test[3]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; fpga_test[4]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; fpga_test[5]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_d[0]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_d[1]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_d[2]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_d[3]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_d[4]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_d[5]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_d[6]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_d[7]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_d[8]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_d[9]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_d[10]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_d[11]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_d[12]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_d[13]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_d[14]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sr_d[15]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_a[0]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[1]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[2]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[3]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[4]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[5]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[6]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[7]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[8]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[9]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[10]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[11]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[12]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[13]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[14]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[15]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[16]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_a[17]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_a[18]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_a[19]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_a[20]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_a[21]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_a[22]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_a[23]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_a[24]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[25]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[26]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[27]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[28]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[29]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[30]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_a[31]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d[0]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_d[1]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_d[2]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_d[3]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_d[4]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_d[5]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_d[6]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_d[7]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_d[8]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_d[9]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_d[10]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_d[11]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_d[12]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_d[13]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_d[14]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_d[15]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_d[16]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d[17]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d[18]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d[19]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d[20]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d[21]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d[22]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d[23]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d[24]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d[25]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d[26]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d[27]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d[28]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d[29]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d[30]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_d[31]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_am[0]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_am[1]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_am[2]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_am[3]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_am[4]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; vme_am[5]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_write_n                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vme_iack_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_INIT_DONE~                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                                                                                                                           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led_green_n                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.08 V              ; -0.0048 V           ; 0.134 V                              ; 0.253 V                              ; 5.72e-09 s                  ; 4.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.85e-06 V                  ; 3.08 V             ; -0.0048 V          ; 0.134 V                             ; 0.253 V                             ; 5.72e-09 s                 ; 4.47e-09 s                 ; Yes                       ; Yes                       ;
; led_red_n                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.08 V              ; -0.0048 V           ; 0.134 V                              ; 0.253 V                              ; 5.72e-09 s                  ; 4.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.85e-06 V                  ; 3.08 V             ; -0.0048 V          ; 0.134 V                             ; 0.253 V                             ; 5.72e-09 s                 ; 4.47e-09 s                 ; Yes                       ; Yes                       ;
; v2p_rstn                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_clk                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[0]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[1]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[2]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[3]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[4]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[5]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[6]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[7]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[8]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[9]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[10]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[11]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[12]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[13]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[14]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[15]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[16]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[17]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_a[18]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_bwa_n                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_bwb_n                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_bw_n                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_cs1_n                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.12 V              ; -0.066 V            ; 0.228 V                              ; 0.179 V                              ; 6.76e-10 s                  ; 6.29e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.12 V             ; -0.066 V           ; 0.228 V                             ; 0.179 V                             ; 6.76e-10 s                 ; 6.29e-10 s                 ; Yes                       ; No                        ;
; sr_adsc_n                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.12 V              ; -0.066 V            ; 0.228 V                              ; 0.179 V                              ; 6.76e-10 s                  ; 6.29e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.12 V             ; -0.066 V           ; 0.228 V                             ; 0.179 V                             ; 6.76e-10 s                 ; 6.29e-10 s                 ; Yes                       ; No                        ;
; sr_oe_n                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a_dir                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a_oe_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d_dir                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d_oe_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_am_dir                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_am_oe_n                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_irq_o[1]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_irq_o[2]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_irq_o[3]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_irq_o[4]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_irq_o[5]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_irq_o[6]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_irq_o[7]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_as_o_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_as_oe                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_retry_o_n                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_retry_oe                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_sysres_o                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_ds_o_n[0]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_ds_o_n[1]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_ds_oe                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_berr_o                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_dtack_o                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_scon                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_sysfail_o                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_bbsy_o                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_bclr_o_n                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_br_o[0]                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_br_o[1]                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_br_o[2]                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_br_o[3]                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_iack_o_n                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_sysclk                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_bg_o_n[0]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_bg_o_n[1]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_bg_o_n[2]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_bg_o_n[3]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.96e-06 V                   ; 3.12 V              ; -0.101 V            ; 0.173 V                              ; 0.138 V                              ; 3.18e-10 s                  ; 4.12e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.96e-06 V                  ; 3.12 V             ; -0.101 V           ; 0.173 V                             ; 0.138 V                             ; 3.18e-10 s                 ; 4.12e-10 s                 ; Yes                       ; Yes                       ;
; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.73e-06 V                   ; 3.09 V              ; -0.0124 V           ; 0.043 V                              ; 0.154 V                              ; 1.34e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.73e-06 V                  ; 3.09 V             ; -0.0124 V          ; 0.043 V                             ; 0.154 V                             ; 1.34e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.73e-06 V                   ; 3.09 V              ; -0.0124 V           ; 0.043 V                              ; 0.154 V                              ; 1.34e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.73e-06 V                  ; 3.09 V             ; -0.0124 V          ; 0.043 V                             ; 0.154 V                             ; 1.34e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; fpga_test[1]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; fpga_test[2]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; fpga_test[3]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; fpga_test[4]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; fpga_test[5]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_d[0]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_d[1]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_d[2]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_d[3]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_d[4]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_d[5]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_d[6]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_d[7]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_d[8]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_d[9]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_d[10]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_d[11]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_d[12]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_d[13]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_d[14]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; sr_d[15]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_a[0]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[1]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[2]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[3]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[4]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[5]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[6]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[7]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[8]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[9]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[10]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[11]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[12]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[13]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[14]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[15]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[16]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_a[17]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_a[18]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_a[19]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_a[20]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_a[21]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_a[22]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_a[23]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_a[24]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[25]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[26]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[27]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[28]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[29]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[30]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_a[31]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d[0]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_d[1]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_d[2]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_d[3]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_d[4]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_d[5]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_d[6]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_d[7]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_d[8]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_d[9]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_d[10]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_d[11]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_d[12]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_d[13]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_d[14]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_d[15]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_d[16]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d[17]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d[18]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d[19]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d[20]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d[21]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d[22]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d[23]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d[24]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d[25]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d[26]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d[27]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d[28]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d[29]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d[30]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_d[31]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_am[0]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_am[1]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_am[2]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_am[3]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_am[4]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; vme_am[5]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_write_n                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; vme_iack_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; ~ALTERA_INIT_DONE~                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                                                                                                                           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led_green_n                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; led_red_n                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; v2p_rstn                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_clk                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[0]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[1]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[2]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[3]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[4]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[5]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[6]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[7]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[8]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[9]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[10]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[11]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[12]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[13]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[14]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[15]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[16]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[17]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_a[18]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_bwa_n                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_bwb_n                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_bw_n                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_cs1_n                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sr_adsc_n                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sr_oe_n                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a_dir                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a_oe_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d_dir                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d_oe_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_am_dir                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_am_oe_n                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_irq_o[1]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_irq_o[2]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_irq_o[3]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_irq_o[4]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_irq_o[5]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_irq_o[6]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_irq_o[7]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_as_o_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_as_oe                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_retry_o_n                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_retry_oe                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_sysres_o                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_ds_o_n[0]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_ds_o_n[1]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_ds_oe                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_berr_o                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_dtack_o                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_scon                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_sysfail_o                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_bbsy_o                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_bclr_o_n                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_br_o[0]                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_br_o[1]                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_br_o[2]                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_br_o[3]                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_iack_o_n                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_sysclk                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_bg_o_n[0]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_bg_o_n[1]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_bg_o_n[2]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_bg_o_n[3]                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 9.73e-08 V                   ; 3.65 V              ; -0.259 V            ; 0.44 V                               ; 0.331 V                              ; 1.65e-10 s                  ; 2.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 9.73e-08 V                  ; 3.65 V             ; -0.259 V           ; 0.44 V                              ; 0.331 V                             ; 1.65e-10 s                 ; 2.21e-10 s                 ; No                        ; Yes                       ;
; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.19e-07 V                   ; 3.5 V               ; -0.0428 V           ; 0.281 V                              ; 0.251 V                              ; 8.73e-10 s                  ; 8.55e-10 s                  ; Yes                        ; No                         ; 3.46 V                      ; 4.19e-07 V                  ; 3.5 V              ; -0.0428 V          ; 0.281 V                             ; 0.251 V                             ; 8.73e-10 s                 ; 8.55e-10 s                 ; Yes                       ; No                        ;
; z126_01_top:sflash|z126_01_pasmi_m25p32:\z126_01_pasmi_m25p32_gen:z126_01_pasmi_m25p32_i0|z126_01_pasmi_m25p32_altasmi_parallel_vps2:z126_01_pasmi_m25p32_altasmi_parallel_vps2_component|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.19e-07 V                   ; 3.5 V               ; -0.0428 V           ; 0.281 V                              ; 0.251 V                              ; 8.73e-10 s                  ; 8.55e-10 s                  ; Yes                        ; No                         ; 3.46 V                      ; 4.19e-07 V                  ; 3.5 V              ; -0.0428 V          ; 0.281 V                             ; 0.251 V                             ; 8.73e-10 s                 ; 8.55e-10 s                 ; Yes                       ; No                        ;
; fpga_test[1]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fpga_test[2]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fpga_test[3]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fpga_test[4]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fpga_test[5]                                                                                                                                                                                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_d[0]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_d[1]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_d[2]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_d[3]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_d[4]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_d[5]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_d[6]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_d[7]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_d[8]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_d[9]                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_d[10]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_d[11]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_d[12]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_d[13]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_d[14]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sr_d[15]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_a[0]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[1]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[2]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[3]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[4]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[5]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[6]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[7]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[8]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[9]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[10]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[11]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[12]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[13]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[14]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[15]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[16]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_a[17]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_a[18]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_a[19]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_a[20]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_a[21]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_a[22]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_a[23]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_a[24]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[25]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[26]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[27]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[28]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[29]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[30]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_a[31]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d[0]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_d[1]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_d[2]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_d[3]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_d[4]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_d[5]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_d[6]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_d[7]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_d[8]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_d[9]                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_d[10]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_d[11]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_d[12]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_d[13]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_d[14]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_d[15]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_d[16]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d[17]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d[18]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d[19]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d[20]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d[21]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d[22]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d[23]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d[24]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d[25]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d[26]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d[27]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d[28]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d[29]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d[30]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_d[31]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_am[0]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_am[1]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_am[2]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_am[3]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_am[4]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vme_am[5]                                                                                                                                                                                     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_write_n                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vme_iack_n                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_INIT_DONE~                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------+
; Setup Transfers                                                             ;
+--------------+--------------+------------+----------+------------+----------+
; From Clock   ; To Clock     ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+--------------+--------------+------------+----------+------------+----------+
; clk_16mhz    ; clk_16mhz    ; 1          ; 0        ; 0          ; 0        ;
; clk_33       ; clk_33       ; 6409       ; 1961     ; 2720       ; 966      ;
; sys_clk      ; clk_33       ; false path ; 0        ; 0          ; 0        ;
; clk_50       ; clk_50       ; 2474       ; 0        ; 0          ; 0        ;
; clk_50       ; clk_125      ; 0          ; 0        ; false path ; 0        ;
; clk_125      ; clk_125      ; 1          ; 0        ; 0          ; 1        ;
; clk_50       ; pcie_sys_clk ; 1          ; 0        ; 0          ; 0        ;
; pcie_sys_clk ; pcie_sys_clk ; 39480      ; 0        ; 0          ; 0        ;
; sys_clk      ; pcie_sys_clk ; false path ; 0        ; 0          ; 0        ;
; sys_clk      ; sr_clk_ext   ; 56         ; 0        ; 0          ; 0        ;
; clk_16mhz    ; sys_clk      ; 1          ; 1        ; 0          ; 0        ;
; clk_33       ; sys_clk      ; false path ; 0        ; 0          ; 0        ;
; pcie_sys_clk ; sys_clk      ; false path ; 0        ; 0          ; 0        ;
; sr_clk_ext   ; sys_clk      ; 32         ; 0        ; 0          ; 0        ;
; sys_clk      ; sys_clk      ; 106975     ; 0        ; 0          ; 0        ;
+--------------+--------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Hold Transfers                                                              ;
+--------------+--------------+------------+----------+------------+----------+
; From Clock   ; To Clock     ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+--------------+--------------+------------+----------+------------+----------+
; clk_16mhz    ; clk_16mhz    ; 1          ; 0        ; 0          ; 0        ;
; clk_33       ; clk_33       ; 6409       ; 1961     ; 2720       ; 966      ;
; sys_clk      ; clk_33       ; false path ; 0        ; 0          ; 0        ;
; clk_50       ; clk_50       ; 2474       ; 0        ; 0          ; 0        ;
; clk_50       ; clk_125      ; 0          ; 0        ; false path ; 0        ;
; clk_125      ; clk_125      ; 1          ; 0        ; 0          ; 1        ;
; clk_50       ; pcie_sys_clk ; 1          ; 0        ; 0          ; 0        ;
; pcie_sys_clk ; pcie_sys_clk ; 39480      ; 0        ; 0          ; 0        ;
; sys_clk      ; pcie_sys_clk ; false path ; 0        ; 0          ; 0        ;
; sys_clk      ; sr_clk_ext   ; 56         ; 0        ; 0          ; 0        ;
; clk_16mhz    ; sys_clk      ; 1          ; 1        ; 0          ; 0        ;
; clk_33       ; sys_clk      ; false path ; 0        ; 0          ; 0        ;
; pcie_sys_clk ; sys_clk      ; false path ; 0        ; 0          ; 0        ;
; sr_clk_ext   ; sys_clk      ; 32         ; 0        ; 0          ; 0        ;
; sys_clk      ; sys_clk      ; 106975     ; 0        ; 0          ; 0        ;
+--------------+--------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------+
; Recovery Transfers                                                        ;
+--------------+--------------+------------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+------------+----------+----------+----------+
; clk_33       ; clk_33       ; 294        ; 0        ; 197      ; 0        ;
; sys_clk      ; clk_33       ; false path ; 0        ; 0        ; 0        ;
; pcie_sys_clk ; pcie_sys_clk ; 67         ; 0        ; 0        ; 0        ;
; sys_clk      ; pcie_sys_clk ; false path ; 0        ; 0        ; 0        ;
; pcie_sys_clk ; sys_clk      ; false path ; 0        ; 0        ; 0        ;
; sys_clk      ; sys_clk      ; 2451       ; 0        ; 0        ; 0        ;
+--------------+--------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------+
; Removal Transfers                                                         ;
+--------------+--------------+------------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+------------+----------+----------+----------+
; clk_33       ; clk_33       ; 294        ; 0        ; 197      ; 0        ;
; sys_clk      ; clk_33       ; false path ; 0        ; 0        ; 0        ;
; pcie_sys_clk ; pcie_sys_clk ; 67         ; 0        ; 0        ; 0        ;
; sys_clk      ; pcie_sys_clk ; false path ; 0        ; 0        ; 0        ;
; pcie_sys_clk ; sys_clk      ; false path ; 0        ; 0        ; 0        ;
; sys_clk      ; sys_clk      ; 2451       ; 0        ; 0        ; 0        ;
+--------------+--------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 7     ; 7    ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 21    ; 21   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------+---------------+
; Target                                                                                                                                   ; Clock        ; Type      ; Status        ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------+---------------+
; clk_16mhz                                                                                                                                ; clk_16mhz    ; Base      ; Constrained   ;
; ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|rx_st_sop0 ;              ; Base      ; Unconstrained ;
; ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|wbs_ack                                              ;              ; Base      ; Unconstrained ;
; pcie|\gen_x1:Hard_IP_x1_comp|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                             ; pcie_sys_clk ; Base      ; Constrained   ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                                                                          ; clk_125      ; Generated ; Constrained   ;
; pll|altpll_component|auto_generated|pll1|clk[1]                                                                                          ; clk_50       ; Generated ; Constrained   ;
; pll|altpll_component|auto_generated|pll1|clk[2]                                                                                          ; sys_clk      ; Generated ; Constrained   ;
; pll|altpll_component|auto_generated|pll1|clk[4]                                                                                          ; clk_33       ; Generated ; Constrained   ;
; refclk                                                                                                                                   ; refclk       ; Base      ; Constrained   ;
; sr_clk                                                                                                                                   ; sr_clk_ext   ; Generated ; Constrained   ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                          ;
+------------+-----------------------------------------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                                                               ;
+------------+-----------------------------------------------------------------------------------------------------------------------+
; clk_16mhz  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; vme_ga[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_ga[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_ga[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_ga[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_ga[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_gap    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+------------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                            ;
+--------------+------------------------------------------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                                                                ;
+--------------+------------------------------------------------------------------------------------------------------------------------+
; sr_clk       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; vme_as_oe    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_bbsy_o   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_berr_o   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_br_o[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_br_o[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_br_o[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_br_o[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_ds_oe    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_dtack_o  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_irq_o[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_irq_o[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_irq_o[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_irq_o[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_irq_o[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_irq_o[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_irq_o[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_scon     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_sysres_o ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+--------------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                          ;
+------------+-----------------------------------------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                                                               ;
+------------+-----------------------------------------------------------------------------------------------------------------------+
; clk_16mhz  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; vme_ga[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_ga[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_ga[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_ga[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_ga[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_gap    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+------------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                            ;
+--------------+------------------------------------------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                                                                ;
+--------------+------------------------------------------------------------------------------------------------------------------------+
; sr_clk       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; vme_as_oe    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_bbsy_o   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_berr_o   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_br_o[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_br_o[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_br_o[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_br_o[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_ds_oe    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_dtack_o  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_irq_o[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_irq_o[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_irq_o[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_irq_o[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_irq_o[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_irq_o[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_irq_o[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_scon     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; vme_sysres_o ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+--------------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Tue Apr 04 10:27:04 2017
Info: Command: quartus_sta A25_top -c A25_top
Info: Using INI file D:/github/A25_VME/Synthesis/quartus.ini
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_1dj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe6|dffe7a* 
    Info (332165): Entity dcfifo_27l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_3aj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_obj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_tbi1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_bd9:dffpipe10|dffe11a* 
Info (332104): Reading SDC File: '../16z091-01_src/Synthesis/z91_01_tmg_con.sdc'
Warning (332174): Ignored filter at z91_01_tmg_con.sdc(26): pcie_clk could not be matched with a port File: D:/github/A25_VME/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 26
Warning (332049): Ignored create_clock at z91_01_tmg_con.sdc(26): Argument <targets> is an empty collection File: D:/github/A25_VME/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 26
    Info (332050): create_clock -name pcie_clk     -period 10.000 -waveform {0.000 5.000} [get_ports {pcie_clk}] File: D:/github/A25_VME/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 26
Warning (332174): Ignored filter at z91_01_tmg_con.sdc(29): ip_16z091_01_top_i0|*|serdes|*_component|pll0|auto_generated|pll1|clk[0] could not be matched with a port or pin or register or keeper or net or combinational node or node File: D:/github/A25_VME/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 29
Critical Warning (332049): Ignored create_generated_clock at z91_01_tmg_con.sdc(29): Argument <targets> is not an object ID File: D:/github/A25_VME/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 29
    Info (332050): create_generated_clock -name {pcie_clk1250} \
                       -source [get_ports {pcie_clk}] \
                       -divide_by 2 \
                       -multiply_by 25 \
                       -duty_cycle 50 \
                       -phase 0 \
                       {ip_16z091_01_top_i0|*|serdes|*_component|pll0|auto_generated|pll1|clk[0]} File: D:/github/A25_VME/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 29
Warning (332049): Ignored create_generated_clock at z91_01_tmg_con.sdc(29): Argument -source is an empty collection File: D:/github/A25_VME/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 29
Warning (332174): Ignored filter at z91_01_tmg_con.sdc(36): ip_16z091_01_top_i0|*|serdes|*_component|pll0|auto_generated|pll1|clk[1] could not be matched with a port or pin or register or keeper or net or combinational node or node File: D:/github/A25_VME/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 36
Critical Warning (332049): Ignored create_generated_clock at z91_01_tmg_con.sdc(36): Argument <targets> is not an object ID File: D:/github/A25_VME/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 36
    Info (332050): create_generated_clock -name {pcie_clk250_1} \
                       -source [get_ports {pcie_clk}] \
                       -divide_by 2 \
                       -multiply_by 5 \
                       -duty_cycle 50 \
                       -phase 0 \
                       {ip_16z091_01_top_i0|*|serdes|*_component|pll0|auto_generated|pll1|clk[1]} File: D:/github/A25_VME/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 36
Warning (332049): Ignored create_generated_clock at z91_01_tmg_con.sdc(36): Argument -source is an empty collection File: D:/github/A25_VME/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 36
Warning (332174): Ignored filter at z91_01_tmg_con.sdc(43): ip_16z091_01_top_i0|*|serdes|*_component|pll0|auto_generated|pll1|clk[2] could not be matched with a port or pin or register or keeper or net or combinational node or node File: D:/github/A25_VME/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 43
Critical Warning (332049): Ignored create_generated_clock at z91_01_tmg_con.sdc(43): Argument <targets> is not an object ID File: D:/github/A25_VME/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 43
    Info (332050): create_generated_clock -name {pcie_clk250_2} \
                       -source [get_ports {pcie_clk}] \
                       -divide_by 2 \
                       -multiply_by 5 \
                       -duty_cycle 20 \
                       -phase 0 \
                       {ip_16z091_01_top_i0|*|serdes|*_component|pll0|auto_generated|pll1|clk[2]} File: D:/github/A25_VME/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 43
Warning (332049): Ignored create_generated_clock at z91_01_tmg_con.sdc(43): Argument -source is an empty collection File: D:/github/A25_VME/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 43
Warning (332174): Ignored filter at z91_01_tmg_con.sdc(50): ip_16z091_01_top_i0|*|serdes|*_component|pll0|auto_generated|pll1|icdrclk could not be matched with a port or pin or register or keeper or net or combinational node or node File: D:/github/A25_VME/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 50
Critical Warning (332049): Ignored create_generated_clock at z91_01_tmg_con.sdc(50): Argument <targets> is not an object ID File: D:/github/A25_VME/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 50
    Info (332050): create_generated_clock -name {pcie_icdrclk} \
                       -source [get_ports {pcie_clk}] \
                       -divide_by 2 \
                       -multiply_by 25 \
                       -duty_cycle 50 \
                       -phase 0 \
                       {ip_16z091_01_top_i0|*|serdes|*_component|pll0|auto_generated|pll1|icdrclk} File: D:/github/A25_VME/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 50
Warning (332049): Ignored create_generated_clock at z91_01_tmg_con.sdc(50): Argument -source is an empty collection File: D:/github/A25_VME/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 50
Warning (332174): Ignored filter at z91_01_tmg_con.sdc(57): pcie_clk could not be matched with a clock File: D:/github/A25_VME/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 57
Warning (332174): Ignored filter at z91_01_tmg_con.sdc(57): pcie_clk1250 could not be matched with a clock File: D:/github/A25_VME/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 57
Warning (332174): Ignored filter at z91_01_tmg_con.sdc(57): pcie_clk250_1 could not be matched with a clock File: D:/github/A25_VME/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 57
Warning (332174): Ignored filter at z91_01_tmg_con.sdc(57): pcie_clk250_2 could not be matched with a clock File: D:/github/A25_VME/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 57
Warning (332174): Ignored filter at z91_01_tmg_con.sdc(57): pcie_icdrclk could not be matched with a clock File: D:/github/A25_VME/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 57
Warning (332049): Ignored set_clock_groups at z91_01_tmg_con.sdc(57): Argument -group with value pcie_clk could not match any element of the following types: ( clk ) File: D:/github/A25_VME/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 57
    Info (332050): set_clock_groups -exclusive -group {pcie_clk} \
                            -group {pcie_clk1250} \
                            -group {pcie_clk250_1} \
                            -group {pcie_clk250_2} \
                            -group {pcie_icdrclk} File: D:/github/A25_VME/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 57
Warning (332049): Ignored set_clock_groups at z91_01_tmg_con.sdc(57): Argument -group with value pcie_clk1250 could not match any element of the following types: ( clk ) File: D:/github/A25_VME/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 57
Warning (332049): Ignored set_clock_groups at z91_01_tmg_con.sdc(57): Argument -group with value pcie_clk250_1 could not match any element of the following types: ( clk ) File: D:/github/A25_VME/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 57
Warning (332049): Ignored set_clock_groups at z91_01_tmg_con.sdc(57): Argument -group with value pcie_clk250_2 could not match any element of the following types: ( clk ) File: D:/github/A25_VME/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 57
Warning (332049): Ignored set_clock_groups at z91_01_tmg_con.sdc(57): Argument -group with value pcie_icdrclk could not match any element of the following types: ( clk ) File: D:/github/A25_VME/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 57
Warning (332174): Ignored filter at z91_01_tmg_con.sdc(63): clk_wb could not be matched with a clock File: D:/github/A25_VME/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 63
Warning (332049): Ignored set_false_path at z91_01_tmg_con.sdc(63): Argument <to> is an empty collection File: D:/github/A25_VME/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 63
    Info (332050): set_false_path -from [get_clocks {pcie_sys_clk}] -to [get_clocks {clk_wb}] File: D:/github/A25_VME/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 63
Warning (332049): Ignored set_false_path at z91_01_tmg_con.sdc(64): Argument <from> is an empty collection File: D:/github/A25_VME/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 64
    Info (332050): set_false_path -from [get_clocks {clk_wb}] -to [get_clocks {pcie_sys_clk}] File: D:/github/A25_VME/16z091-01_src/Synthesis/z91_01_tmg_con.sdc Line: 64
Info (332104): Reading SDC File: 'A25_top.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at A25_top.sdc(88): gpio* could not be matched with a port File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 88
Warning (332049): Ignored set_input_delay at A25_top.sdc(88): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 88
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {sys_clk}]  10.000 [get_ports {gpio*}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 88
Warning (332049): Ignored set_input_delay at A25_top.sdc(89): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 89
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {sys_clk}]  0.000 [get_ports {gpio*}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 89
Warning (332174): Ignored filter at A25_top.sdc(92): mm_dreq_n* could not be matched with a port File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 92
Warning (332049): Ignored set_input_delay at A25_top.sdc(92): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 92
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {clk_33}]  25.000 [get_ports {mm_dreq_n*}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 92
Warning (332049): Ignored set_input_delay at A25_top.sdc(93): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 93
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {clk_33}]  0.000 [get_ports {mm_dreq_n*}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 93
Warning (332174): Ignored filter at A25_top.sdc(94): mm_dtack_n* could not be matched with a port File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 94
Warning (332049): Ignored set_input_delay at A25_top.sdc(94): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 94
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {clk_33}]  25.000 [get_ports {mm_dtack_n*}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 94
Warning (332049): Ignored set_input_delay at A25_top.sdc(95): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 95
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {clk_33}]  0.000 [get_ports {mm_dtack_n*}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 95
Warning (332174): Ignored filter at A25_top.sdc(96): mm_irq_n* could not be matched with a port File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 96
Warning (332049): Ignored set_input_delay at A25_top.sdc(96): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 96
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {clk_33}]  25.000 [get_ports {mm_irq_n*}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 96
Warning (332049): Ignored set_input_delay at A25_top.sdc(97): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 97
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {clk_33}]  0.000 [get_ports {mm_irq_n*}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 97
Warning (332174): Ignored filter at A25_top.sdc(98): mm_trig* could not be matched with a port File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 98
Warning (332049): Ignored set_input_delay at A25_top.sdc(98): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 98
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {clk_33}]  25.000 [get_ports {mm_trig*}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 98
Warning (332049): Ignored set_input_delay at A25_top.sdc(99): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 99
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {clk_33}]  0.000 [get_ports {mm_trig*}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 99
Warning (332049): Ignored set_input_delay at A25_top.sdc(100): Positional argument: object_list targets with value [get_ports {sr_a[*}] contains no input ports File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 100
    Info (332050): set_input_delay -add_delay -max -clock sr_clk_ext  8.500 [get_ports {sr_a[*}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 100
Warning (332049): Ignored set_input_delay at A25_top.sdc(101): Positional argument: object_list targets with value [get_ports {sr_a[*}] contains no input ports File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 101
    Info (332050): set_input_delay -add_delay -min -clock sr_clk_ext  3.100 [get_ports {sr_a[*}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 101
Warning (332049): Ignored set_output_delay at A25_top.sdc(150): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 150
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_clk}]  1.000 [get_ports {gpio*}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 150
Warning (332049): Ignored set_output_delay at A25_top.sdc(151): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 151
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_clk}]  0.000 [get_ports {gpio*}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 151
Warning (332174): Ignored filter at A25_top.sdc(154): mm_a[* could not be matched with a port File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 154
Warning (332049): Ignored set_output_delay at A25_top.sdc(154): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 154
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {clk_33}]  5.000 [get_ports {mm_a[*}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 154
Warning (332049): Ignored set_output_delay at A25_top.sdc(155): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 155
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {clk_33}]  0.000 [get_ports {mm_a[*}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 155
Warning (332174): Ignored filter at A25_top.sdc(156): mm_as_n could not be matched with a port File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 156
Warning (332049): Ignored set_output_delay at A25_top.sdc(156): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 156
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {clk_33}]  5.000 [get_ports {mm_as_n}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 156
Warning (332049): Ignored set_output_delay at A25_top.sdc(157): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 157
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {clk_33}]  0.000 [get_ports {mm_as_n}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 157
Warning (332174): Ignored filter at A25_top.sdc(158): mm_clk* could not be matched with a port File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 158
Warning (332049): Ignored set_output_delay at A25_top.sdc(158): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 158
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {clk_33}]  5.000 [get_ports {mm_clk*}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 158
Warning (332049): Ignored set_output_delay at A25_top.sdc(159): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 159
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {clk_33}]  0.000 [get_ports {mm_clk*}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 159
Warning (332174): Ignored filter at A25_top.sdc(160): mm_cs_n* could not be matched with a port File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 160
Warning (332049): Ignored set_output_delay at A25_top.sdc(160): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 160
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {clk_33}]  5.000 [get_ports {mm_cs_n*}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 160
Warning (332049): Ignored set_output_delay at A25_top.sdc(161): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 161
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {clk_33}]  0.000 [get_ports {mm_cs_n*}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 161
Warning (332174): Ignored filter at A25_top.sdc(162): mm_dack_n* could not be matched with a port File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 162
Warning (332049): Ignored set_output_delay at A25_top.sdc(162): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 162
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {clk_33}]  5.000 [get_ports {mm_dack_n*}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 162
Warning (332049): Ignored set_output_delay at A25_top.sdc(163): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 163
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {clk_33}]  0.000 [get_ports {mm_dack_n*}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 163
Warning (332174): Ignored filter at A25_top.sdc(164): mm_ds_n* could not be matched with a port File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 164
Warning (332049): Ignored set_output_delay at A25_top.sdc(164): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 164
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {clk_33}]  5.000 [get_ports {mm_ds_n*}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 164
Warning (332049): Ignored set_output_delay at A25_top.sdc(165): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 165
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {clk_33}]  0.000 [get_ports {mm_ds_n*}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 165
Warning (332174): Ignored filter at A25_top.sdc(166): mm_iack_n* could not be matched with a port File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 166
Warning (332049): Ignored set_output_delay at A25_top.sdc(166): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 166
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {clk_33}]  5.000 [get_ports {mm_iack_n*}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 166
Warning (332049): Ignored set_output_delay at A25_top.sdc(167): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 167
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {clk_33}]  0.000 [get_ports {mm_iack_n*}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 167
Warning (332174): Ignored filter at A25_top.sdc(168): mm_reset_n could not be matched with a port File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 168
Warning (332049): Ignored set_output_delay at A25_top.sdc(168): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 168
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {clk_33}]  5.000 [get_ports {mm_reset_n}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 168
Warning (332049): Ignored set_output_delay at A25_top.sdc(169): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 169
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {clk_33}]  0.000 [get_ports {mm_reset_n}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 169
Warning (332049): Ignored set_output_delay at A25_top.sdc(170): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 170
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {clk_33}]  5.000 [get_ports {mm_trig*}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 170
Warning (332049): Ignored set_output_delay at A25_top.sdc(171): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 171
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {clk_33}]  0.000 [get_ports {mm_trig*}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 171
Warning (332174): Ignored filter at A25_top.sdc(172): mm_write_n could not be matched with a port File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 172
Warning (332049): Ignored set_output_delay at A25_top.sdc(172): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 172
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {clk_33}]  5.000 [get_ports {mm_write_n}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 172
Warning (332049): Ignored set_output_delay at A25_top.sdc(173): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 173
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {clk_33}]  0.000 [get_ports {mm_write_n}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 173
Warning (332174): Ignored filter at A25_top.sdc(193): vme_br_o_n* could not be matched with a port File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 193
Warning (332049): Ignored set_output_delay at A25_top.sdc(193): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 193
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_clk}]  4.000 [get_ports {vme_br_o_n*}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 193
Warning (332049): Ignored set_output_delay at A25_top.sdc(194): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 194
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_clk}]  0.000 [get_ports {vme_br_o_n*}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 194
Warning (332174): Ignored filter at A25_top.sdc(209): vme_as_oe_n could not be matched with a port File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 209
Warning (332049): Ignored set_output_delay at A25_top.sdc(209): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 209
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_clk}]  4.000 [get_ports {vme_as_oe_n}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 209
Warning (332049): Ignored set_output_delay at A25_top.sdc(210): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 210
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_clk}]  0.000 [get_ports {vme_as_oe_n}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 210
Warning (332174): Ignored filter at A25_top.sdc(211): vme_bbsy_o_n could not be matched with a port File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 211
Warning (332049): Ignored set_output_delay at A25_top.sdc(211): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 211
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_clk}]  4.000 [get_ports {vme_bbsy_o_n}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 211
Warning (332049): Ignored set_output_delay at A25_top.sdc(212): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 212
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_clk}]  0.000 [get_ports {vme_bbsy_o_n}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 212
Warning (332174): Ignored filter at A25_top.sdc(215): vme_berr_o_n could not be matched with a port File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 215
Warning (332049): Ignored set_output_delay at A25_top.sdc(215): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 215
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_clk}]  4.000 [get_ports {vme_berr_o_n}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 215
Warning (332049): Ignored set_output_delay at A25_top.sdc(216): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 216
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_clk}]  0.000 [get_ports {vme_berr_o_n}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 216
Warning (332174): Ignored filter at A25_top.sdc(227): vme_ds_oe_n could not be matched with a port File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 227
Warning (332049): Ignored set_output_delay at A25_top.sdc(227): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 227
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_clk}]  4.000 [get_ports {vme_ds_oe_n}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 227
Warning (332049): Ignored set_output_delay at A25_top.sdc(228): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 228
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_clk}]  0.000 [get_ports {vme_ds_oe_n}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 228
Warning (332174): Ignored filter at A25_top.sdc(229): vme_dtack_o_n could not be matched with a port File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 229
Warning (332049): Ignored set_output_delay at A25_top.sdc(229): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 229
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_clk}]  4.000 [get_ports {vme_dtack_o_n}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 229
Warning (332049): Ignored set_output_delay at A25_top.sdc(230): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 230
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_clk}]  0.000 [get_ports {vme_dtack_o_n}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 230
Warning (332174): Ignored filter at A25_top.sdc(235): vme_irq_o_n* could not be matched with a port File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 235
Warning (332049): Ignored set_output_delay at A25_top.sdc(235): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 235
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_clk}]  4.000 [get_ports {vme_irq_o_n*}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 235
Warning (332049): Ignored set_output_delay at A25_top.sdc(236): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 236
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_clk}]  0.000 [get_ports {vme_irq_o_n*}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 236
Warning (332174): Ignored filter at A25_top.sdc(239): vme_retry_oe_n could not be matched with a port File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 239
Warning (332049): Ignored set_output_delay at A25_top.sdc(239): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 239
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_clk}]  4.000 [get_ports {vme_retry_oe_n}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 239
Warning (332049): Ignored set_output_delay at A25_top.sdc(240): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 240
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_clk}]  0.000 [get_ports {vme_retry_oe_n}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 240
Warning (332174): Ignored filter at A25_top.sdc(241): vme_scon_n could not be matched with a port File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 241
Warning (332049): Ignored set_output_delay at A25_top.sdc(241): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 241
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_clk}]  4.000 [get_ports {vme_scon_n}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 241
Warning (332049): Ignored set_output_delay at A25_top.sdc(242): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 242
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_clk}]  0.000 [get_ports {vme_scon_n}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 242
Warning (332174): Ignored filter at A25_top.sdc(245): vme_sysfail_o_n could not be matched with a port File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 245
Warning (332049): Ignored set_output_delay at A25_top.sdc(245): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 245
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_clk}]  4.000 [get_ports {vme_sysfail_o_n}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 245
Warning (332049): Ignored set_output_delay at A25_top.sdc(246): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 246
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_clk}]  0.000 [get_ports {vme_sysfail_o_n}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 246
Warning (332174): Ignored filter at A25_top.sdc(247): vme_sysres_o_n could not be matched with a port File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 247
Warning (332049): Ignored set_output_delay at A25_top.sdc(247): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 247
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_clk}]  4.000 [get_ports {vme_sysres_o_n}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 247
Warning (332049): Ignored set_output_delay at A25_top.sdc(248): Argument <targets> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 248
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_clk}]  0.000 [get_ports {vme_sysres_o_n}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 248
Warning (332174): Ignored filter at A25_top.sdc(267): pcie_icdrclk could not be matched with a clock File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 267
Warning (332174): Ignored filter at A25_top.sdc(267): pcie_clk[0] could not be matched with a clock File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 267
Warning (332174): Ignored filter at A25_top.sdc(267): pcie_clk[1] could not be matched with a clock File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 267
Warning (332174): Ignored filter at A25_top.sdc(267): pcie_clk[2] could not be matched with a clock File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 267
Warning (332054): Assignment set_clock_groups is accepted but has some problems at A25_top.sdc(267): Argument -group with value pcie_icdrclk could not match any element of the following types: ( clk ) File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 267
    Info (332050): set_clock_groups -exclusive -group {refclk} \
                            -group {clk_125} \
                            -group {clk_50} \
                            -group {sys_clk} \
                            -group {pcie_icdrclk} \
                            -group {pcie_clk[0]} \
                            -group {pcie_clk[1]} \
                            -group {pcie_clk[2]} \
                            -group {clk_33} \
 File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 267
Warning (332054): Assignment set_clock_groups is accepted but has some problems at A25_top.sdc(267): Argument -group with value pcie_clk[0] could not match any element of the following types: ( clk ) File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 267
Warning (332054): Assignment set_clock_groups is accepted but has some problems at A25_top.sdc(267): Argument -group with value pcie_clk[1] could not match any element of the following types: ( clk ) File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 267
Warning (332054): Assignment set_clock_groups is accepted but has some problems at A25_top.sdc(267): Argument -group with value pcie_clk[2] could not match any element of the following types: ( clk ) File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 267
Warning (332049): Ignored set_false_path at A25_top.sdc(280): Argument <to> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 280
    Info (332050): set_false_path -from [get_clocks {clk_16mhz}] -to [get_ports {mm_clk*}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 280
Warning (332174): Ignored filter at A25_top.sdc(283): altera_reserved_tck could not be matched with a clock File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 283
Warning (332049): Ignored set_false_path at A25_top.sdc(283): Argument <to> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 283
    Info (332050): set_false_path  -from  [get_clocks {clk_16mhz}]  -to  [get_clocks {altera_reserved_tck}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 283
Warning (332174): Ignored filter at A25_top.sdc(288): *ws_dgrp|dffpipe_re9:dffpipe18|dffe19a* could not be matched with a keeper File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 288
Warning (332049): Ignored set_false_path at A25_top.sdc(288): Argument <to> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 288
    Info (332050): set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_re9:dffpipe18|dffe19a*}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 288
Warning (332174): Ignored filter at A25_top.sdc(289): *rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a* could not be matched with a keeper File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 289
Warning (332049): Ignored set_false_path at A25_top.sdc(289): Argument <to> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 289
    Info (332050): set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a*}] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 289
Warning (332174): Ignored filter at A25_top.sdc(348): sld* could not be matched with a register File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 348
Warning (332049): Ignored set_false_path at A25_top.sdc(348): Argument <to> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 348
    Info (332050): set_false_path -from *                    -to [get_registers sld*] File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 348
Warning (332049): Ignored set_false_path at A25_top.sdc(349): Argument <from> is an empty collection File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 349
    Info (332050): set_false_path -from [get_registers sld*] -to *  File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 349
Warning (332174): Ignored filter at A25_top.sdc(354): altera_reserved_tdi could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 354
Warning (332049): Ignored set_false_path at A25_top.sdc(354): Argument <from> is not an object ID File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 354
    Info (332050): set_false_path -from altera_reserved_tdi -to * File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 354
Warning (332174): Ignored filter at A25_top.sdc(355): altera_reserved_tms could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 355
Warning (332049): Ignored set_false_path at A25_top.sdc(355): Argument <from> is not an object ID File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 355
    Info (332050): set_false_path -from altera_reserved_tms -to * File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 355
Warning (332174): Ignored filter at A25_top.sdc(356): altera_reserved_tdo could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 356
Warning (332049): Ignored set_false_path at A25_top.sdc(356): Argument <to> is not an object ID File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 356
    Info (332050): set_false_path -from * -to altera_reserved_tdo File: D:/github/A25_VME/Synthesis/A25_top.sdc Line: 356
Warning (332060): Node: ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|rx_st_sop0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|int_tlp_type[3] is being clocked by ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|rx_st_sop0
Warning (332060): Node: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|wbs_ack was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch wbb2vme_top:vme|vme_dma:vmedma|vme_dma_mstr:dma_mstr|cti_int[1] is being clocked by ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|wbs_ack
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: pcie|\gen_x1:Hard_IP_x1_comp|serdes|hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0|dpclk  to: ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|wire_cent_unit0_dprioout
    Info (332098): From: pcie|\gen_x1:Hard_IP_x1_comp|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 62.500
    Warning (332056): Node: pcie|\gen_x1:Hard_IP_x1_comp|serdes|hard_ip_x1_serdes_alt_c3gxb_idf8_component|pll0|auto_generated|pll1|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: pcie|\gen_x1:Hard_IP_x1_comp|serdes|hard_ip_x1_serdes_alt_c3gxb_idf8_component|pll0|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: pcie|\gen_x1:Hard_IP_x1_comp|serdes|hard_ip_x1_serdes_alt_c3gxb_idf8_component|pll0|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: pcie|\gen_x1:Hard_IP_x1_comp|serdes|hard_ip_x1_serdes_alt_c3gxb_idf8_component|pll0|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Info (332146): Worst-case setup slack is 0.076
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.076               0.000 sys_clk 
    Info (332119):     0.518               0.000 pcie_sys_clk 
    Info (332119):     6.256               0.000 clk_33 
    Info (332119):     6.935               0.000 clk_125 
    Info (332119):     7.502               0.000 sr_clk_ext 
    Info (332119):    12.145               0.000 clk_50 
    Info (332119):    61.550               0.000 clk_16mhz 
Info (332146): Worst-case hold slack is 0.333
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.333               0.000 clk_33 
    Info (332119):     0.341               0.000 sys_clk 
    Info (332119):     0.366               0.000 pcie_sys_clk 
    Info (332119):     0.403               0.000 clk_50 
    Info (332119):     0.408               0.000 clk_125 
    Info (332119):     0.423               0.000 clk_16mhz 
    Info (332119):     1.138               0.000 sr_clk_ext 
Info (332146): Worst-case recovery slack is 5.615
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.615               0.000 pcie_sys_clk 
    Info (332119):     8.247               0.000 sys_clk 
    Info (332119):    11.293               0.000 clk_33 
Info (332146): Worst-case removal slack is 1.008
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.008               0.000 pcie_sys_clk 
    Info (332119):     1.174               0.000 sys_clk 
    Info (332119):     2.998               0.000 clk_33 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.000               0.000 clk_50 
    Info (332119):     3.593               0.000 pcie_sys_clk 
    Info (332119):     3.644               0.000 clk_125 
    Info (332119):     4.567               0.000 clk_33 
    Info (332119):     6.000               0.000 refclk 
    Info (332119):     7.132               0.000 sys_clk 
    Info (332119):    10.790               0.000 sr_clk_ext 
    Info (332119):    31.019               0.000 clk_16mhz 
Info (332114): Report Metastability: Found 132 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 132
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.167
    Info (332114): Worst Case Available Settling Time: 6.935 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|rx_st_sop0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|int_tlp_type[3] is being clocked by ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|rx_st_sop0
Warning (332060): Node: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|wbs_ack was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch wbb2vme_top:vme|vme_dma:vmedma|vme_dma_mstr:dma_mstr|cti_int[1] is being clocked by ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|wbs_ack
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: pcie|\gen_x1:Hard_IP_x1_comp|serdes|hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0|dpclk  to: ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|wire_cent_unit0_dprioout
    Info (332098): From: pcie|\gen_x1:Hard_IP_x1_comp|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 62.500
    Warning (332056): Node: pcie|\gen_x1:Hard_IP_x1_comp|serdes|hard_ip_x1_serdes_alt_c3gxb_idf8_component|pll0|auto_generated|pll1|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: pcie|\gen_x1:Hard_IP_x1_comp|serdes|hard_ip_x1_serdes_alt_c3gxb_idf8_component|pll0|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: pcie|\gen_x1:Hard_IP_x1_comp|serdes|hard_ip_x1_serdes_alt_c3gxb_idf8_component|pll0|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: pcie|\gen_x1:Hard_IP_x1_comp|serdes|hard_ip_x1_serdes_alt_c3gxb_idf8_component|pll0|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
Info (332146): Worst-case setup slack is 0.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.702               0.000 pcie_sys_clk 
    Info (332119):     0.859               0.000 sys_clk 
    Info (332119):     6.806               0.000 clk_33 
    Info (332119):     7.037               0.000 clk_125 
    Info (332119):     7.889               0.000 sr_clk_ext 
    Info (332119):    12.862               0.000 clk_50 
    Info (332119):    61.649               0.000 clk_16mhz 
Info (332146): Worst-case hold slack is 0.321
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.321               0.000 pcie_sys_clk 
    Info (332119):     0.334               0.000 sys_clk 
    Info (332119):     0.339               0.000 clk_33 
    Info (332119):     0.349               0.000 clk_50 
    Info (332119):     0.362               0.000 clk_125 
    Info (332119):     0.387               0.000 clk_16mhz 
    Info (332119):     0.962               0.000 sr_clk_ext 
Info (332146): Worst-case recovery slack is 5.838
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.838               0.000 pcie_sys_clk 
    Info (332119):     8.904               0.000 sys_clk 
    Info (332119):    11.686               0.000 clk_33 
Info (332146): Worst-case removal slack is 0.911
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.911               0.000 pcie_sys_clk 
    Info (332119):     1.059               0.000 sys_clk 
    Info (332119):     2.641               0.000 clk_33 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.000               0.000 clk_50 
    Info (332119):     3.536               0.000 pcie_sys_clk 
    Info (332119):     3.649               0.000 clk_125 
    Info (332119):     4.753               0.000 clk_33 
    Info (332119):     6.000               0.000 refclk 
    Info (332119):     7.127               0.000 sys_clk 
    Info (332119):    10.790               0.000 sr_clk_ext 
    Info (332119):    31.012               0.000 clk_16mhz 
Info (332114): Report Metastability: Found 132 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 132
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.167
    Info (332114): Worst Case Available Settling Time: 7.037 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|rx_st_sop0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|rx_module:rx_module_comp|int_tlp_type[3] is being clocked by ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|rx_st_sop0
Warning (332060): Node: ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|wbs_ack was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch wbb2vme_top:vme|vme_dma:vmedma|vme_dma_mstr:dma_mstr|cti_int[1] is being clocked by ip_16z091_01_top:pcie|ip_16z091_01:ip_16z091_01_comp|z091_01_wb_slave:wb_slave_comp|wbs_ack
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: pcie|\gen_x1:Hard_IP_x1_comp|serdes|hard_ip_x1_serdes_alt_c3gxb_idf8_component|cent_unit0|dpclk  to: ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_serdes:serdes|hard_ip_x1_serdes_alt_c3gxb_idf8:hard_ip_x1_serdes_alt_c3gxb_idf8_component|wire_cent_unit0_dprioout
    Info (332098): From: pcie|\gen_x1:Hard_IP_x1_comp|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: ip_16z091_01_top:pcie|hard_ip_x1:\gen_x1:Hard_IP_x1_comp|hard_ip_x1_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 62.500
    Warning (332056): Node: pcie|\gen_x1:Hard_IP_x1_comp|serdes|hard_ip_x1_serdes_alt_c3gxb_idf8_component|pll0|auto_generated|pll1|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: pcie|\gen_x1:Hard_IP_x1_comp|serdes|hard_ip_x1_serdes_alt_c3gxb_idf8_component|pll0|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: pcie|\gen_x1:Hard_IP_x1_comp|serdes|hard_ip_x1_serdes_alt_c3gxb_idf8_component|pll0|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: pcie|\gen_x1:Hard_IP_x1_comp|serdes|hard_ip_x1_serdes_alt_c3gxb_idf8_component|pll0|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
Info (332146): Worst-case setup slack is 1.309
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.309               0.000 sys_clk 
    Info (332119):     2.313               0.000 pcie_sys_clk 
    Info (332119):     7.495               0.000 clk_125 
    Info (332119):     9.610               0.000 sr_clk_ext 
    Info (332119):    10.908               0.000 clk_33 
    Info (332119):    16.124               0.000 clk_50 
    Info (332119):    61.999               0.000 clk_16mhz 
Info (332146): Worst-case hold slack is 0.141
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.141               0.000 clk_33 
    Info (332119):     0.142               0.000 sys_clk 
    Info (332119):     0.161               0.000 pcie_sys_clk 
    Info (332119):     0.179               0.000 clk_50 
    Info (332119):     0.186               0.000 clk_16mhz 
    Info (332119):     0.188               0.000 clk_125 
    Info (332119):     0.413               0.000 sr_clk_ext 
Info (332146): Worst-case recovery slack is 6.734
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.734               0.000 pcie_sys_clk 
    Info (332119):    11.325               0.000 sys_clk 
    Info (332119):    13.093               0.000 clk_33 
Info (332146): Worst-case removal slack is 0.478
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.478               0.000 pcie_sys_clk 
    Info (332119):     0.547               0.000 sys_clk 
    Info (332119):     1.588               0.000 clk_33 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.000               0.000 clk_50 
    Info (332119):     3.683               0.000 pcie_sys_clk 
    Info (332119):     3.743               0.000 clk_125 
    Info (332119):     4.766               0.000 clk_33 
    Info (332119):     6.000               0.000 refclk 
    Info (332119):     7.241               0.000 sys_clk 
    Info (332119):    11.000               0.000 sr_clk_ext 
    Info (332119):    30.562               0.000 clk_16mhz 
Info (332114): Report Metastability: Found 132 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 132
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.167
    Info (332114): Worst Case Available Settling Time: 7.495 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 157 warnings
    Info: Peak virtual memory: 1028 megabytes
    Info: Processing ended: Tue Apr 04 10:27:15 2017
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:12


