APB Protocol Development

ğŸ“˜ Overview
The Advanced Peripheral Bus (APB) protocol is optimized for low-power, low-latency, and simple communication between system-on-chip (SoC) peripherals such as GPIO, UART, SPI, and timers. It acts as a bridge between high-speed buses like AHB/AXI and low-performance peripherals.

âš™ï¸ Modules Overview
ğŸ”¸ APB Master
FSM-based controller.

Initiates read/write based on start_trans and start_write.

Operates in 3 states: IDLE, SETUP, ACCESS.

ğŸ”¸ APB Slave
Responds to valid transfers using PSELx, PENABLE, and PWRITE.

Asserts PREADY when done.

Returns data via PRDATA.

ğŸ”¸ Top Module
Instantiates both Master and Slave modules.
![image15](https://github.com/user-attachments/assets/6fee7dea-4121-4579-8f8c-c950e782cfdd)


âœ… Simulation and Hardware Testing
Verified with Icarus Verilog + GTKWave.

Validated on Vaaman FPGA Board.

ğŸ”¹ Waveform Results
Write Transaction:
![image8](https://github.com/user-attachments/assets/f5e6af0e-8f6c-417b-afec-02a9f7eb4d8f)


Read Transaction & Logic Timing:
![image7](https://github.com/user-attachments/assets/1f8a98f1-f69c-4ecd-8cef-b18853d0388a)

ğŸ“š References
ARM AMBA APB Protocol Guide

ARM APB Specification
