$comment
	File created using the following command:
		vcd file ArithmaticLogicUnit.msim.vcd -direction
$end
$date
	Thu Apr 12 16:57:12 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ArithmaticLogicUnit_vlg_vec_tst $end
$var reg 4 ! AC [3:0] $end
$var reg 4 " ALU_X [3:0] $end
$var reg 4 # BUS [3:0] $end
$var reg 1 $ CLK $end
$var reg 4 % DR [3:0] $end
$var reg 4 & INPR [3:0] $end
$var wire 1 ' E $end
$var wire 1 ( Output [3] $end
$var wire 1 ) Output [2] $end
$var wire 1 * Output [1] $end
$var wire 1 + Output [0] $end
$var wire 1 , sampler $end
$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 inst|LPM_MUX_component|auto_generated|dffe12~q $end
$var wire 1 4 inst|LPM_MUX_component|auto_generated|dffe14~q $end
$var wire 1 5 inst|LPM_MUX_component|auto_generated|dffe14~0_combout $end
$var wire 1 6 inst|LPM_MUX_component|auto_generated|dffe12~0_combout $end
$var wire 1 7 inst10|inst1|inst1~0_combout $end
$var wire 1 8 inst|LPM_MUX_component|auto_generated|dffe7~0_combout $end
$var wire 1 9 CLK~input_o $end
$var wire 1 : INPR[3]~input_o $end
$var wire 1 ; INPR[2]~input_o $end
$var wire 1 < BUS[1]~input_o $end
$var wire 1 = BUS[0]~input_o $end
$var wire 1 > CLK~inputclkctrl_outclk $end
$var wire 1 ? E~output_o $end
$var wire 1 @ Output[3]~output_o $end
$var wire 1 A Output[2]~output_o $end
$var wire 1 B Output[1]~output_o $end
$var wire 1 C Output[0]~output_o $end
$var wire 1 D DR[2]~input_o $end
$var wire 1 E AC[1]~input_o $end
$var wire 1 F DR[0]~input_o $end
$var wire 1 G DR[1]~input_o $end
$var wire 1 H inst10|inst1|inst4~0_combout $end
$var wire 1 I inst10|inst2|inst4~1_combout $end
$var wire 1 J DR[3]~input_o $end
$var wire 1 K AC[3]~input_o $end
$var wire 1 L AC[2]~input_o $end
$var wire 1 M inst10|inst2|inst4~0_combout $end
$var wire 1 N inst10|inst3|inst4~0_combout $end
$var wire 1 O ALU_X[0]~input_o $end
$var wire 1 P inst10|inst3|inst1~combout $end
$var wire 1 Q BUS[3]~input_o $end
$var wire 1 R inst|LPM_MUX_component|auto_generated|dffe15~0_combout $end
$var wire 1 S AC[0]~input_o $end
$var wire 1 T inst3|inst3|LPM_MUX_component|auto_generated|external_latency_ffsa[0]~feeder_combout $end
$var wire 1 U inst|LPM_MUX_component|auto_generated|dffe15~1_combout $end
$var wire 1 V inst|LPM_MUX_component|auto_generated|dffe15~q $end
$var wire 1 W ALU_X[2]~input_o $end
$var wire 1 X inst|LPM_MUX_component|auto_generated|dffe1a[2]~feeder_combout $end
$var wire 1 Y ALU_X[3]~input_o $end
$var wire 1 Z inst|LPM_MUX_component|auto_generated|dffe1a[3]~feeder_combout $end
$var wire 1 [ inst3|inst1|LPM_MUX_component|auto_generated|external_latency_ffsa[0]~feeder_combout $end
$var wire 1 \ inst|LPM_MUX_component|auto_generated|dffe16~0_combout $end
$var wire 1 ] ALU_X[1]~input_o $end
$var wire 1 ^ inst|LPM_MUX_component|auto_generated|dffe16~q $end
$var wire 1 _ inst|LPM_MUX_component|auto_generated|result_node[3]~0_combout $end
$var wire 1 ` inst|LPM_MUX_component|auto_generated|result_node[3]~1_combout $end
$var wire 1 a inst|LPM_MUX_component|auto_generated|dffe10~0_combout $end
$var wire 1 b inst|LPM_MUX_component|auto_generated|dffe10~q $end
$var wire 1 c inst|LPM_MUX_component|auto_generated|result_node[2]~2_combout $end
$var wire 1 d BUS[2]~input_o $end
$var wire 1 e inst10|inst2|inst1~0_combout $end
$var wire 1 f inst|LPM_MUX_component|auto_generated|dffe11~0_combout $end
$var wire 1 g inst3|inst2|LPM_MUX_component|auto_generated|external_latency_ffsa[0]~feeder_combout $end
$var wire 1 h inst|LPM_MUX_component|auto_generated|dffe11~1_combout $end
$var wire 1 i inst|LPM_MUX_component|auto_generated|dffe11~q $end
$var wire 1 j inst|LPM_MUX_component|auto_generated|result_node[2]~3_combout $end
$var wire 1 k inst|LPM_MUX_component|auto_generated|dffe7~1_combout $end
$var wire 1 l inst|LPM_MUX_component|auto_generated|dffe7~q $end
$var wire 1 m INPR[1]~input_o $end
$var wire 1 n inst|LPM_MUX_component|auto_generated|dffe8~0_combout $end
$var wire 1 o inst|LPM_MUX_component|auto_generated|dffe8~q $end
$var wire 1 p inst|LPM_MUX_component|auto_generated|dffe6~0_combout $end
$var wire 1 q inst|LPM_MUX_component|auto_generated|dffe6~q $end
$var wire 1 r inst|LPM_MUX_component|auto_generated|result_node[1]~4_combout $end
$var wire 1 s inst|LPM_MUX_component|auto_generated|result_node[1]~5_combout $end
$var wire 1 t inst|LPM_MUX_component|auto_generated|dffe2~0_combout $end
$var wire 1 u inst|LPM_MUX_component|auto_generated|dffe2~q $end
$var wire 1 v INPR[0]~input_o $end
$var wire 1 w inst|LPM_MUX_component|auto_generated|dffe4~0_combout $end
$var wire 1 x inst|LPM_MUX_component|auto_generated|dffe4~q $end
$var wire 1 y inst|LPM_MUX_component|auto_generated|result_node[0]~6_combout $end
$var wire 1 z inst3|inst|LPM_MUX_component|auto_generated|external_latency_ffsa[0]~feeder_combout $end
$var wire 1 { inst|LPM_MUX_component|auto_generated|dffe3~0_combout $end
$var wire 1 | inst|LPM_MUX_component|auto_generated|dffe3~1_combout $end
$var wire 1 } inst|LPM_MUX_component|auto_generated|dffe3~q $end
$var wire 1 ~ inst|LPM_MUX_component|auto_generated|result_node[0]~7_combout $end
$var wire 1 !! inst|LPM_MUX_component|auto_generated|dffe1a [3] $end
$var wire 1 "! inst|LPM_MUX_component|auto_generated|dffe1a [2] $end
$var wire 1 #! inst|LPM_MUX_component|auto_generated|dffe1a [1] $end
$var wire 1 $! inst|LPM_MUX_component|auto_generated|dffe1a [0] $end
$var wire 1 %! inst3|inst2|LPM_MUX_component|auto_generated|external_latency_ffsa [0] $end
$var wire 1 &! inst3|inst3|LPM_MUX_component|auto_generated|external_latency_ffsa [0] $end
$var wire 1 '! inst3|inst1|LPM_MUX_component|auto_generated|external_latency_ffsa [0] $end
$var wire 1 (! inst3|inst|LPM_MUX_component|auto_generated|external_latency_ffsa [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 !
b100 "
b0 #
0$
b1 %
b0 &
1'
0+
0*
0)
0(
x,
0-
1.
x/
10
11
12
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
1?
0@
0A
0B
0C
0D
1E
1F
0G
1H
0I
0J
1K
1L
1M
1N
0O
0P
0Q
0R
1S
1T
0U
0V
1W
1X
0Y
0Z
1[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
1g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
1z
0{
0|
0}
0~
z$!
z#!
0"!
0!!
0%!
0&!
0'!
0(!
$end
#5000
1$
19
1>
0,
1(!
1%!
1'!
1"!
1&!
16
1w
1\
1n
#10000
0$
09
0>
1,
#15000
1$
19
1>
0,
1x
1o
1^
13
#20000
0$
09
0>
1,
#25000
1$
19
1>
0,
#30000
0$
09
0>
1,
#35000
1$
19
1>
0,
#40000
0$
09
0>
1,
#45000
1$
19
1>
0,
#50000
0$
09
0>
1,
#55000
1$
19
1>
0,
#60000
0$
09
0>
1,
#65000
1$
19
1>
0,
#70000
0$
09
0>
1,
#75000
1$
19
1>
0,
#80000
b111 !
b11 !
b1 !
b0 !
b0 "
b0 %
0$
0F
0W
0S
0E
0L
0K
09
0>
1,
0H
0X
0T
0z
1e
0[
0M
0g
1P
0N
0e
1f
0P
1R
0?
0'
0f
1h
0R
1U
0h
0U
#85000
1$
19
1>
0,
0(!
0%!
0'!
0"!
0&!
06
0w
0\
0n
#90000
0$
09
0>
1,
#95000
1$
19
1>
0,
0x
0o
0^
03
#100000
0$
09
0>
1,
#105000
1$
19
1>
0,
#110000
0$
09
0>
1,
#115000
1$
19
1>
0,
#120000
0$
09
0>
1,
#125000
1$
19
1>
0,
#130000
0$
09
0>
1,
#135000
1$
19
1>
0,
#140000
0$
09
0>
1,
#145000
1$
19
1>
0,
#150000
0$
09
0>
1,
#155000
1$
19
1>
0,
#160000
0$
09
0>
1,
#165000
1$
19
1>
0,
#170000
0$
09
0>
1,
#175000
1$
19
1>
0,
#180000
0$
09
0>
1,
#185000
1$
19
1>
0,
#190000
0$
09
0>
1,
#195000
1$
19
1>
0,
#200000
0$
09
0>
1,
#205000
1$
19
1>
0,
#210000
0$
09
0>
1,
#215000
1$
19
1>
0,
#220000
0$
09
0>
1,
#225000
1$
19
1>
0,
#230000
0$
09
0>
1,
#235000
1$
19
1>
0,
#240000
0$
09
0>
1,
#245000
1$
19
1>
0,
#250000
0$
09
0>
1,
#255000
1$
19
1>
0,
#260000
0$
09
0>
1,
#265000
1$
19
1>
0,
#270000
0$
09
0>
1,
#275000
1$
19
1>
0,
#280000
0$
09
0>
1,
#285000
1$
19
1>
0,
#290000
0$
09
0>
1,
#295000
1$
19
1>
0,
#300000
0$
09
0>
1,
#305000
1$
19
1>
0,
#310000
0$
09
0>
1,
#315000
1$
19
1>
0,
#320000
0$
09
0>
1,
#325000
1$
19
1>
0,
#330000
0$
09
0>
1,
#335000
1$
19
1>
0,
#340000
0$
09
0>
1,
#345000
1$
19
1>
0,
#350000
0$
09
0>
1,
#355000
1$
19
1>
0,
#360000
0$
09
0>
1,
#365000
1$
19
1>
0,
#370000
0$
09
0>
1,
#375000
1$
19
1>
0,
#380000
0$
09
0>
1,
#385000
1$
19
1>
0,
#390000
0$
09
0>
1,
#395000
1$
19
1>
0,
#400000
0$
09
0>
1,
#405000
1$
19
1>
0,
#410000
0$
09
0>
1,
#415000
1$
19
1>
0,
#420000
0$
09
0>
1,
#425000
1$
19
1>
0,
#430000
0$
09
0>
1,
#435000
1$
19
1>
0,
#440000
0$
09
0>
1,
#445000
1$
19
1>
0,
#450000
0$
09
0>
1,
#455000
1$
19
1>
0,
#460000
0$
09
0>
1,
#465000
1$
19
1>
0,
#470000
0$
09
0>
1,
#475000
1$
19
1>
0,
#480000
0$
09
0>
1,
#485000
1$
19
1>
0,
#490000
0$
09
0>
1,
#495000
1$
19
1>
0,
#500000
0$
09
0>
1,
#505000
1$
19
1>
0,
#510000
0$
09
0>
1,
#515000
1$
19
1>
0,
#520000
0$
09
0>
1,
#525000
1$
19
1>
0,
#530000
0$
09
0>
1,
#535000
1$
19
1>
0,
#540000
0$
09
0>
1,
#545000
1$
19
1>
0,
#550000
0$
09
0>
1,
#555000
1$
19
1>
0,
#560000
0$
09
0>
1,
#565000
1$
19
1>
0,
#570000
0$
09
0>
1,
#575000
1$
19
1>
0,
#580000
0$
09
0>
1,
#585000
1$
19
1>
0,
#590000
0$
09
0>
1,
#595000
1$
19
1>
0,
#600000
0$
09
0>
1,
#605000
1$
19
1>
0,
#610000
0$
09
0>
1,
#615000
1$
19
1>
0,
#620000
0$
09
0>
1,
#625000
1$
19
1>
0,
#630000
0$
09
0>
1,
#635000
1$
19
1>
0,
#640000
0$
09
0>
1,
#645000
1$
19
1>
0,
#650000
0$
09
0>
1,
#655000
1$
19
1>
0,
#660000
0$
09
0>
1,
#665000
1$
19
1>
0,
#670000
0$
09
0>
1,
#675000
1$
19
1>
0,
#680000
0$
09
0>
1,
#685000
1$
19
1>
0,
#690000
0$
09
0>
1,
#695000
1$
19
1>
0,
#700000
0$
09
0>
1,
#705000
1$
19
1>
0,
#710000
0$
09
0>
1,
#715000
1$
19
1>
0,
#720000
0$
09
0>
1,
#725000
1$
19
1>
0,
#730000
0$
09
0>
1,
#735000
1$
19
1>
0,
#740000
0$
09
0>
1,
#745000
1$
19
1>
0,
#750000
0$
09
0>
1,
#755000
1$
19
1>
0,
#760000
0$
09
0>
1,
#765000
1$
19
1>
0,
#770000
0$
09
0>
1,
#775000
1$
19
1>
0,
#780000
0$
09
0>
1,
#785000
1$
19
1>
0,
#790000
0$
09
0>
1,
#795000
1$
19
1>
0,
#800000
0$
09
0>
1,
#805000
1$
19
1>
0,
#810000
0$
09
0>
1,
#815000
1$
19
1>
0,
#820000
0$
09
0>
1,
#825000
1$
19
1>
0,
#830000
0$
09
0>
1,
#835000
1$
19
1>
0,
#840000
0$
09
0>
1,
#845000
1$
19
1>
0,
#850000
0$
09
0>
1,
#855000
1$
19
1>
0,
#860000
0$
09
0>
1,
#865000
1$
19
1>
0,
#870000
0$
09
0>
1,
#875000
1$
19
1>
0,
#880000
0$
09
0>
1,
#885000
1$
19
1>
0,
#890000
0$
09
0>
1,
#895000
1$
19
1>
0,
#900000
0$
09
0>
1,
#905000
1$
19
1>
0,
#910000
0$
09
0>
1,
#915000
1$
19
1>
0,
#920000
0$
09
0>
1,
#925000
1$
19
1>
0,
#930000
0$
09
0>
1,
#935000
1$
19
1>
0,
#940000
0$
09
0>
1,
#945000
1$
19
1>
0,
#950000
0$
09
0>
1,
#955000
1$
19
1>
0,
#960000
0$
09
0>
1,
#965000
1$
19
1>
0,
#970000
0$
09
0>
1,
#975000
1$
19
1>
0,
#980000
0$
09
0>
1,
#985000
1$
19
1>
0,
#990000
0$
09
0>
1,
#995000
1$
19
1>
0,
#1000000
