// Seed: 1495953508
module module_0;
  wire id_2;
  wire id_3;
  tri  id_4;
  assign id_1 = id_3;
  wor id_5 = 1;
  id_6(
      .id_0(id_3), .id_1(id_2), .id_2({1, id_4}), .id_3(), .id_4(id_5), .id_5(1'b0)
  );
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0();
  always @(posedge 1)
    if (1) begin
      id_3 = id_10;
      #(1) id_4 = 1;
      return 1;
    end
  wire id_13;
  assign id_5[1%1] = id_9;
endmodule
