{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522175684771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522175684771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 28 00:04:44 2018 " "Processing started: Wed Mar 28 00:04:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522175684771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522175684771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADR_maker -c ADR_maker " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADR_maker -c ADR_maker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522175684771 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522175685735 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522175685735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_shared/verilog_design/test/define.v 0 0 " "Found 0 design units, including 0 entities, in source file /fpga/fpga_shared/verilog_design/test/define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522175703092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_shared/verilog_design/completed/check uart 512 working/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_shared/verilog_design/completed/check uart 512 working/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../../Completed/Check uart 512 working/pll.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Completed/Check uart 512 working/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522175703113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522175703113 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adr_maker.v 1 1 " "Using design file adr_maker.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ADR_maker " "Found entity 1: ADR_maker" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522175703214 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1522175703214 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADR_maker " "Elaborating entity \"ADR_maker\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522175703214 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "QUAD_Z adr_maker.v(27) " "Verilog HDL Always Construct warning at adr_maker.v(27): inferring latch(es) for variable \"QUAD_Z\", which holds its previous value in one or more paths through the always construct" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522175703214 "|ADR_maker"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 adr_maker.v(44) " "Verilog HDL assignment warning at adr_maker.v(44): truncated value with size 32 to match size of target (2)" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522175703214 "|ADR_maker"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 2 adr_maker.v(57) " "Verilog HDL assignment warning at adr_maker.v(57): truncated value with size 18 to match size of target (2)" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522175703214 "|ADR_maker"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dout adr_maker.v(19) " "Output port \"dout\" at adr_maker.v(19) has no driver" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522175703214 "|ADR_maker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "QUAD_Z adr_maker.v(30) " "Inferred latch for \"QUAD_Z\" at adr_maker.v(30)" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522175703214 "|ADR_maker"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:mypll " "Elaborating entity \"pll\" for hierarchy \"pll:mypll\"" {  } { { "adr_maker.v" "mypll" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522175703230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:mypll\|altpll:altpll_component\"" {  } { { "../../Completed/Check uart 512 working/pll.v" "altpll_component" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Completed/Check uart 512 working/pll.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522175703321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:mypll\|altpll:altpll_component\"" {  } { { "../../Completed/Check uart 512 working/pll.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Completed/Check uart 512 working/pll.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522175703324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522175703324 ""}  } { { "../../Completed/Check uart 512 working/pll.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Completed/Check uart 512 working/pll.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522175703324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522175703413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522175703413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:mypll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:mypll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522175703415 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1522175704132 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[0\] GND " "Pin \"dout\[0\]\" is stuck at GND" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522175704148 "|ADR_maker|dout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[1\] GND " "Pin \"dout\[1\]\" is stuck at GND" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522175704148 "|ADR_maker|dout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[2\] GND " "Pin \"dout\[2\]\" is stuck at GND" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522175704148 "|ADR_maker|dout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[3\] GND " "Pin \"dout\[3\]\" is stuck at GND" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522175704148 "|ADR_maker|dout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[4\] GND " "Pin \"dout\[4\]\" is stuck at GND" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522175704148 "|ADR_maker|dout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[5\] GND " "Pin \"dout\[5\]\" is stuck at GND" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522175704148 "|ADR_maker|dout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[6\] GND " "Pin \"dout\[6\]\" is stuck at GND" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522175704148 "|ADR_maker|dout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[7\] GND " "Pin \"dout\[7\]\" is stuck at GND" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522175704148 "|ADR_maker|dout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[8\] GND " "Pin \"dout\[8\]\" is stuck at GND" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522175704148 "|ADR_maker|dout[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[9\] GND " "Pin \"dout\[9\]\" is stuck at GND" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522175704148 "|ADR_maker|dout[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[10\] GND " "Pin \"dout\[10\]\" is stuck at GND" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522175704148 "|ADR_maker|dout[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[11\] GND " "Pin \"dout\[11\]\" is stuck at GND" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522175704148 "|ADR_maker|dout[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[12\] GND " "Pin \"dout\[12\]\" is stuck at GND" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522175704148 "|ADR_maker|dout[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[13\] GND " "Pin \"dout\[13\]\" is stuck at GND" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522175704148 "|ADR_maker|dout[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[14\] GND " "Pin \"dout\[14\]\" is stuck at GND" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522175704148 "|ADR_maker|dout[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[15\] GND " "Pin \"dout\[15\]\" is stuck at GND" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522175704148 "|ADR_maker|dout[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[16\] GND " "Pin \"dout\[16\]\" is stuck at GND" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522175704148 "|ADR_maker|dout[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[17\] GND " "Pin \"dout\[17\]\" is stuck at GND" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522175704148 "|ADR_maker|dout[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUAD_Z VCC " "Pin \"QUAD_Z\" is stuck at VCC" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522175704148 "|ADR_maker|QUAD_Z"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1522175704148 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1522175704340 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1522175705144 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522175705144 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "41 " "Design contains 41 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[0\] " "No output dependent on input pin \"A\[0\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|A[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[1\] " "No output dependent on input pin \"A\[1\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[2\] " "No output dependent on input pin \"A\[2\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|A[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[3\] " "No output dependent on input pin \"A\[3\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|A[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[4\] " "No output dependent on input pin \"A\[4\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|A[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[5\] " "No output dependent on input pin \"A\[5\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|A[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[6\] " "No output dependent on input pin \"A\[6\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|A[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[7\] " "No output dependent on input pin \"A\[7\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|A[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ART\[0\] " "No output dependent on input pin \"ART\[0\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|ART[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ART\[1\] " "No output dependent on input pin \"ART\[1\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|ART[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ART\[2\] " "No output dependent on input pin \"ART\[2\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|ART[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ART\[3\] " "No output dependent on input pin \"ART\[3\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|ART[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ART\[4\] " "No output dependent on input pin \"ART\[4\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|ART[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ART\[5\] " "No output dependent on input pin \"ART\[5\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|ART[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ART\[6\] " "No output dependent on input pin \"ART\[6\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|ART[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ART\[7\] " "No output dependent on input pin \"ART\[7\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|ART[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARG\[0\] " "No output dependent on input pin \"ARG\[0\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|ARG[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARG\[1\] " "No output dependent on input pin \"ARG\[1\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|ARG[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARG\[2\] " "No output dependent on input pin \"ARG\[2\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|ARG[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARG\[3\] " "No output dependent on input pin \"ARG\[3\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|ARG[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARG\[4\] " "No output dependent on input pin \"ARG\[4\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|ARG[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARG\[5\] " "No output dependent on input pin \"ARG\[5\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|ARG[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARG\[6\] " "No output dependent on input pin \"ARG\[6\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|ARG[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARG\[7\] " "No output dependent on input pin \"ARG\[7\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|ARG[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWT\[0\] " "No output dependent on input pin \"AWT\[0\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|AWT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWT\[1\] " "No output dependent on input pin \"AWT\[1\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|AWT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWT\[2\] " "No output dependent on input pin \"AWT\[2\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|AWT[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWT\[3\] " "No output dependent on input pin \"AWT\[3\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|AWT[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWT\[4\] " "No output dependent on input pin \"AWT\[4\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|AWT[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWT\[5\] " "No output dependent on input pin \"AWT\[5\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|AWT[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWT\[6\] " "No output dependent on input pin \"AWT\[6\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|AWT[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWT\[7\] " "No output dependent on input pin \"AWT\[7\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|AWT[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWG\[0\] " "No output dependent on input pin \"AWG\[0\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|AWG[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWG\[1\] " "No output dependent on input pin \"AWG\[1\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|AWG[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWG\[2\] " "No output dependent on input pin \"AWG\[2\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|AWG[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWG\[3\] " "No output dependent on input pin \"AWG\[3\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|AWG[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWG\[4\] " "No output dependent on input pin \"AWG\[4\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|AWG[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWG\[5\] " "No output dependent on input pin \"AWG\[5\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|AWG[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWG\[6\] " "No output dependent on input pin \"AWG\[6\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|AWG[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWG\[7\] " "No output dependent on input pin \"AWG\[7\]\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|AWG[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TOG_inc " "No output dependent on input pin \"TOG_inc\"" {  } { { "adr_maker.v" "" { Text "D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522175705252 "|ADR_maker|TOG_inc"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1522175705252 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "72 " "Implemented 72 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "46 " "Implemented 46 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1522175705252 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1522175705252 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1522175705252 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1522175705252 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1522175705252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "677 " "Peak virtual memory: 677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522175705326 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 28 00:05:05 2018 " "Processing ended: Wed Mar 28 00:05:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522175705326 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522175705326 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522175705326 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522175705326 ""}
