#ifndef _D1FCB497_F0D6_495B_86BB_B0B326E33E11_
#define _D1FCB497_F0D6_495B_86BB_B0B326E33E11_




/* ================================================================================ */
/* ================              Peripheral memory map             ================ */
/* ================================================================================ */
/* ----------------------------  SOC memory map  --------------------------------- */
#define XBR820_SRAM_BASE              (0x01000000UL)
#define XBR820_SRAM_SIZE              (0x00001000UL)

#define XBR820_SPI_BASE               (0x00000000UL)
#define XBR820_TOP_BASE               (0x1f000000UL)
#define XBR820_PMU_BASE               (0x1f010000UL)
#define XBR820_STC_BASE               (0x1f020000UL)
#define XBR820_I2CM_BASE              (0x1f030000UL)
#define XBR820_I2CS_BASE              (0x1f040000UL)
#define XBR820_UART0_BASE             (0x1f050000UL)
#define XBR820_UART1_BASE             (0x1f060000UL)
#define XBR820_IR_BASE                (0x1f070000UL)
#define XBR820_SPI_BASEADDR           (0x1f090000UL)

/* ================================================================================ */
/* ================             Peripheral declaration             ================ */
/* ================================================================================ */




#endif//_D1FCB497_F0D6_495B_86BB_B0B326E33E11_


