
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003563                       # Number of seconds simulated
sim_ticks                                  3562950165                       # Number of ticks simulated
final_tick                               533127330102                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 316918                       # Simulator instruction rate (inst/s)
host_op_rate                                   410402                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 285102                       # Simulator tick rate (ticks/s)
host_mem_usage                               16923020                       # Number of bytes of host memory used
host_seconds                                 12497.13                       # Real time elapsed on the host
sim_insts                                  3960566537                       # Number of instructions simulated
sim_ops                                    5128847255                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       225920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       203520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       237568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       129664                       # Number of bytes read from this memory
system.physmem.bytes_read::total               803328                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       257280                       # Number of bytes written to this memory
system.physmem.bytes_written::total            257280                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1765                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1590                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1856                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1013                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6276                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2010                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2010                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       395178                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     63408128                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       538879                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     57121203                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       467029                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     66677329                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       467029                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     36392314                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               225467088                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       395178                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       538879                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       467029                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       467029                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1868115                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          72209823                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               72209823                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          72209823                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       395178                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     63408128                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       538879                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     57121203                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       467029                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     66677329                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       467029                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     36392314                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              297676911                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8544246                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3111812                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2554789                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       203317                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1255233                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1202829                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          315056                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8809                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3204865                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17080179                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3111812                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1517885                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3664688                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1087358                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        684721                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1566162                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        79745                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8435254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.488807                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.337183                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4770566     56.56%     56.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          366298      4.34%     60.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          317780      3.77%     64.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          343294      4.07%     68.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          298908      3.54%     72.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155542      1.84%     74.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101846      1.21%     75.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          270595      3.21%     78.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1810425     21.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8435254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364200                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.999027                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3373730                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       641583                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3483456                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56344                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        880132                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507155                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1143                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20253744                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6369                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        880132                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3542592                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         294993                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        70397                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3367618                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       279514                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19560844                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          743                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        175706                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76543                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27167822                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91190379                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91190379                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10360845                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3279                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1682                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           742544                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1940856                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007868                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26517                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       350042                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18434159                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3276                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14780706                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28324                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6153879                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18817472                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           80                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8435254                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.752254                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.906940                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3010206     35.69%     35.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1778540     21.08%     56.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1211796     14.37%     71.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       764895      9.07%     80.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       748102      8.87%     89.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       443442      5.26%     94.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338711      4.02%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        74491      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65071      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8435254                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108704     69.62%     69.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             6      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21153     13.55%     83.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26272     16.83%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12151012     82.21%     82.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       201062      1.36%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1580438     10.69%     94.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       846597      5.73%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14780706                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.729902                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156135                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010563                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38181123                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24591451                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14365076                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14936841                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26607                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       711653                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          139                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227968                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           70                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        880132                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         218639                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        17036                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18437435                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        30116                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1940856                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007868                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1678                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         12286                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          913                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          139                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122560                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115632                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238192                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14522566                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1486357                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       258138                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2309827                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057955                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            823470                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.699690                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14380052                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14365076                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9367536                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26154672                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.681257                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358159                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6198507                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205438                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7555122                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.620004                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.170872                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3030229     40.11%     40.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2041084     27.02%     67.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834055     11.04%     78.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428097      5.67%     83.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       369593      4.89%     88.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       181788      2.41%     91.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       200900      2.66%     93.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101878      1.35%     95.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       367498      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7555122                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       367498                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25625458                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37756765                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4100                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 108992                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.854425                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.854425                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.170378                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.170378                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65578947                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19699904                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19003497                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8544246                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3126956                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2728582                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       199746                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1546523                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1492715                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          226568                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6435                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3663948                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17372952                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3126956                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1719283                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3582590                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         981772                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        419443                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1806333                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        80101                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8446892                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.372505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.176442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4864302     57.59%     57.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          179477      2.12%     59.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          327541      3.88%     63.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          308866      3.66%     67.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          494954      5.86%     73.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          510803      6.05%     79.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          123903      1.47%     80.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           94484      1.12%     81.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1542562     18.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8446892                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365972                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.033293                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3782571                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       405523                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3464661                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        14017                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        780119                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       345936                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          774                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19464025                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        780119                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3945550                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         136642                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        47003                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3314079                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       223498                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18937218                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         76285                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        90003                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25190235                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86246726                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86246726                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16318873                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8871359                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2248                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1101                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           600579                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2880719                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       638701                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10759                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       211295                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17917438                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2201                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15084448                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20604                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5424972                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14938602                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8446892                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.785799                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841892                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2928283     34.67%     34.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1581491     18.72%     53.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1368009     16.20%     69.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       840946      9.96%     79.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       877915     10.39%     89.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       515002      6.10%     96.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       231504      2.74%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61529      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        42213      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8446892                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          60160     66.49%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19112     21.12%     87.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11210     12.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11853425     78.58%     78.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       120486      0.80%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1102      0.01%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2566502     17.01%     96.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       542933      3.60%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15084448                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.765451                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              90482                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005998                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38726874                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23344669                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14593976                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15174930                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        37168                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       833494                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           97                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       156704                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        780119                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          72634                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6423                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17919643                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        21922                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2880719                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       638701                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1101                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3365                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       106112                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118335                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       224447                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14802245                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2465172                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       282203                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2994682                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2235056                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            529510                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.732423                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14610169                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14593976                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8970077                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21998555                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.708047                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.407758                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10918844                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12430658                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5489030                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2200                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200086                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7666772                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.621368                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.313930                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3515598     45.85%     45.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1638131     21.37%     67.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       906622     11.83%     79.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       311339      4.06%     83.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       298809      3.90%     87.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       124268      1.62%     88.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       326124      4.25%     92.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95102      1.24%     94.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       450779      5.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7666772                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10918844                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12430658                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2529222                       # Number of memory references committed
system.switch_cpus1.commit.loads              2047225                       # Number of loads committed
system.switch_cpus1.commit.membars               1100                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1942919                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10859620                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       170135                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       450779                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25135681                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36620179                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3273                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  97354                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10918844                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12430658                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10918844                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.782523                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.782523                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.277918                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.277918                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68413905                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19161076                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       20004129                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2200                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8544246                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3087193                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2510349                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       212909                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1300005                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1200040                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          325008                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9117                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3098811                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17112304                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3087193                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1525048                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3761919                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1136485                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        633321                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1517437                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        91359                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8413069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.513407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.306551                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4651150     55.28%     55.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          330809      3.93%     59.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          266116      3.16%     62.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          647406      7.70%     70.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          174846      2.08%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          227225      2.70%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          163998      1.95%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           91444      1.09%     77.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1860075     22.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8413069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.361318                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.002787                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3242724                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       615418                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3615993                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        24440                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        914485                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       525978                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4565                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20451418                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        10381                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        914485                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3481323                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         141800                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       123873                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3396212                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       355368                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19721655                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         2759                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        147213                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       110533                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          210                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27615218                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     92052800                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     92052800                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16867387                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10747786                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4004                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2263                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           975469                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1841561                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       933998                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        15086                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       330765                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18639292                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3875                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14779147                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29609                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6475683                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19800230                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          607                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8413069                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.756689                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.884705                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2931920     34.85%     34.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1803676     21.44%     56.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1194831     14.20%     70.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       874907     10.40%     80.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       749601      8.91%     89.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       390428      4.64%     94.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       334217      3.97%     98.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        62670      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        70819      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8413069                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          87004     71.26%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             1      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         17632     14.44%     85.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17465     14.30%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12314475     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       209726      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1634      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1469599      9.94%     94.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       783713      5.30%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14779147                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.729719                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             122102                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008262                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38123069                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25118921                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14398384                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14901249                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        55580                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       731488                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          292                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       239713                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        914485                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          64110                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8322                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18643169                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        41999                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1841561                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       933998                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2241                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7395                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           71                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       126339                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       120120                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       246459                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14541358                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1377103                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       237784                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2140948                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2050063                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            763845                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.701889                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14408147                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14398384                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9376227                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26485502                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.685156                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354014                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9881259                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12135250                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6507998                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3268                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       212936                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7498584                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.618339                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.135704                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2926968     39.03%     39.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2073405     27.65%     66.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       842767     11.24%     77.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       473463      6.31%     84.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       388288      5.18%     89.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       158624      2.12%     91.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       188487      2.51%     94.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        93928      1.25%     95.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       352654      4.70%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7498584                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9881259                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12135250                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1804353                       # Number of memory references committed
system.switch_cpus2.commit.loads              1110071                       # Number of loads committed
system.switch_cpus2.commit.membars               1634                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1743505                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10934418                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       247071                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       352654                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25789178                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38201620                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4393                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 131177                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9881259                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12135250                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9881259                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.864692                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.864692                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.156481                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.156481                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        65413554                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19906416                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18870590                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3268                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8544246                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3127168                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2546173                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       210219                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1334584                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1230981                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          321639                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9307                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3455280                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17077263                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3127168                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1552620                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3587647                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1076148                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        529789                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1688673                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        84225                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8435187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.493968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.300837                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4847540     57.47%     57.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          192514      2.28%     59.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          253170      3.00%     62.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          380509      4.51%     67.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          368355      4.37%     71.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          280106      3.32%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          165880      1.97%     76.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          249429      2.96%     79.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1697684     20.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8435187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.365997                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.998686                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3569457                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       518413                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3457904                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        27150                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        862262                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       528220                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          195                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20430029                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1069                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        862262                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3759862                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         103592                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       139720                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3290205                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       279540                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19833160                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           78                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        119849                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        88341                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     27635945                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     92357968                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     92357968                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17149624                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10486263                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4172                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2342                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           791321                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1838231                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       972006                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18756                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       343338                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18426099                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3978                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14829287                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27878                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6009252                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18275492                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          630                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8435187                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.758027                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896060                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2921319     34.63%     34.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1859595     22.05%     56.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1204551     14.28%     70.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       814859      9.66%     80.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       762641      9.04%     89.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       407357      4.83%     94.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       299959      3.56%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        90338      1.07%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74568      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8435187                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          72547     69.35%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         14974     14.31%     83.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17086     16.33%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12341220     83.22%     83.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       209327      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1674      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1464331      9.87%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       812735      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14829287                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.735588                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             104607                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007054                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38226244                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24439409                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14412619                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14933894                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        50045                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       706317                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          278                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           84                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       246523                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           18                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        862262                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          60999                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9755                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18430082                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       127464                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1838231                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       972006                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2304                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7400                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           84                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       128251                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       118831                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       247082                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14545629                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1379140                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       283656                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2174337                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2037115                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            795197                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.702389                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14416804                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14412619                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9256577                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25993519                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.686822                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356111                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10043612                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12344857                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6085241                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3348                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       213454                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7572925                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.630131                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.150688                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2912530     38.46%     38.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2181038     28.80%     67.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       800772     10.57%     77.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       460012      6.07%     83.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       383538      5.06%     88.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       193516      2.56%     91.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       185355      2.45%     93.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        80935      1.07%     95.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       375229      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7572925                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10043612                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12344857                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1857393                       # Number of memory references committed
system.switch_cpus3.commit.loads              1131910                       # Number of loads committed
system.switch_cpus3.commit.membars               1674                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1770737                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11127135                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251938                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       375229                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25627794                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           37722981                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3365                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 109059                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10043612                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12344857                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10043612                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.850714                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.850714                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.175483                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.175483                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        65457960                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19908296                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       18866903                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3348                       # number of misc regfile writes
system.l2.replacements                           6277                       # number of replacements
system.l2.tagsinuse                      32767.961886                       # Cycle average of tags in use
system.l2.total_refs                          1293474                       # Total number of references to valid blocks.
system.l2.sampled_refs                          39045                       # Sample count of references to valid blocks.
system.l2.avg_refs                          33.127776                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           532.764346                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.966109                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    908.347266                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.939389                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    828.894208                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.969756                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    971.175946                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.968963                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    538.130579                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8036.224064                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7770.121914                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           7002.508074                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           6127.951272                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.016259                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000335                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.027721                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000456                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.025296                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000396                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.029638                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000396                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.016422                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.245246                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.237125                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.213700                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.187010                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         8087                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3788                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         5454                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4110                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   21439                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6919                       # number of Writeback hits
system.l2.Writeback_hits::total                  6919                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         8087                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3788                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         5454                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4110                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21439                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         8087                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3788                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         5454                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4110                       # number of overall hits
system.l2.overall_hits::total                   21439                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1765                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1590                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1856                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1013                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6276                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1765                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1590                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1856                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1013                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6276                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1765                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1590                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1856                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1013                       # number of overall misses
system.l2.overall_misses::total                  6276                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       498155                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     84320294                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       624120                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     73259582                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       509247                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     84461533                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       505435                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     45535052                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       289713418                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       498155                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     84320294                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       624120                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     73259582                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       509247                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     84461533                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       505435                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     45535052                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        289713418                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       498155                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     84320294                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       624120                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     73259582                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       509247                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     84461533                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       505435                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     45535052                       # number of overall miss cycles
system.l2.overall_miss_latency::total       289713418                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9852                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5378                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         7310                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5123                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               27715                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6919                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6919                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9852                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5378                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7310                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5123                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27715                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9852                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5378                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7310                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5123                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27715                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.179151                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.295649                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.253899                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.197736                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.226448                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.179151                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.295649                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.253899                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.197736                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.226448                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.179151                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.295649                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.253899                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.197736                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.226448                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45286.818182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 47773.537677                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst        41608                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46075.208805                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 39172.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45507.291487                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 38879.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 44950.692991                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46162.112492                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45286.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 47773.537677                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst        41608                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46075.208805                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 39172.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45507.291487                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 38879.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 44950.692991                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46162.112492                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45286.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 47773.537677                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst        41608                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46075.208805                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 39172.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45507.291487                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 38879.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 44950.692991                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46162.112492                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2010                       # number of writebacks
system.l2.writebacks::total                      2010                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1765                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1590                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1856                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1013                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             6276                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1765                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1590                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1856                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1013                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6276                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1765                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1590                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1856                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1013                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6276                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       433693                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     74181974                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       539214                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     64031254                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       435460                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     73749310                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       428825                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     39651539                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    253451269                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       433693                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     74181974                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       539214                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     64031254                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       435460                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     73749310                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       428825                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     39651539                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    253451269                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       433693                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     74181974                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       539214                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     64031254                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       435460                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     73749310                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       428825                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     39651539                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    253451269                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.179151                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.295649                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.253899                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.197736                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.226448                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.179151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.295649                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.253899                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.197736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.226448                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.179151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.295649                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.253899                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.197736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.226448                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39426.636364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42029.447025                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 35947.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40271.228931                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 33496.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39735.619612                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 32986.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39142.684107                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40384.204748                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39426.636364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42029.447025                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 35947.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40271.228931                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 33496.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 39735.619612                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 32986.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39142.684107                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40384.204748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39426.636364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42029.447025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 35947.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40271.228931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 33496.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 39735.619612                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 32986.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39142.684107                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40384.204748                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.966091                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001573811                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817738.313975                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.966091                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017574                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882958                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1566150                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1566150                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1566150                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1566150                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1566150                       # number of overall hits
system.cpu0.icache.overall_hits::total        1566150                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       604584                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       604584                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       604584                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       604584                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       604584                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       604584                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1566162                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1566162                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1566162                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1566162                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1566162                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1566162                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst        50382                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        50382                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst        50382                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        50382                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst        50382                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        50382                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       509155                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       509155                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       509155                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       509155                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       509155                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       509155                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46286.818182                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 46286.818182                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 46286.818182                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 46286.818182                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 46286.818182                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 46286.818182                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9852                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174469701                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10108                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17260.556094                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.945252                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.054748                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898224                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101776                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167972                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167972                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776687                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776687                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1622                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1622                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1944659                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1944659                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1944659                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1944659                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38142                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38142                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            5                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38147                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38147                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38147                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38147                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1108872344                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1108872344                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       198246                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       198246                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1109070590                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1109070590                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1109070590                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1109070590                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1206114                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1206114                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1982806                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1982806                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1982806                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1982806                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031624                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031624                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019239                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019239                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019239                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019239                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29072.212889                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29072.212889                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 39649.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39649.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29073.599235                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29073.599235                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29073.599235                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29073.599235                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1688                       # number of writebacks
system.cpu0.dcache.writebacks::total             1688                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28290                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28290                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28295                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28295                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28295                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28295                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9852                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9852                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9852                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9852                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9852                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9852                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    167448955                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    167448955                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    167448955                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    167448955                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    167448955                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    167448955                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008168                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008168                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004969                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004969                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004969                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004969                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16996.442854                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16996.442854                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16996.442854                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16996.442854                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16996.442854                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16996.442854                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.939361                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913272307                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1685004.256458                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.939361                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023941                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868493                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1806317                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1806317                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1806317                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1806317                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1806317                       # number of overall hits
system.cpu1.icache.overall_hits::total        1806317                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       728856                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       728856                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       728856                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       728856                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       728856                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       728856                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1806333                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1806333                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1806333                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1806333                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1806333                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1806333                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 45553.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 45553.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 45553.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 45553.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 45553.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 45553.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       655814                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       655814                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       655814                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       655814                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       655814                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       655814                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43720.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 43720.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 43720.933333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 43720.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 43720.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 43720.933333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5378                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207683890                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5634                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36862.600284                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   201.208182                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    54.791818                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.785969                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.214031                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2232690                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2232690                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       479795                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        479795                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1101                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1101                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1100                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1100                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2712485                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2712485                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2712485                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2712485                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17270                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17270                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        17270                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         17270                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        17270                       # number of overall misses
system.cpu1.dcache.overall_misses::total        17270                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    648937376                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    648937376                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    648937376                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    648937376                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    648937376                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    648937376                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2249960                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2249960                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       479795                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       479795                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2729755                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2729755                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2729755                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2729755                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007676                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007676                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006327                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006327                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006327                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006327                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 37575.991662                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 37575.991662                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 37575.991662                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 37575.991662                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 37575.991662                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 37575.991662                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1041                       # number of writebacks
system.cpu1.dcache.writebacks::total             1041                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        11892                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        11892                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        11892                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        11892                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        11892                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        11892                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5378                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5378                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5378                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5378                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5378                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5378                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    109531586                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    109531586                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    109531586                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    109531586                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    109531586                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    109531586                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002390                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002390                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001970                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001970                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001970                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001970                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20366.602083                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20366.602083                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20366.602083                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20366.602083                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20366.602083                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20366.602083                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.969735                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006598176                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2029431.806452                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.969735                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020785                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794823                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1517421                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1517421                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1517421                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1517421                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1517421                       # number of overall hits
system.cpu2.icache.overall_hits::total        1517421                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       703051                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       703051                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       703051                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       703051                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       703051                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       703051                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1517437                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1517437                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1517437                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1517437                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1517437                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1517437                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 43940.687500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 43940.687500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 43940.687500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 43940.687500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 43940.687500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 43940.687500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       525005                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       525005                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       525005                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       525005                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       525005                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       525005                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        40385                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total        40385                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst        40385                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total        40385                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst        40385                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total        40385                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7310                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165473966                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7566                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              21870.733016                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   224.997030                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    31.002970                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.878895                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.121105                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1045600                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1045600                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       691014                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        691014                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2158                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2158                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1634                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1634                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1736614                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1736614                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1736614                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1736614                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        16176                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        16176                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        16176                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         16176                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        16176                       # number of overall misses
system.cpu2.dcache.overall_misses::total        16176                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    520048654                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    520048654                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    520048654                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    520048654                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    520048654                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    520048654                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1061776                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1061776                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       691014                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       691014                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1634                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1634                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1752790                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1752790                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1752790                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1752790                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015235                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015235                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009229                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009229                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009229                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009229                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32149.397502                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32149.397502                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32149.397502                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32149.397502                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32149.397502                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32149.397502                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1903                       # number of writebacks
system.cpu2.dcache.writebacks::total             1903                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8866                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8866                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8866                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8866                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8866                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8866                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7310                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7310                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7310                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7310                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7310                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7310                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    139143027                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    139143027                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    139143027                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    139143027                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    139143027                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    139143027                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006885                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006885                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004170                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004170                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004170                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004170                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 19034.613817                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19034.613817                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 19034.613817                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19034.613817                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 19034.613817                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19034.613817                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.968939                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004912078                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2026032.415323                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.968939                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020784                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794822                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1688657                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1688657                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1688657                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1688657                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1688657                       # number of overall hits
system.cpu3.icache.overall_hits::total        1688657                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       666720                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       666720                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       666720                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       666720                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       666720                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       666720                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1688673                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1688673                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1688673                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1688673                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1688673                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1688673                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst        41670                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total        41670                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst        41670                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total        41670                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst        41670                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total        41670                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       527579                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       527579                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       527579                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       527579                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       527579                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       527579                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst        40583                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total        40583                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst        40583                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total        40583                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst        40583                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total        40583                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5123                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158244221                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5379                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              29418.892173                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.267950                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.732050                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883859                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116141                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1049847                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1049847                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       721782                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        721782                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1757                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1674                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1674                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1771629                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1771629                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1771629                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1771629                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13271                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13271                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          250                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          250                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13521                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13521                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13521                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13521                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    443739492                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    443739492                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     11888297                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     11888297                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    455627789                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    455627789                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    455627789                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    455627789                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1063118                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1063118                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       722032                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       722032                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1674                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1674                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1785150                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1785150                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1785150                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1785150                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012483                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012483                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000346                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000346                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007574                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007574                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007574                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007574                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 33436.778841                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 33436.778841                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 47553.188000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 47553.188000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 33697.787812                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 33697.787812                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 33697.787812                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 33697.787812                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        70839                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 35419.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2287                       # number of writebacks
system.cpu3.dcache.writebacks::total             2287                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8148                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8148                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          250                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          250                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8398                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8398                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8398                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8398                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5123                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5123                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5123                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5123                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5123                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5123                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     86368473                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     86368473                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     86368473                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     86368473                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     86368473                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     86368473                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004819                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004819                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002870                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002870                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002870                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002870                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 16858.964084                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 16858.964084                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 16858.964084                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 16858.964084                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 16858.964084                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 16858.964084                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
