#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Mar  7 11:09:28 2021
# Process ID: 4696
# Current directory: D:/Vivado/lab2/lab2.runs/design_1_fir_n11_maxi_0_0_synth_1
# Command line: vivado.exe -log design_1_fir_n11_maxi_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_fir_n11_maxi_0_0.tcl
# Log file: D:/Vivado/lab2/lab2.runs/design_1_fir_n11_maxi_0_0_synth_1/design_1_fir_n11_maxi_0_0.vds
# Journal file: D:/Vivado/lab2/lab2.runs/design_1_fir_n11_maxi_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_fir_n11_maxi_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/lab2_hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_fir_n11_maxi_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12228 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 845.172 ; gain = 234.227
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_fir_n11_maxi_0_0' [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_fir_n11_maxi_0_0/synth/design_1_fir_n11_maxi_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'fir_n11_maxi' [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi.v:12]
	Parameter ap_ST_fsm_state1 bound to: 24'b000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 24'b000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 24'b000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 24'b000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 24'b000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 24'b000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 24'b000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 24'b000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 24'b000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 24'b000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 24'b000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 24'b000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 24'b000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 24'b000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 24'b000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 24'b000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 24'b000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 24'b000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 24'b000001000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 24'b000010000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 24'b000100000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 24'b001000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 24'b010000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 24'b100000000000000000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi.v:195]
INFO: [Synth 8-6157] synthesizing module 'fir_n11_maxi_AXILiteS_s_axi' [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_AXILiteS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 8'b00000000 
	Parameter ADDR_GIE bound to: 8'b00000100 
	Parameter ADDR_IER bound to: 8'b00001000 
	Parameter ADDR_ISR bound to: 8'b00001100 
	Parameter ADDR_PN32HPINPUT_DATA_0 bound to: 8'b00010000 
	Parameter ADDR_PN32HPINPUT_CTRL bound to: 8'b00010100 
	Parameter ADDR_PN32HPOUTPUT_DATA_0 bound to: 8'b00011000 
	Parameter ADDR_PN32HPOUTPUT_CTRL bound to: 8'b00011100 
	Parameter ADDR_REGXFERLENG_V_DATA_0 bound to: 8'b10000000 
	Parameter ADDR_REGXFERLENG_V_CTRL bound to: 8'b10000100 
	Parameter ADDR_AN32COEF_BASE bound to: 8'b01000000 
	Parameter ADDR_AN32COEF_HIGH bound to: 8'b01111111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fir_n11_maxi_AXILiteS_s_axi_ram' [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_AXILiteS_s_axi.v:459]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fir_n11_maxi_AXILiteS_s_axi_ram' (1#1) [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_AXILiteS_s_axi.v:459]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_AXILiteS_s_axi.v:248]
INFO: [Synth 8-6155] done synthesizing module 'fir_n11_maxi_AXILiteS_s_axi' (2#1) [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_AXILiteS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'fir_n11_maxi_gmem_m_axi' [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_gmem_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fir_n11_maxi_gmem_m_axi_throttl' [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_gmem_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fir_n11_maxi_gmem_m_axi_throttl' (3#1) [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_gmem_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'fir_n11_maxi_gmem_m_axi_write' [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_gmem_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'fir_n11_maxi_gmem_m_axi_fifo' [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fir_n11_maxi_gmem_m_axi_fifo' (4#1) [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'fir_n11_maxi_gmem_m_axi_reg_slice' [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_gmem_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fir_n11_maxi_gmem_m_axi_reg_slice' (5#1) [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_gmem_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'fir_n11_maxi_gmem_m_axi_fifo__parameterized0' [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fir_n11_maxi_gmem_m_axi_fifo__parameterized0' (5#1) [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'fir_n11_maxi_gmem_m_axi_buffer' [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_gmem_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fir_n11_maxi_gmem_m_axi_buffer' (6#1) [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_gmem_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'fir_n11_maxi_gmem_m_axi_fifo__parameterized1' [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fir_n11_maxi_gmem_m_axi_fifo__parameterized1' (6#1) [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'fir_n11_maxi_gmem_m_axi_fifo__parameterized2' [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fir_n11_maxi_gmem_m_axi_fifo__parameterized2' (6#1) [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_gmem_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_gmem_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'fir_n11_maxi_gmem_m_axi_write' (7#1) [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_gmem_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'fir_n11_maxi_gmem_m_axi_read' [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_gmem_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'fir_n11_maxi_gmem_m_axi_buffer__parameterized0' [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_gmem_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fir_n11_maxi_gmem_m_axi_buffer__parameterized0' (7#1) [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_gmem_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'fir_n11_maxi_gmem_m_axi_reg_slice__parameterized0' [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_gmem_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fir_n11_maxi_gmem_m_axi_reg_slice__parameterized0' (7#1) [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_gmem_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_gmem_m_axi.v:1252]
INFO: [Synth 8-6155] done synthesizing module 'fir_n11_maxi_gmem_m_axi_read' (8#1) [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_gmem_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'fir_n11_maxi_gmem_m_axi' (9#1) [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_gmem_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'fir_n11_maxi_mul_bkb' [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fir_n11_maxi_mul_bkb_MulnS_0' [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fir_n11_maxi_mul_bkb_MulnS_0' (10#1) [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fir_n11_maxi_mul_bkb' (11#1) [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:35]
INFO: [Synth 8-6155] done synthesizing module 'fir_n11_maxi' (12#1) [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fir_n11_maxi_0_0' (13#1) [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_fir_n11_maxi_0_0/synth/design_1_fir_n11_maxi_0_0.v:59]
WARNING: [Synth 8-3331] design fir_n11_maxi_mul_bkb has unconnected port reset
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_ARLOCK[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 923.523 ; gain = 312.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 923.523 ; gain = 312.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 923.523 ; gain = 312.578
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 923.523 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_fir_n11_maxi_0_0/constraints/fir_n11_maxi_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_fir_n11_maxi_0_0/constraints/fir_n11_maxi_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Vivado/lab2/lab2.runs/design_1_fir_n11_maxi_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Vivado/lab2/lab2.runs/design_1_fir_n11_maxi_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1042.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.237 . Memory (MB): peak = 1056.527 ; gain = 13.996
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1056.527 ; gain = 445.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1056.527 ; gain = 445.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/Vivado/lab2/lab2.runs/design_1_fir_n11_maxi_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1056.527 ; gain = 445.582
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'fir_n11_maxi_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'fir_n11_maxi_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fir_n11_maxi_gmem_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_gmem_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_gmem_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_gmem_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fir_n11_maxi_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "fir_n11_maxi_AXILiteS_s_axi_ram:/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'fir_n11_maxi_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'fir_n11_maxi_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fir_n11_maxi_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fir_n11_maxi_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1056.527 ; gain = 445.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 8     
	   3 Input     32 Bit       Adders := 4     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 6     
	               36 Bit    Registers := 3     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 110   
	               31 Bit    Registers := 2     
	               30 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 10    
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 62    
+---Multipliers : 
	                32x32  Multipliers := 11    
+---RAMs : 
	               9K Bit         RAMs := 1     
	               8K Bit         RAMs := 1     
	              384 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 24    
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	  25 Input     24 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   3 Input     20 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 13    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	  11 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 39    
	   3 Input      2 Bit        Muxes := 9     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 59    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fir_n11_maxi_AXILiteS_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module fir_n11_maxi_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   8 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fir_n11_maxi_gmem_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fir_n11_maxi_gmem_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fir_n11_maxi_gmem_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fir_n11_maxi_gmem_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fir_n11_maxi_gmem_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fir_n11_maxi_gmem_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fir_n11_maxi_gmem_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fir_n11_maxi_gmem_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module fir_n11_maxi_gmem_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fir_n11_maxi_gmem_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fir_n11_maxi_gmem_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module fir_n11_maxi_mul_bkb_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module fir_n11_maxi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 35    
	               31 Bit    Registers := 2     
	               30 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	  25 Input     24 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:23]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg was removed.  [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/6c43/hdl/verilog/fir_n11_maxi_mul_bkb.v:22]
DSP Report: Generating DSP fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/b_reg0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/a_reg0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/b_reg0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/a_reg0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/b_reg0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/a_reg0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/b_reg0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/a_reg0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/b_reg0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/a_reg0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/b_reg0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/a_reg0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/b_reg0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/a_reg0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/b_reg0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/a_reg0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/b_reg0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/a_reg0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/b_reg0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/a_reg0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/b_reg0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/a_reg0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: operator fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg.
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port BID[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port RID[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_AWCACHE[3]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_AWCACHE[2]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_AWCACHE[1]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_AWCACHE[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_AWPROT[2]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_AWPROT[1]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_AWPROT[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_AWUSER[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_WUSER[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_ARLOCK[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_ARCACHE[3]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_ARCACHE[2]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_ARCACHE[1]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_ARCACHE[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_ARPROT[2]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_ARPROT[1]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_ARPROT[0]
WARNING: [Synth 8-3331] design fir_n11_maxi_gmem_m_axi has unconnected port I_ARUSER[0]
INFO: [Synth 8-3971] The signal "inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[30]' (FDE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[31]' (FDE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[30]' (FDE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[31]' (FDE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[4]' (FDRE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[0]' (FDRE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[0]' (FDRE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[63] )
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_AXILiteS_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[47]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[46]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[45]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[44]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[43]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[42]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[41]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[40]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[39]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[38]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[37]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[36]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[35]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[34]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[33]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[32]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[31]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[30]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[29]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[28]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[27]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[26]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[25]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[24]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[23]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[22]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[21]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[20]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[19]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[18]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[17]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[47]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[46]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[45]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[44]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[43]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[42]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[41]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[40]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[39]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[38]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[37]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[36]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[35]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[34]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[33]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[32]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[31]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[30]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[29]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[28]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[27]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[26]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[25]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[24]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[23]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[22]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[21]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[20]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[19]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[18]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[17]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[47]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[46]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[45]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[44]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[43]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[42]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[41]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[40]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[39]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[38]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[37]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[36]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[35]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[34]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[33]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[32]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[31]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[30]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[29]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[28]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[27]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[26]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[25]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[24]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[23]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[22]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[21]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[20]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[19]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[18]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg[17]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[47]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[46]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[45]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[44]) is unused and will be removed from module fir_n11_maxi.
WARNING: [Synth 8-3332] Sequential element (fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg[43]) is unused and will be removed from module fir_n11_maxi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[6]' (FDRE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[7]' (FDRE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[4]' (FDRE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 1056.527 ; gain = 445.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/gen_write[1].mem_reg | 16 x 32(READ_FIRST)    | W | R | 16 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|inst        | fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg          | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | fir_n11_maxi_gmem_m_axi_U/bus_read/buff_rdata/mem_reg           | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+-------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir_n11_maxi | (A''*B'')'           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|fir_n11_maxi | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fir_n11_maxi | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|fir_n11_maxi | (A''*B'')'           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|fir_n11_maxi | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fir_n11_maxi | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|fir_n11_maxi | (A''*B'')'           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|fir_n11_maxi | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fir_n11_maxi | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|fir_n11_maxi | (A''*B'')'           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|fir_n11_maxi | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fir_n11_maxi | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|fir_n11_maxi | (A''*B'')'           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|fir_n11_maxi | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fir_n11_maxi | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|fir_n11_maxi | (A''*B'')'           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|fir_n11_maxi | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fir_n11_maxi | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|fir_n11_maxi | (A''*B'')'           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|fir_n11_maxi | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fir_n11_maxi | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|fir_n11_maxi | (A''*B'')'           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|fir_n11_maxi | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fir_n11_maxi | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|fir_n11_maxi | (A''*B'')'           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|fir_n11_maxi | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fir_n11_maxi | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|fir_n11_maxi | (A''*B'')'           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|fir_n11_maxi | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fir_n11_maxi | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|fir_n11_maxi | (A''*B'')'           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|fir_n11_maxi | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fir_n11_maxi | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+-------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 1074.203 ; gain = 463.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:51 . Memory (MB): peak = 1087.559 ; gain = 476.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/gen_write[1].mem_reg | 16 x 32(READ_FIRST)    | W | R | 16 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|inst        | fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg          | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | fir_n11_maxi_gmem_m_axi_U/bus_read/buff_rdata/mem_reg           | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[54]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[43]' (FDE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[43]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[41]' (FDE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]' (FDE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[40]' (FDE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]' (FDE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]' (FDE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[48]' (FDE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[48]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[58]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]' (FDE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[52]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[55]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[53]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[35]' (FDE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]' (FDE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[49]' (FDE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[49]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]' (FDE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[38]' (FDE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[36]' (FDE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[36]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[42]' (FDE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]' (FDE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]' (FDE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]' (FDE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[56]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[45]' (FDE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[39]' (FDE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/fir_n11_maxi_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[37]' (FDE) to 'inst/fir_n11_maxi_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[37]'
INFO: [Synth 8-7053] The timing for the instance inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/fir_n11_maxi_gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 1122.645 ; gain = 511.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 1126.422 ; gain = 515.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 1126.422 ; gain = 515.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 1126.422 ; gain = 515.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 1126.422 ; gain = 515.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 1126.422 ; gain = 515.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 1126.422 ; gain = 515.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   137|
|2     |DSP48E1_2 |    22|
|3     |DSP48E1_3 |    11|
|4     |LUT1      |    76|
|5     |LUT2      |   211|
|6     |LUT3      |   503|
|7     |LUT4      |   358|
|8     |LUT5      |   174|
|9     |LUT6      |   230|
|10    |RAMB18E1  |     2|
|11    |RAMB36E1  |     1|
|12    |SRL16E    |   128|
|13    |FDRE      |  2995|
|14    |FDSE      |     4|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------------+--------------------------------------------------+------+
|      |Instance                             |Module                                            |Cells |
+------+-------------------------------------+--------------------------------------------------+------+
|1     |top                                  |                                                  |  4852|
|2     |  inst                               |fir_n11_maxi                                      |  4852|
|3     |    fir_n11_maxi_AXILiteS_s_axi_U    |fir_n11_maxi_AXILiteS_s_axi                       |   418|
|4     |      int_an32Coef                   |fir_n11_maxi_AXILiteS_s_axi_ram                   |    84|
|5     |    fir_n11_maxi_gmem_m_axi_U        |fir_n11_maxi_gmem_m_axi                           |  2289|
|6     |      bus_read                       |fir_n11_maxi_gmem_m_axi_read                      |  1125|
|7     |        buff_rdata                   |fir_n11_maxi_gmem_m_axi_buffer__parameterized0    |   173|
|8     |        fifo_rctl                    |fir_n11_maxi_gmem_m_axi_fifo__parameterized1_20   |    68|
|9     |        fifo_rreq                    |fir_n11_maxi_gmem_m_axi_fifo__parameterized0_21   |   180|
|10    |        rs_rdata                     |fir_n11_maxi_gmem_m_axi_reg_slice__parameterized0 |   121|
|11    |        rs_rreq                      |fir_n11_maxi_gmem_m_axi_reg_slice_22              |   165|
|12    |      bus_write                      |fir_n11_maxi_gmem_m_axi_write                     |  1139|
|13    |        buff_wdata                   |fir_n11_maxi_gmem_m_axi_buffer                    |   196|
|14    |        \bus_equal_gen.fifo_burst    |fir_n11_maxi_gmem_m_axi_fifo                      |    37|
|15    |        fifo_resp                    |fir_n11_maxi_gmem_m_axi_fifo__parameterized1      |    27|
|16    |        fifo_resp_to_user            |fir_n11_maxi_gmem_m_axi_fifo__parameterized2      |    19|
|17    |        fifo_wreq                    |fir_n11_maxi_gmem_m_axi_fifo__parameterized0      |   203|
|18    |        rs_wreq                      |fir_n11_maxi_gmem_m_axi_reg_slice                 |   194|
|19    |      wreq_throttl                   |fir_n11_maxi_gmem_m_axi_throttl                   |    21|
|20    |    fir_n11_maxi_mul_bkb_U1          |fir_n11_maxi_mul_bkb                              |    39|
|21    |      fir_n11_maxi_mul_bkb_MulnS_0_U |fir_n11_maxi_mul_bkb_MulnS_0_19                   |    39|
|22    |    fir_n11_maxi_mul_bkb_U10         |fir_n11_maxi_mul_bkb_0                            |    37|
|23    |      fir_n11_maxi_mul_bkb_MulnS_0_U |fir_n11_maxi_mul_bkb_MulnS_0_18                   |    37|
|24    |    fir_n11_maxi_mul_bkb_U11         |fir_n11_maxi_mul_bkb_1                            |    38|
|25    |      fir_n11_maxi_mul_bkb_MulnS_0_U |fir_n11_maxi_mul_bkb_MulnS_0_17                   |    38|
|26    |    fir_n11_maxi_mul_bkb_U2          |fir_n11_maxi_mul_bkb_2                            |    40|
|27    |      fir_n11_maxi_mul_bkb_MulnS_0_U |fir_n11_maxi_mul_bkb_MulnS_0_16                   |    40|
|28    |    fir_n11_maxi_mul_bkb_U3          |fir_n11_maxi_mul_bkb_3                            |    38|
|29    |      fir_n11_maxi_mul_bkb_MulnS_0_U |fir_n11_maxi_mul_bkb_MulnS_0_15                   |    38|
|30    |    fir_n11_maxi_mul_bkb_U4          |fir_n11_maxi_mul_bkb_4                            |    38|
|31    |      fir_n11_maxi_mul_bkb_MulnS_0_U |fir_n11_maxi_mul_bkb_MulnS_0_14                   |    38|
|32    |    fir_n11_maxi_mul_bkb_U5          |fir_n11_maxi_mul_bkb_5                            |    38|
|33    |      fir_n11_maxi_mul_bkb_MulnS_0_U |fir_n11_maxi_mul_bkb_MulnS_0_13                   |    38|
|34    |    fir_n11_maxi_mul_bkb_U6          |fir_n11_maxi_mul_bkb_6                            |    37|
|35    |      fir_n11_maxi_mul_bkb_MulnS_0_U |fir_n11_maxi_mul_bkb_MulnS_0_12                   |    37|
|36    |    fir_n11_maxi_mul_bkb_U7          |fir_n11_maxi_mul_bkb_7                            |    38|
|37    |      fir_n11_maxi_mul_bkb_MulnS_0_U |fir_n11_maxi_mul_bkb_MulnS_0_11                   |    38|
|38    |    fir_n11_maxi_mul_bkb_U8          |fir_n11_maxi_mul_bkb_8                            |    38|
|39    |      fir_n11_maxi_mul_bkb_MulnS_0_U |fir_n11_maxi_mul_bkb_MulnS_0_10                   |    38|
|40    |    fir_n11_maxi_mul_bkb_U9          |fir_n11_maxi_mul_bkb_9                            |    37|
|41    |      fir_n11_maxi_mul_bkb_MulnS_0_U |fir_n11_maxi_mul_bkb_MulnS_0                      |    37|
+------+-------------------------------------+--------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 1126.422 ; gain = 515.477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 767 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:54 . Memory (MB): peak = 1126.422 ; gain = 382.473
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 1126.422 ; gain = 515.477
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 1138.484 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 173 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1138.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
147 Infos, 225 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:08 . Memory (MB): peak = 1138.484 ; gain = 829.383
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1138.484 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/lab2/lab2.runs/design_1_fir_n11_maxi_0_0_synth_1/design_1_fir_n11_maxi_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_fir_n11_maxi_0_0, cache-ID = 9c382e18efdad5bb
INFO: [Coretcl 2-1174] Renamed 40 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1138.484 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/lab2/lab2.runs/design_1_fir_n11_maxi_0_0_synth_1/design_1_fir_n11_maxi_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_fir_n11_maxi_0_0_utilization_synth.rpt -pb design_1_fir_n11_maxi_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar  7 11:10:46 2021...
