// Seed: 3099232381
module module_0;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(posedge id_7 ^ 1) disable id_9;
  assign id_9 = id_4[1'b0];
  always
  fork : id_10
  join
  module_0();
endmodule
module module_2 (
    output wor id_0,
    input supply0 id_1,
    output tri1 id_2,
    output supply1 id_3,
    input wor id_4,
    input supply0 id_5,
    input wor id_6,
    output wor id_7,
    output wire id_8,
    output tri0 id_9
    , id_11
);
  id_12(
      .id_0(id_1),
      .id_1(1 ? 1 : id_8),
      .id_2(id_11),
      .id_3(id_0),
      .id_4(id_5 - id_0),
      .id_5(id_0),
      .id_6(id_6 | 1),
      .id_7(id_7),
      .id_8(1)
  ); module_0();
endmodule
