vendor_name = ModelSim
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/Bloque_ADC_controller/altera_up_avalon_adv_adc.v
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/Bloque_ADC_controller/adc_adc_mega_0.v
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/Bloque_ADC_controller/adc.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/temporizador_doble.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/pll1.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/pll1.cmp
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/Motores.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/Motores.smf
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/generador_prueba.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/Control_Motores.bdf
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/comparador_izquierda.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/comparador_derecha.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/control.smf
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/sumador_3_bits.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Min_Vector.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Matriz_ubicacion.bdf
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/elijo_sentido.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/busmux_3.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/busmux_2.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/busmux_1.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/busmux_0.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/bit_to_vector.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/decido_accion.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Waveform_decido_accion.vwf
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Waveform_elijo_sentido.vwf
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/SENT_ACTUAL.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/algoritmo_decision.bdf
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/latcheo_salida.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/DFF_fijo.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Waveform_HABMURO.vwf
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Waveform_celda.vwf
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/constante_111.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/demux_sentido.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/combinador_4a1.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/escribe_muros.bdf
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/demux_4bits.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/db/ratatouille.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/db/pll1_altpll.v
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/db/mux_8rc.tdf
design_name = Control_Motores
instance = comp, \inst8|adc_mega_0|ADC_CTRL|counter[7] , inst8|adc_mega_0|ADC_CTRL|counter[7], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|counter[6]~22 , inst8|adc_mega_0|ADC_CTRL|counter[6]~22, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|counter[7]~24 , inst8|adc_mega_0|ADC_CTRL|counter[7]~24, Control_Motores, 1
instance = comp, \inst2|Add0~0 , inst2|Add0~0, Control_Motores, 1
instance = comp, \inst2|Add0~12 , inst2|Add0~12, Control_Motores, 1
instance = comp, \inst2|Add0~26 , inst2|Add0~26, Control_Motores, 1
instance = comp, \inst2|Add0~28 , inst2|Add0~28, Control_Motores, 1
instance = comp, \inst2|Add0~30 , inst2|Add0~30, Control_Motores, 1
instance = comp, \inst2|Add0~32 , inst2|Add0~32, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|sclk_counter[3] , inst8|adc_mega_0|ADC_CTRL|sclk_counter[3], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|Selector1~1 , inst8|adc_mega_0|ADC_CTRL|Selector1~1, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH1[11] , inst8|adc_mega_0|CH1[11], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH1[2] , inst8|adc_mega_0|CH1[2], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH1[4] , inst8|adc_mega_0|CH1[4], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH1[5] , inst8|adc_mega_0|CH1[5], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH1[6] , inst8|adc_mega_0|CH1[6], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH1[7] , inst8|adc_mega_0|CH1[7], Control_Motores, 1
instance = comp, \inst10|LessThan0~2 , inst10|LessThan0~2, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH0[7] , inst8|adc_mega_0|CH0[7], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH0[1] , inst8|adc_mega_0|CH0[1], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH0[2] , inst8|adc_mega_0|CH0[2], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH0[3] , inst8|adc_mega_0|CH0[3], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH0[4] , inst8|adc_mega_0|CH0[4], Control_Motores, 1
instance = comp, \inst9|LessThan0~3 , inst9|LessThan0~3, Control_Motores, 1
instance = comp, \inst10|LessThan0~3 , inst10|LessThan0~3, Control_Motores, 1
instance = comp, \inst|Selector0~0 , inst|Selector0~0, Control_Motores, 1
instance = comp, \inst|Selector0~1 , inst|Selector0~1, Control_Motores, 1
instance = comp, \inst|Selector0~2 , inst|Selector0~2, Control_Motores, 1
instance = comp, \inst|Selector4~0 , inst|Selector4~0, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|Add1~0 , inst8|adc_mega_0|ADC_CTRL|Add1~0, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|reading1[11] , inst8|adc_mega_0|ADC_CTRL|reading1[11], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH1~3 , inst8|adc_mega_0|CH1~3, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|reading1[2] , inst8|adc_mega_0|ADC_CTRL|reading1[2], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH1~5 , inst8|adc_mega_0|CH1~5, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|reading1[0] , inst8|adc_mega_0|ADC_CTRL|reading1[0], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|reading1[4] , inst8|adc_mega_0|ADC_CTRL|reading1[4], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH1~8 , inst8|adc_mega_0|CH1~8, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|reading1[5] , inst8|adc_mega_0|ADC_CTRL|reading1[5], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH1~9 , inst8|adc_mega_0|CH1~9, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|reading1[6] , inst8|adc_mega_0|ADC_CTRL|reading1[6], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH1~10 , inst8|adc_mega_0|CH1~10, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|reading1[7] , inst8|adc_mega_0|ADC_CTRL|reading1[7], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH1~11 , inst8|adc_mega_0|CH1~11, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|reading0[8] , inst8|adc_mega_0|ADC_CTRL|reading0[8], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|reading0[7] , inst8|adc_mega_0|ADC_CTRL|reading0[7], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH0~1 , inst8|adc_mega_0|CH0~1, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|reading0[9] , inst8|adc_mega_0|ADC_CTRL|reading0[9], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|reading0[1] , inst8|adc_mega_0|ADC_CTRL|reading0[1], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH0~8 , inst8|adc_mega_0|CH0~8, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|reading0[2] , inst8|adc_mega_0|ADC_CTRL|reading0[2], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH0~9 , inst8|adc_mega_0|CH0~9, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|reading0[3] , inst8|adc_mega_0|ADC_CTRL|reading0[3], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH0~10 , inst8|adc_mega_0|CH0~10, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|reading0[4] , inst8|adc_mega_0|ADC_CTRL|reading0[4], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH0~11 , inst8|adc_mega_0|CH0~11, Control_Motores, 1
instance = comp, \inst2|tiempo_limite[10] , inst2|tiempo_limite[10], Control_Motores, 1
instance = comp, \inst2|contador[13] , inst2|contador[13], Control_Motores, 1
instance = comp, \inst2|LessThan0~2 , inst2|LessThan0~2, Control_Motores, 1
instance = comp, \inst2|contador[6] , inst2|contador[6], Control_Motores, 1
instance = comp, \inst2|LessThan0~6 , inst2|LessThan0~6, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|Selector2~0 , inst8|adc_mega_0|ADC_CTRL|Selector2~0, Control_Motores, 1
instance = comp, \inst2|contador[0] , inst2|contador[0], Control_Motores, 1
instance = comp, \inst2|contador[15]~3 , inst2|contador[15]~3, Control_Motores, 1
instance = comp, \inst2|contador~10 , inst2|contador~10, Control_Motores, 1
instance = comp, \inst2|contador~17 , inst2|contador~17, Control_Motores, 1
instance = comp, \inst2|contador~20 , inst2|contador~20, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~9 , inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~9, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|sclk_counter~7 , inst8|adc_mega_0|ADC_CTRL|sclk_counter~7, Control_Motores, 1
instance = comp, \SEL[1]~input , SEL[1]~input, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|reading0[8]~feeder , inst8|adc_mega_0|ADC_CTRL|reading0[8]~feeder, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|reading0[2]~feeder , inst8|adc_mega_0|ADC_CTRL|reading0[2]~feeder, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|reading0[4]~feeder , inst8|adc_mega_0|ADC_CTRL|reading0[4]~feeder, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|reading1[4]~feeder , inst8|adc_mega_0|ADC_CTRL|reading1[4]~feeder, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|reading1[6]~feeder , inst8|adc_mega_0|ADC_CTRL|reading1[6]~feeder, Control_Motores, 1
instance = comp, \ADC_SCLK~output , ADC_SCLK~output, Control_Motores, 1
instance = comp, \ADC_CS_N~output , ADC_CS_N~output, Control_Motores, 1
instance = comp, \ADC_DIN~output , ADC_DIN~output, Control_Motores, 1
instance = comp, \VELD~output , VELD~output, Control_Motores, 1
instance = comp, \VELI~output , VELI~output, Control_Motores, 1
instance = comp, \MD0~output , MD0~output, Control_Motores, 1
instance = comp, \MI0~output , MI0~output, Control_Motores, 1
instance = comp, \MD1~output , MD1~output, Control_Motores, 1
instance = comp, \MI1~output , MI1~output, Control_Motores, 1
instance = comp, \CLK10KHz~output , CLK10KHz~output, Control_Motores, 1
instance = comp, \inclk0~input , inclk0~input, Control_Motores, 1
instance = comp, \inst4|altpll_component|auto_generated|pll1 , inst4|altpll_component|auto_generated|pll1, Control_Motores, 1
instance = comp, \inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|counter[0]~10 , inst8|adc_mega_0|ADC_CTRL|counter[0]~10, Control_Motores, 1
instance = comp, \~GND , ~GND, Control_Motores, 1
instance = comp, \areset~input , areset~input, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|counter[3]~16 , inst8|adc_mega_0|ADC_CTRL|counter[3]~16, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|counter[3] , inst8|adc_mega_0|ADC_CTRL|counter[3], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|Equal1~0 , inst8|adc_mega_0|ADC_CTRL|Equal1~0, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|go~0 , inst8|adc_mega_0|go~0, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|go~1 , inst8|adc_mega_0|go~1, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|go , inst8|adc_mega_0|go, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|Selector2~1 , inst8|adc_mega_0|ADC_CTRL|Selector2~1, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|currState.doneState , inst8|adc_mega_0|ADC_CTRL|currState.doneState, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|currState.resetState~feeder , inst8|adc_mega_0|ADC_CTRL|currState.resetState~feeder, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|currState.resetState , inst8|adc_mega_0|ADC_CTRL|currState.resetState, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|Selector0~0 , inst8|adc_mega_0|ADC_CTRL|Selector0~0, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|currState.waitState , inst8|adc_mega_0|ADC_CTRL|currState.waitState, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|sclk_counter~6 , inst8|adc_mega_0|ADC_CTRL|sclk_counter~6, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|sclk_counter~2 , inst8|adc_mega_0|ADC_CTRL|sclk_counter~2, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|sclk_counter[2]~3 , inst8|adc_mega_0|ADC_CTRL|sclk_counter[2]~3, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|sclk_counter[1] , inst8|adc_mega_0|ADC_CTRL|sclk_counter[1], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|sclk_counter~5 , inst8|adc_mega_0|ADC_CTRL|sclk_counter~5, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|sclk_counter[0] , inst8|adc_mega_0|ADC_CTRL|sclk_counter[0], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|sclk_counter~4 , inst8|adc_mega_0|ADC_CTRL|sclk_counter~4, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|sclk_counter[2] , inst8|adc_mega_0|ADC_CTRL|sclk_counter[2], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|always5~0 , inst8|adc_mega_0|ADC_CTRL|always5~0, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|always5~1 , inst8|adc_mega_0|ADC_CTRL|always5~1, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|Selector1~0 , inst8|adc_mega_0|ADC_CTRL|Selector1~0, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|Selector1~2 , inst8|adc_mega_0|ADC_CTRL|Selector1~2, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|currState.transState , inst8|adc_mega_0|ADC_CTRL|currState.transState, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|nextState.pauseState~0 , inst8|adc_mega_0|ADC_CTRL|nextState.pauseState~0, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|currState.pauseState , inst8|adc_mega_0|ADC_CTRL|currState.pauseState, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|counter[3]~26 , inst8|adc_mega_0|ADC_CTRL|counter[3]~26, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|counter[0] , inst8|adc_mega_0|ADC_CTRL|counter[0], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|counter[1]~12 , inst8|adc_mega_0|ADC_CTRL|counter[1]~12, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|counter[1] , inst8|adc_mega_0|ADC_CTRL|counter[1], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|counter[2]~14 , inst8|adc_mega_0|ADC_CTRL|counter[2]~14, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|counter[2] , inst8|adc_mega_0|ADC_CTRL|counter[2], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|counter[4]~18 , inst8|adc_mega_0|ADC_CTRL|counter[4]~18, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|counter[4] , inst8|adc_mega_0|ADC_CTRL|counter[4], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|counter[5]~20 , inst8|adc_mega_0|ADC_CTRL|counter[5]~20, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|counter[6] , inst8|adc_mega_0|ADC_CTRL|counter[6], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|counter[5] , inst8|adc_mega_0|ADC_CTRL|counter[5], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|Equal1~1 , inst8|adc_mega_0|ADC_CTRL|Equal1~1, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|cs_n~2 , inst8|adc_mega_0|ADC_CTRL|cs_n~2, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|sclk~0 , inst8|adc_mega_0|ADC_CTRL|sclk~0, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|sclk , inst8|adc_mega_0|ADC_CTRL|sclk, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|next_addr[0]~0 , inst8|adc_mega_0|ADC_CTRL|next_addr[0]~0, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|next_addr[0] , inst8|adc_mega_0|ADC_CTRL|next_addr[0], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|address~2 , inst8|adc_mega_0|ADC_CTRL|address~2, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|address[2]~1 , inst8|adc_mega_0|ADC_CTRL|address[2]~1, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|address[1] , inst8|adc_mega_0|ADC_CTRL|address[1], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|Add2~0 , inst8|adc_mega_0|ADC_CTRL|Add2~0, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|next_addr[2] , inst8|adc_mega_0|ADC_CTRL|next_addr[2], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|address~0 , inst8|adc_mega_0|ADC_CTRL|address~0, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|address[2] , inst8|adc_mega_0|ADC_CTRL|address[2], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|LessThan0~0 , inst8|adc_mega_0|ADC_CTRL|LessThan0~0, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|address~3 , inst8|adc_mega_0|ADC_CTRL|address~3, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|address[0] , inst8|adc_mega_0|ADC_CTRL|address[0], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|Add2~1 , inst8|adc_mega_0|ADC_CTRL|Add2~1, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|next_addr[1] , inst8|adc_mega_0|ADC_CTRL|next_addr[1], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~12 , inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~12, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~10 , inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~10, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~11 , inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~11, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[0] , inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[0], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~8 , inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~8, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~3 , inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~3, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~4 , inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~4, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[1] , inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[1], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~7 , inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~7, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[2] , inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[2], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~6 , inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~6, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[3] , inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[3], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~5 , inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~5, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[4] , inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[4], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~2 , inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~2, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[5] , inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[5], Control_Motores, 1
instance = comp, \inst4|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , inst4|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, Control_Motores, 1
instance = comp, \llego~input , llego~input, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH1~6 , inst8|adc_mega_0|CH1~6, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH1[0] , inst8|adc_mega_0|CH1[0], Control_Motores, 1
instance = comp, \ADC_DOUT~input , ADC_DOUT~input, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|always7~0 , inst8|adc_mega_0|ADC_CTRL|always7~0, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|shift_reg[0] , inst8|adc_mega_0|ADC_CTRL|shift_reg[0], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|Decoder0~0 , inst8|adc_mega_0|ADC_CTRL|Decoder0~0, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|Decoder0~1 , inst8|adc_mega_0|ADC_CTRL|Decoder0~1, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|reading1[1] , inst8|adc_mega_0|ADC_CTRL|reading1[1], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH1~7 , inst8|adc_mega_0|CH1~7, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH1[1] , inst8|adc_mega_0|CH1[1], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|shift_reg[1] , inst8|adc_mega_0|ADC_CTRL|shift_reg[1], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|shift_reg[2]~feeder , inst8|adc_mega_0|ADC_CTRL|shift_reg[2]~feeder, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|shift_reg[2] , inst8|adc_mega_0|ADC_CTRL|shift_reg[2], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|reading1[3] , inst8|adc_mega_0|ADC_CTRL|reading1[3], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH1~4 , inst8|adc_mega_0|CH1~4, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH1[3] , inst8|adc_mega_0|CH1[3], Control_Motores, 1
instance = comp, \inst10|LessThan0~1 , inst10|LessThan0~1, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|shift_reg[3] , inst8|adc_mega_0|ADC_CTRL|shift_reg[3], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|shift_reg[4]~feeder , inst8|adc_mega_0|ADC_CTRL|shift_reg[4]~feeder, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|shift_reg[4] , inst8|adc_mega_0|ADC_CTRL|shift_reg[4], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|shift_reg[5]~feeder , inst8|adc_mega_0|ADC_CTRL|shift_reg[5]~feeder, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|shift_reg[5] , inst8|adc_mega_0|ADC_CTRL|shift_reg[5], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|shift_reg[6]~feeder , inst8|adc_mega_0|ADC_CTRL|shift_reg[6]~feeder, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|shift_reg[6] , inst8|adc_mega_0|ADC_CTRL|shift_reg[6], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|shift_reg[7] , inst8|adc_mega_0|ADC_CTRL|shift_reg[7], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|reading1[8]~feeder , inst8|adc_mega_0|ADC_CTRL|reading1[8]~feeder, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|reading1[8] , inst8|adc_mega_0|ADC_CTRL|reading1[8], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH1~0 , inst8|adc_mega_0|CH1~0, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH1[8] , inst8|adc_mega_0|CH1[8], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|shift_reg[8]~feeder , inst8|adc_mega_0|ADC_CTRL|shift_reg[8]~feeder, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|shift_reg[8] , inst8|adc_mega_0|ADC_CTRL|shift_reg[8], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|shift_reg[9] , inst8|adc_mega_0|ADC_CTRL|shift_reg[9], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|reading1[10] , inst8|adc_mega_0|ADC_CTRL|reading1[10], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH1~2 , inst8|adc_mega_0|CH1~2, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH1[10] , inst8|adc_mega_0|CH1[10], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|reading1[9]~feeder , inst8|adc_mega_0|ADC_CTRL|reading1[9]~feeder, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|reading1[9] , inst8|adc_mega_0|ADC_CTRL|reading1[9], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH1~1 , inst8|adc_mega_0|CH1~1, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH1[9] , inst8|adc_mega_0|CH1[9], Control_Motores, 1
instance = comp, \inst10|LessThan0~0 , inst10|LessThan0~0, Control_Motores, 1
instance = comp, \inst|Selector1~0 , inst|Selector1~0, Control_Motores, 1
instance = comp, \SEL[0]~input , SEL[0]~input, Control_Motores, 1
instance = comp, \inst|Equal1~0 , inst|Equal1~0, Control_Motores, 1
instance = comp, \inst|Selector5~0 , inst|Selector5~0, Control_Motores, 1
instance = comp, \inst|fstate.Gira_180 , inst|fstate.Gira_180, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|Decoder0~2 , inst8|adc_mega_0|ADC_CTRL|Decoder0~2, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|Decoder0~3 , inst8|adc_mega_0|ADC_CTRL|Decoder0~3, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|reading0[0] , inst8|adc_mega_0|ADC_CTRL|reading0[0], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH0~7 , inst8|adc_mega_0|CH0~7, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH0[0] , inst8|adc_mega_0|CH0[0], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|reading0[6]~feeder , inst8|adc_mega_0|ADC_CTRL|reading0[6]~feeder, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|reading0[6] , inst8|adc_mega_0|ADC_CTRL|reading0[6], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH0~2 , inst8|adc_mega_0|CH0~2, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH0[6] , inst8|adc_mega_0|CH0[6], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH0~0 , inst8|adc_mega_0|CH0~0, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH0[8] , inst8|adc_mega_0|CH0[8], Control_Motores, 1
instance = comp, \inst9|LessThan0~2 , inst9|LessThan0~2, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|reading0[10]~feeder , inst8|adc_mega_0|ADC_CTRL|reading0[10]~feeder, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|reading0[10] , inst8|adc_mega_0|ADC_CTRL|reading0[10], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH0~5 , inst8|adc_mega_0|CH0~5, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH0[10] , inst8|adc_mega_0|CH0[10], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|shift_reg[10] , inst8|adc_mega_0|ADC_CTRL|shift_reg[10], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|reading0[11]~feeder , inst8|adc_mega_0|ADC_CTRL|reading0[11]~feeder, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|reading0[11] , inst8|adc_mega_0|ADC_CTRL|reading0[11], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH0~6 , inst8|adc_mega_0|CH0~6, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH0[11] , inst8|adc_mega_0|CH0[11], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH0~4 , inst8|adc_mega_0|CH0~4, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH0[9] , inst8|adc_mega_0|CH0[9], Control_Motores, 1
instance = comp, \inst9|LessThan0~1 , inst9|LessThan0~1, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|reading0[5]~feeder , inst8|adc_mega_0|ADC_CTRL|reading0[5]~feeder, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|ADC_CTRL|reading0[5] , inst8|adc_mega_0|ADC_CTRL|reading0[5], Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH0~3 , inst8|adc_mega_0|CH0~3, Control_Motores, 1
instance = comp, \inst8|adc_mega_0|CH0[5] , inst8|adc_mega_0|CH0[5], Control_Motores, 1
instance = comp, \inst9|LessThan0~0 , inst9|LessThan0~0, Control_Motores, 1
instance = comp, \inst9|LessThan0~4 , inst9|LessThan0~4, Control_Motores, 1
instance = comp, \inst|Selector4~1 , inst|Selector4~1, Control_Motores, 1
instance = comp, \inst|fstate.Gira_90_der , inst|fstate.Gira_90_der, Control_Motores, 1
instance = comp, \inst2|Equal0~0 , inst2|Equal0~0, Control_Motores, 1
instance = comp, \inst2|Add0~2 , inst2|Add0~2, Control_Motores, 1
instance = comp, \inst2|contador~19 , inst2|contador~19, Control_Motores, 1
instance = comp, \inst2|contador[12]~21 , inst2|contador[12]~21, Control_Motores, 1
instance = comp, \inst2|contador[1] , inst2|contador[1], Control_Motores, 1
instance = comp, \inst2|Add0~4 , inst2|Add0~4, Control_Motores, 1
instance = comp, \inst2|contador~15 , inst2|contador~15, Control_Motores, 1
instance = comp, \inst2|contador[2] , inst2|contador[2], Control_Motores, 1
instance = comp, \inst2|Add0~6 , inst2|Add0~6, Control_Motores, 1
instance = comp, \inst2|Add0~8 , inst2|Add0~8, Control_Motores, 1
instance = comp, \inst2|contador~16 , inst2|contador~16, Control_Motores, 1
instance = comp, \inst2|contador[4] , inst2|contador[4], Control_Motores, 1
instance = comp, \inst2|Add0~10 , inst2|Add0~10, Control_Motores, 1
instance = comp, \inst2|contador~13 , inst2|contador~13, Control_Motores, 1
instance = comp, \inst2|contador[5] , inst2|contador[5], Control_Motores, 1
instance = comp, \inst2|Add0~14 , inst2|Add0~14, Control_Motores, 1
instance = comp, \inst2|contador~9 , inst2|contador~9, Control_Motores, 1
instance = comp, \inst2|contador[7] , inst2|contador[7], Control_Motores, 1
instance = comp, \inst2|Add0~16 , inst2|Add0~16, Control_Motores, 1
instance = comp, \inst2|contador~8 , inst2|contador~8, Control_Motores, 1
instance = comp, \inst2|contador[8] , inst2|contador[8], Control_Motores, 1
instance = comp, \inst2|Add0~18 , inst2|Add0~18, Control_Motores, 1
instance = comp, \inst2|Add0~20 , inst2|Add0~20, Control_Motores, 1
instance = comp, \inst2|contador~6 , inst2|contador~6, Control_Motores, 1
instance = comp, \inst2|contador[10] , inst2|contador[10], Control_Motores, 1
instance = comp, \inst2|Add0~22 , inst2|Add0~22, Control_Motores, 1
instance = comp, \inst2|Add0~24 , inst2|Add0~24, Control_Motores, 1
instance = comp, \inst2|contador~11 , inst2|contador~11, Control_Motores, 1
instance = comp, \inst2|contador[12] , inst2|contador[12], Control_Motores, 1
instance = comp, \inst2|contador~5 , inst2|contador~5, Control_Motores, 1
instance = comp, \inst2|contador[14] , inst2|contador[14], Control_Motores, 1
instance = comp, \inst2|Equal1~0 , inst2|Equal1~0, Control_Motores, 1
instance = comp, \inst2|tiempo_limite[14]~1 , inst2|tiempo_limite[14]~1, Control_Motores, 1
instance = comp, \inst2|tiempo_limite[14]~0 , inst2|tiempo_limite[14]~0, Control_Motores, 1
instance = comp, \inst2|tiempo_limite[14] , inst2|tiempo_limite[14], Control_Motores, 1
instance = comp, \inst2|LessThan0~7 , inst2|LessThan0~7, Control_Motores, 1
instance = comp, \inst2|contador~14 , inst2|contador~14, Control_Motores, 1
instance = comp, \inst2|contador[3] , inst2|contador[3], Control_Motores, 1
instance = comp, \inst2|LessThan0~4 , inst2|LessThan0~4, Control_Motores, 1
instance = comp, \inst2|LessThan0~5 , inst2|LessThan0~5, Control_Motores, 1
instance = comp, \inst2|contador~12 , inst2|contador~12, Control_Motores, 1
instance = comp, \inst2|contador[11] , inst2|contador[11], Control_Motores, 1
instance = comp, \inst2|contador~7 , inst2|contador~7, Control_Motores, 1
instance = comp, \inst2|contador[9] , inst2|contador[9], Control_Motores, 1
instance = comp, \inst2|LessThan0~1 , inst2|LessThan0~1, Control_Motores, 1
instance = comp, \inst2|LessThan0~3 , inst2|LessThan0~3, Control_Motores, 1
instance = comp, \inst2|LessThan0~8 , inst2|LessThan0~8, Control_Motores, 1
instance = comp, \inst2|LessThan0~9 , inst2|LessThan0~9, Control_Motores, 1
instance = comp, \inst2|contador[16]~18 , inst2|contador[16]~18, Control_Motores, 1
instance = comp, \inst2|contador[16] , inst2|contador[16], Control_Motores, 1
instance = comp, \inst2|contador[15]~4 , inst2|contador[15]~4, Control_Motores, 1
instance = comp, \inst2|contador[15] , inst2|contador[15], Control_Motores, 1
instance = comp, \inst2|LessThan0~0 , inst2|LessThan0~0, Control_Motores, 1
instance = comp, \inst2|contador[12]~2 , inst2|contador[12]~2, Control_Motores, 1
instance = comp, \inst2|fin_reg~0 , inst2|fin_reg~0, Control_Motores, 1
instance = comp, \inst2|fin_reg , inst2|fin_reg, Control_Motores, 1
instance = comp, \inst|Selector0~3 , inst|Selector0~3, Control_Motores, 1
instance = comp, \inst|fstate.Avanza , inst|fstate.Avanza, Control_Motores, 1
instance = comp, \inst|Selector3~0 , inst|Selector3~0, Control_Motores, 1
instance = comp, \inst|fstate.Gira_90_izq , inst|fstate.Gira_90_izq, Control_Motores, 1
instance = comp, \inst|Selector1~1 , inst|Selector1~1, Control_Motores, 1
instance = comp, \inst|fstate.Corrige_izq , inst|fstate.Corrige_izq, Control_Motores, 1
instance = comp, \inst|WideOr8 , inst|WideOr8, Control_Motores, 1
instance = comp, \inst|Selector2~0 , inst|Selector2~0, Control_Motores, 1
instance = comp, \inst|Selector2~1 , inst|Selector2~1, Control_Motores, 1
instance = comp, \inst|fstate.Corrige_der , inst|fstate.Corrige_der, Control_Motores, 1
instance = comp, \inst|Selector6~0 , inst|Selector6~0, Control_Motores, 1
instance = comp, \inst|Selector6~1 , inst|Selector6~1, Control_Motores, 1
instance = comp, \inst|fstate.Ganamos , inst|fstate.Ganamos, Control_Motores, 1
instance = comp, \inst|WideOr7 , inst|WideOr7, Control_Motores, 1
instance = comp, \inst|WideOr6 , inst|WideOr6, Control_Motores, 1
instance = comp, \inst|WideOr7~0 , inst|WideOr7~0, Control_Motores, 1
instance = comp, \inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl , inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl, Control_Motores, 1
