Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Apr 10 08:53:18 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper_csn_sel
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                                                               Path #1                                                                                                                                                                                                                                                              |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              3.572 |                     0.000 |
| Path Delay                |                     0.494 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             39.927 |                     0.569 |
| Logic Delay               | 0.096(20%)                | 11.653(30%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | 0.094(17%)                |
| Net Delay                 | 0.398(80%)                | 28.274(70%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | 0.475(83%)                |
| Clock Skew                |                    -0.512 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0.637 |                    -1.275 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            -35.726 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 43% x 7%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 1% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (2, 1)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                972 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                101 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                101 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  1 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 36 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[890]/C    | sr_p.sr_1[889]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | sr_p.sr_1[831]/C          |
| End Point Pin             | sr_p.sr_1[889]/D          | sr_p.sr_1[831]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | delay_block[0][831]/D     |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                                                               Path #2                                                                                                                                                                                                                                                              |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              3.572 |                     0.000 |
| Path Delay                |                     0.494 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             39.829 |                     0.633 |
| Logic Delay               | 0.096(20%)                | 11.679(30%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | 0.097(16%)                |
| Net Delay                 | 0.398(80%)                | 28.150(70%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | 0.536(84%)                |
| Clock Skew                |                    -0.512 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0.621 |                    -1.251 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            -35.644 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 43% x 7%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 2% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (2, 1)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                972 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                101 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                101 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  1 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 36 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[890]/C    | sr_p.sr_1[889]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | sr_p.sr_1[829]/C          |
| End Point Pin             | sr_p.sr_1[889]/D          | sr_p.sr_1[829]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | delay_block[0][829]/D     |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                                                               Path #3                                                                                                                                                                                                                                                              |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              3.572 |                     0.000 |
| Path Delay                |                     0.494 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             39.824 |                     0.598 |
| Logic Delay               | 0.096(20%)                | 11.620(30%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | 0.093(16%)                |
| Net Delay                 | 0.398(80%)                | 28.204(70%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | 0.505(84%)                |
| Clock Skew                |                    -0.512 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0.637 |                    -1.275 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            -35.623 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 43% x 7%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 1% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (2, 1)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                972 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                101 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                101 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  1 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 36 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[890]/C    | sr_p.sr_1[889]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | sr_p.sr_1[825]/C          |
| End Point Pin             | sr_p.sr_1[889]/D          | sr_p.sr_1[825]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | delay_block[0][825]/D     |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                                                               Path #4                                                                                                                                                                                                                                                              |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              3.572 |                     0.000 |
| Path Delay                |                     0.494 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             39.791 |                     0.754 |
| Logic Delay               | 0.096(20%)                | 11.639(30%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | 0.097(13%)                |
| Net Delay                 | 0.398(80%)                | 28.152(70%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | 0.657(87%)                |
| Clock Skew                |                    -0.512 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0.622 |                    -1.246 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            -35.605 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 43% x 7%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 2% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (2, 1)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                972 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                101 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                101 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  1 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 36 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[890]/C    | sr_p.sr_1[889]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | sr_p.sr_1[827]/C          |
| End Point Pin             | sr_p.sr_1[889]/D          | sr_p.sr_1[827]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | delay_block[0][827]/D     |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                                                               Path #5                                                                                                                                                                                                                                                               |     WorstPath from Dst    |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               3.572 |                     0.000 |
| Path Delay                |                     0.494 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              39.786 |                     0.668 |
| Logic Delay               | 0.096(20%)                | 11.598(30%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | 0.096(15%)                |
| Net Delay                 | 0.398(80%)                | 28.188(70%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | 0.572(85%)                |
| Clock Skew                |                    -0.512 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               0.622 |                    -1.232 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             -35.600 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 43% x 7%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | 3% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (2, 1)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 972 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 101 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 101 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 MUXF7 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   1 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  36 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[890]/C    | sr_p.sr_1[889]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | sr_p.sr_1[821]/C          |
| End Point Pin             | sr_p.sr_1[889]/D          | sr_p.sr_1[821]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | delay_block[0][821]/D     |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                                                               Path #6                                                                                                                                                                                                                                                              |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              3.572 |                     0.000 |
| Path Delay                |                     0.494 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             39.795 |                     0.590 |
| Logic Delay               | 0.096(20%)                | 11.640(30%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | 0.095(17%)                |
| Net Delay                 | 0.398(80%)                | 28.155(70%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | 0.495(83%)                |
| Clock Skew                |                    -0.512 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0.637 |                    -1.275 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            -35.594 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 43% x 7%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 1% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (2, 1)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                972 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                101 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                101 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  1 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 36 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[890]/C    | sr_p.sr_1[889]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | sr_p.sr_1[828]/C          |
| End Point Pin             | sr_p.sr_1[889]/D          | sr_p.sr_1[828]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | delay_block[0][828]/D     |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                                                               Path #7                                                                                                                                                                                                                                                              |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              3.572 |                     0.000 |
| Path Delay                |                     0.494 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             39.750 |                     0.537 |
| Logic Delay               | 0.096(20%)                | 11.619(30%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | 0.097(19%)                |
| Net Delay                 | 0.398(80%)                | 28.131(70%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | 0.440(81%)                |
| Clock Skew                |                    -0.512 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0.625 |                    -1.256 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            -35.561 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 43% x 7%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 2% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (2, 1)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                972 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                101 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                101 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  1 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 36 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[890]/C    | sr_p.sr_1[889]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | sr_p.sr_1[830]/C          |
| End Point Pin             | sr_p.sr_1[889]/D          | sr_p.sr_1[830]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | delay_block[0][830]/D     |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                                                               Path #8                                                                                                                                                                                                                                                              |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              3.572 |                     0.000 |
| Path Delay                |                     0.494 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             39.745 |                     0.781 |
| Logic Delay               | 0.096(20%)                | 11.590(30%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | 0.099(13%)                |
| Net Delay                 | 0.398(80%)                | 28.155(70%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | 0.682(87%)                |
| Clock Skew                |                    -0.512 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0.625 |                    -1.245 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            -35.556 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 43% x 7%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 2% x 1%                   |
| Clock Region Distance     | (0, 0)                    | (2, 1)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                972 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                101 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                101 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  1 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 36 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[890]/C    | sr_p.sr_1[889]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | sr_p.sr_1[819]/C          |
| End Point Pin             | sr_p.sr_1[889]/D          | sr_p.sr_1[819]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | delay_block[0][819]/D     |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                                                               Path #9                                                                                                                                                                                                                                                              |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              3.572 |                     0.000 |
| Path Delay                |                     0.494 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             39.732 |                     0.658 |
| Logic Delay               | 0.096(20%)                | 11.545(30%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | 0.096(15%)                |
| Net Delay                 | 0.398(80%)                | 28.187(70%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | 0.562(85%)                |
| Clock Skew                |                    -0.512 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0.625 |                    -1.256 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            -35.543 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 43% x 7%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 2% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (2, 1)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                972 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                101 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                101 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  1 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 36 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[890]/C    | sr_p.sr_1[889]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | sr_p.sr_1[826]/C          |
| End Point Pin             | sr_p.sr_1[889]/D          | sr_p.sr_1[826]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | delay_block[0][826]/D     |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                                                              Path #10                                                                                                                                                                                                                                                              |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              3.572 |                     0.000 |
| Path Delay                |                     0.494 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             39.702 |                     0.683 |
| Logic Delay               | 0.096(20%)                | 11.569(30%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | 0.096(15%)                |
| Net Delay                 | 0.398(80%)                | 28.133(70%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | 0.587(85%)                |
| Clock Skew                |                    -0.512 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0.621 |                    -1.251 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            -35.517 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 43% x 7%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 2% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (2, 1)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                972 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                101 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                101 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  1 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 36 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[890]/C    | sr_p.sr_1[889]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | sr_p.sr_1[824]/C          |
| End Point Pin             | sr_p.sr_1[889]/D          | sr_p.sr_1[824]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | delay_block[0][824]/D     |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+-----+
| End Point Clock | Requirement | 3 | 19 | 20 | 21 | 70 | 72 | 73 | 74 | 75 | 76 | 77 | 78 | 79 | 80 | 81 | 82 | 83 | 84 | 85 | 86 | 87 | 88 | 89 | 90 | 91 | 92 | 93 | 94 | 95 | 96 | 100 | 101 |
+-----------------+-------------+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+-----+
| clk             | 3.572ns     | 1 |  1 |  3 |  7 | 16 | 14 |  7 | 17 | 31 | 19 | 47 | 36 | 69 | 42 | 46 | 63 | 46 | 53 | 27 | 40 | 23 | 67 | 44 | 39 | 12 |  8 | 11 | 11 |  7 | 12 |   1 |  11 |
+-----------------+-------------+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+-----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 831 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+----------------------------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+------------+--------------+--------------+------------+-----+------+------+------+
|     Instance     |                                Module                                | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |    LUT4    |     LUT5     |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+----------------------------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+------------+--------------+--------------+------------+-----+------+------+------+
| (top)            |                                                      wrapper_csn_sel | 0.82 |           4.87 |           86081 | 0(0.0%) | 336(0.4%) | 6105(7.5%) | 2799(3.4%) | 48123(59.2%) | 23917(29.4%) |          0 |   0 |    0 |    1 |    0 |
|  dut_inst        | muon_sorter_I352_O064_D000_CSN_SEL_VHDL-freq280x400retfan10000_rev_1 | 0.82 |           4.97 |           81003 | 0(0.0%) | 335(0.4%) | 6104(7.5%) | 2523(3.1%) | 48123(59.4%) | 23917(29.5%) |          0 |   0 |    0 |    1 |    0 |
|  lsfr_1          |                                                                 lfsr | 0.00 |           2.03 |            1410 | 0(0.0%) | 1(100.0%) |    0(0.0%) |    0(0.0%) |      0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  reducer_1       |                                                              reducer | 0.04 |           1.00 |            1386 | 0(0.0%) |   0(0.0%) |    1(0.4%) | 276(99.6%) |      0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                                 shift_reg_tap_1408_1 |   -^ |           7.71 |            1448 | 0(0.0%) |   0(0.0%) |    0(0.0%) |    0(0.0%) |      0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+----------------------------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+------------+--------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small
**** -^ -> There is no trend between module partitions and external edges. Hence Rent is not computable


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+-------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |        Cell Names       | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+-------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                4 |       104% | (CLEM_X80Y406,CLEM_X87Y421)   | dut_inst/dut_inst(100%) |            0% |       4.11458 | 81%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                4 |       109% | (CLEL_R_X68Y412,CLEM_X75Y427) | dut_inst/dut_inst(100%) |            0% |       4.95384 | 94%          | 0%         |   0% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     |                2 |       120% | (CLEM_X65Y448,CLEL_R_X66Y451) | dut_inst/dut_inst(100%) |            0% |       4.94531 | 92%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                1 |       106% | (CLEM_X85Y515,CLEL_R_X85Y516) | dut_inst/dut_inst(100%) |            0% |       5.03125 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+-------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+----------------------------------+-------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |         Congestion Window        |        Cell Names       | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+----------------------------------+-------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                4 |           0.596% | (CLEM_X80Y487,CLEM_X87Y518)      | dut_inst/dut_inst(100%) |            0% |       3.86667 | 72%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Global |                6 |           1.667% | (CLEL_R_X55Y366,CLEL_R_X102Y445) | dut_inst/dut_inst(97%)  |            0% |       4.04098 | 78%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                5 |           1.600% | (CLEM_X52Y362,CLEM_X99Y425)      | dut_inst/dut_inst(97%)  |            0% |       3.81468 | 73%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                5 |           0.879% | (CLEM_X86Y383,CLEM_R_X101Y446)   | dut_inst/dut_inst(97%)  |            0% |       4.17033 | 79%          | 0%         |   0% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| North     | Long   |                2 |           0.115% | (CLEM_X69Y416,CLEM_X73Y421)      | dut_inst/dut_inst(100%) |            0% |       4.95833 | 94%          | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Long   |                6 |           1.203% | (CLEL_R_X72Y387,CLEM_R_X103Y450) | dut_inst/dut_inst(96%)  |            0% |       4.07027 | 79%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Long   |                5 |           1.213% | (CLEM_X64Y403,CLEM_X95Y434)      | dut_inst/dut_inst(99%)  |            0% |        4.3119 | 84%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Long   |                5 |           0.920% | (CLEM_X86Y388,CLEM_R_X101Y451)   | dut_inst/dut_inst(95%)  |            0% |       4.17725 | 80%          | 0%         |   1% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| North     | Short  |                5 |           1.560% | (CLEM_X80Y462,CLEM_X95Y525)      | dut_inst/dut_inst(99%)  |            0% |       3.81843 | 73%          | 0%         |   0% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Short  |                6 |           2.202% | (CLEL_R_X55Y371,CLEL_R_X102Y450) | dut_inst/dut_inst(96%)  |            0% |       4.09513 | 79%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                6 |           2.487% | (CLEM_X64Y353,CLEM_X95Y448)      | dut_inst/dut_inst(97%)  |            0% |       3.96691 | 77%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           1.458% | (CLEM_X82Y384,CLEM_X97Y431)      | dut_inst/dut_inst(99%)  |            0% |       4.04331 | 77%          | 0%         |   0% |   0% | 0%   | NA   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+----------------------------------+-------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+-------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |        Cell Names       | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+-------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| East      |                0 |        87% | (CLEM_X75Y419,CLEM_X75Y419)     | dut_inst/dut_inst(100%) |            0% |         4.625 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        90% | (CLEL_R_X72Y418,CLEL_R_X72Y418) | dut_inst/dut_inst(100%) |            0% |         5.375 | 100%         | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
| East      |                0 |        87% | (CLEL_R_X72Y417,CLEL_R_X72Y417) | dut_inst/dut_inst(100%) |            0% |             5 | 100%         | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
| East      |                0 |        85% | (CLEL_R_X74Y416,CLEL_R_X74Y416) | dut_inst/dut_inst(100%) |            0% |           5.5 | 100%         | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
| East      |                0 |        85% | (CLEL_R_X72Y414,CLEL_R_X72Y414) | dut_inst/dut_inst(100%) |            0% |             5 | 100%         | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
| South     |                0 |        85% | (CLEM_X95Y428,CLEM_X95Y428)     | dut_inst/dut_inst(100%) |            0% |         4.875 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        86% | (CLEM_X92Y425,CLEM_X92Y425)     | dut_inst/dut_inst(100%) |            0% |          5.25 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        87% | (CLEM_X95Y409,CLEM_X95Y409)     | dut_inst/dut_inst(100%) |            0% |         4.625 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        85% | (CLEM_X92Y397,CLEM_X92Y397)     | dut_inst/dut_inst(100%) |            0% |           4.5 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+-------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+-------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |        Cell Names       | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+-------------------------+---------------------+
| CLEL_R_X83Y409 | 512             | 508          | 63%                  | dut_inst/dut_inst(100%) | Y                   |
| CLEL_R_X83Y410 | 512             | 507          | 61%                  | dut_inst/dut_inst(100%) | Y                   |
| CLEL_R_X83Y408 | 512             | 509          | 60%                  | dut_inst/dut_inst(100%) | Y                   |
| CLEL_R_X83Y407 | 512             | 510          | 60%                  | dut_inst/dut_inst(100%) | Y                   |
| CLEM_X84Y409   | 513             | 508          | 59%                  | dut_inst/dut_inst(100%) | Y                   |
| CLEL_R_X83Y412 | 512             | 505          | 59%                  | dut_inst/dut_inst(100%) | Y                   |
| CLEL_R_X83Y416 | 512             | 501          | 58%                  | dut_inst/dut_inst(100%) | Y                   |
| CLEM_X84Y408   | 513             | 509          | 58%                  | dut_inst/dut_inst(100%) | Y                   |
| CLEM_X84Y410   | 513             | 507          | 58%                  | dut_inst/dut_inst(100%) | Y                   |
| CLEL_R_X83Y406 | 512             | 511          | 57%                  | dut_inst/dut_inst(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+-------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+-------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |        Cell Names       | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+-------------------------+---------------------+
| CLEL_R_X68Y419 | 399             | 498          | 62%                  | dut_inst/dut_inst(100%) | N                   |
| CLEL_R_X67Y424 | 395             | 492          | 61%                  | dut_inst/dut_inst(100%) | N                   |
| CLEL_R_X67Y421 | 395             | 495          | 60%                  | dut_inst/dut_inst(100%) | N                   |
| CLEL_R_X68Y417 | 399             | 500          | 60%                  | dut_inst/dut_inst(100%) | N                   |
| CLEL_R_X67Y417 | 395             | 500          | 60%                  | dut_inst/dut_inst(100%) | N                   |
| CLEL_R_X67Y419 | 395             | 498          | 60%                  | dut_inst/dut_inst(100%) | N                   |
| CLEM_X69Y417   | 402             | 500          | 60%                  | dut_inst/dut_inst(100%) | Y                   |
| CLEM_X69Y419   | 402             | 498          | 60%                  | dut_inst/dut_inst(100%) | Y                   |
| CLEL_R_X67Y420 | 395             | 496          | 60%                  | dut_inst/dut_inst(100%) | N                   |
| CLEM_X67Y419   | 393             | 498          | 60%                  | dut_inst/dut_inst(100%) | N                   |
+----------------+-----------------+--------------+----------------------+-------------------------+---------------------+


