module and_gate_32bit(
    input [31:0] a,
    input [31:0] b,
    output [31:0] out
);
    // Instantiate 32 1-bit AND gates
    genvar i;
    generate
        for (i = 0; i < 32; i = i + 1) begin : and_gate_array
            and_gate_1bit and_gate_inst(
                .a(a[i]),
                .b(b[i]),
                .out(out[i])
            );
        end
    endgenerate
endmodule
