<stg><name>bf16add_fast</name>


<trans_list>

<trans id="158" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:0 %b_bits_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b_bits

]]></Node>
<StgValue><ssdm name="b_bits_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1 %a_bits_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %a_bits

]]></Node>
<StgValue><ssdm name="a_bits_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="16">
<![CDATA[
entry_ifconv:2 %mb = trunc i16 %b_bits_read

]]></Node>
<StgValue><ssdm name="mb"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="16">
<![CDATA[
entry_ifconv:3 %ma = trunc i16 %a_bits_read

]]></Node>
<StgValue><ssdm name="ma"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_read, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %b_bits_read, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:6 %ea = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_read, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="ea"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:7 %eb = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %b_bits_read, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="eb"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="7">
<![CDATA[
entry_ifconv:8 %zext_ln129 = zext i7 %ma

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="7">
<![CDATA[
entry_ifconv:9 %zext_ln129_1 = zext i7 %mb

]]></Node>
<StgValue><ssdm name="zext_ln129_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:10 %icmp_ln134 = icmp_eq  i8 %ea, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln134"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:11 %icmp_ln135 = icmp_eq  i7 %ma, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln135"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:12 %icmp_ln142 = icmp_eq  i8 %eb, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln142"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:13 %trunc_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_read, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:14 %or_ln144 = or i7 %trunc_ln1, i7 %ma

]]></Node>
<StgValue><ssdm name="or_ln144"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:15 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_read, i32 14

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
entry_ifconv:16 %or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_7, i7 %or_ln144

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:17 %icmp_ln144 = icmp_eq  i8 %or_ln, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln144"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:18 %or_ln142 = or i1 %icmp_ln142, i1 %icmp_ln144

]]></Node>
<StgValue><ssdm name="or_ln142"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:19 %icmp_ln138 = icmp_eq  i7 %mb, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln138"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:20 %xor_ln138 = xor i1 %tmp_5, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="xor_ln138"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:21 %and_ln138 = and i1 %icmp_ln138, i1 %xor_ln138

]]></Node>
<StgValue><ssdm name="and_ln138"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:22 %and_ln138_1 = and i1 %and_ln138, i1 %icmp_ln142

]]></Node>
<StgValue><ssdm name="and_ln138_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:23 %select_ln138 = select i1 %and_ln138_1, i16 32641, i16 %a_bits_read

]]></Node>
<StgValue><ssdm name="select_ln138"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:24 %trunc_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %b_bits_read, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:25 %or_ln145_1 = or i7 %trunc_ln2, i7 %mb

]]></Node>
<StgValue><ssdm name="or_ln145_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:26 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %b_bits_read, i32 14

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
entry_ifconv:27 %or_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_8, i7 %or_ln145_1

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:28 %icmp_ln145 = icmp_eq  i8 %or_ln1, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln145"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:29 %icmp_ln158 = icmp_ne  i8 %ea, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
entry_ifconv:30 %or_ln4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma

]]></Node>
<StgValue><ssdm name="or_ln4"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:31 %icmp_ln158_1 = icmp_ne  i8 %eb, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
entry_ifconv:32 %or_ln158_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb

]]></Node>
<StgValue><ssdm name="or_ln158_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:33 %select_ln158 = select i1 %icmp_ln158, i8 %or_ln4, i8 %zext_ln129

]]></Node>
<StgValue><ssdm name="select_ln158"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:34 %A = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158, i8 0

]]></Node>
<StgValue><ssdm name="A"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:35 %select_ln158_1 = select i1 %icmp_ln158_1, i8 %or_ln158_1, i8 %zext_ln129_1

]]></Node>
<StgValue><ssdm name="select_ln158_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:36 %B = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_1, i8 0

]]></Node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:37 %icmp_ln162 = icmp_eq  i8 %ea, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln162"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:38 %ea1 = select i1 %icmp_ln162, i8 1, i8 %ea

]]></Node>
<StgValue><ssdm name="ea1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:39 %icmp_ln163 = icmp_eq  i8 %eb, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln163"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:40 %eb1 = select i1 %icmp_ln163, i8 1, i8 %eb

]]></Node>
<StgValue><ssdm name="eb1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:41 %icmp_ln166 = icmp_ult  i8 %ea1, i8 %eb1

]]></Node>
<StgValue><ssdm name="icmp_ln166"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:42 %xor_ln166 = xor i1 %icmp_ln166, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln166"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:43 %maxe = select i1 %xor_ln166, i8 %ea, i8 %eb

]]></Node>
<StgValue><ssdm name="maxe"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="8">
<![CDATA[
entry_ifconv:44 %zext_ln167 = zext i8 %ea1

]]></Node>
<StgValue><ssdm name="zext_ln167"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="8">
<![CDATA[
entry_ifconv:45 %zext_ln167_1 = zext i8 %eb1

]]></Node>
<StgValue><ssdm name="zext_ln167_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:46 %sub_ln167 = sub i9 %zext_ln167, i9 %zext_ln167_1

]]></Node>
<StgValue><ssdm name="sub_ln167"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:47 %sub_ln167_1 = sub i9 %zext_ln167_1, i9 %zext_ln167

]]></Node>
<StgValue><ssdm name="sub_ln167_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry_ifconv:48 %diff = select i1 %xor_ln166, i9 %sub_ln167, i9 %sub_ln167_1

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="9">
<![CDATA[
entry_ifconv:49 %sext_ln167 = sext i9 %diff

]]></Node>
<StgValue><ssdm name="sext_ln167"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:50 %icmp_ln172 = icmp_sgt  i9 %diff, i9 11

]]></Node>
<StgValue><ssdm name="icmp_ln172"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:52 %icmp_ln178 = icmp_ult  i8 %ea1, i8 %eb1

]]></Node>
<StgValue><ssdm name="icmp_ln178"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:53 %B_1 = select i1 %icmp_ln178, i16 %A, i16 %B

]]></Node>
<StgValue><ssdm name="B_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:54 %A_1 = select i1 %icmp_ln178, i16 %B, i16 %A

]]></Node>
<StgValue><ssdm name="A_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:55 %zext_ln178_1 = zext i16 %A_1

]]></Node>
<StgValue><ssdm name="zext_ln178_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:56 %maxe_1 = select i1 %icmp_ln178, i8 %eb, i8 %maxe

]]></Node>
<StgValue><ssdm name="maxe_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="8">
<![CDATA[
entry_ifconv:57 %zext_ln166 = zext i8 %maxe_1

]]></Node>
<StgValue><ssdm name="zext_ln166"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:58 %tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:59 %icmp_ln182 = icmp_slt  i8 %tmp_9, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln182"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:60 %icmp_ln184 = icmp_eq  i9 %diff, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln184"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:61 %lshr_ln = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_1, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:62 %zext_ln184 = zext i15 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln184"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:63 %B_aln = select i1 %icmp_ln184, i16 %B_1, i16 %zext_ln184

]]></Node>
<StgValue><ssdm name="B_aln"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:64 %shl_ln191 = shl i32 1, i32 %sext_ln167

]]></Node>
<StgValue><ssdm name="shl_ln191"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:65 %trunc_ln191 = trunc i32 %shl_ln191

]]></Node>
<StgValue><ssdm name="trunc_ln191"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:66 %add_ln191 = add i16 %trunc_ln191, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln191"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:67 %lost = and i16 %add_ln191, i16 %B_1

]]></Node>
<StgValue><ssdm name="lost"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:68 %sticky = icmp_ne  i16 %lost, i16 0

]]></Node>
<StgValue><ssdm name="sticky"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:69 %sext_ln167cast = trunc i32 %sext_ln167

]]></Node>
<StgValue><ssdm name="sext_ln167cast"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:70 %B_aln_1 = lshr i16 %B_1, i16 %sext_ln167cast

]]></Node>
<StgValue><ssdm name="B_aln_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:71 %B_aln_2 = select i1 %icmp_ln182, i16 %B_aln, i16 %B_aln_1

]]></Node>
<StgValue><ssdm name="B_aln_2"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:72 %zext_ln181 = zext i16 %B_aln_2

]]></Node>
<StgValue><ssdm name="zext_ln181"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:75 %M = add i17 %zext_ln181, i17 %zext_ln178_1

]]></Node>
<StgValue><ssdm name="M"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:76 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %M, i32 16

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:77 %maxe_2 = add i9 %zext_ln166, i9 1

]]></Node>
<StgValue><ssdm name="maxe_2"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry_ifconv:78 %maxe_3 = select i1 %tmp_10, i9 %maxe_2, i9 %zext_ln166

]]></Node>
<StgValue><ssdm name="maxe_3"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:80 %trunc_ln5 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %M, i32 1, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:81 %add_ln221 = add i16 %B_aln_2, i16 %A_1

]]></Node>
<StgValue><ssdm name="add_ln221"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:82 %M_1 = select i1 %tmp_10, i16 %trunc_ln5, i16 %add_ln221

]]></Node>
<StgValue><ssdm name="M_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:83 %zext_ln210 = zext i16 %M_1

]]></Node>
<StgValue><ssdm name="zext_ln210"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:84 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
entry_ifconv:87 %tmp = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln210, i1 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:88 %lz = add i32 %tmp, i32 4294967280

]]></Node>
<StgValue><ssdm name="lz"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="86" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:51 %select_ln174 = select i1 %xor_ln166, i16 %a_bits_read, i16 %b_bits_read

]]></Node>
<StgValue><ssdm name="select_ln174"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:73 %xor_ln182 = xor i1 %icmp_ln182, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln182"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:74 %sticky_1 = and i1 %sticky, i1 %xor_ln182

]]></Node>
<StgValue><ssdm name="sticky_1"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="9">
<![CDATA[
entry_ifconv:79 %zext_ln221 = zext i9 %maxe_3

]]></Node>
<StgValue><ssdm name="zext_ln221"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:85 %xor_ln224_1 = xor i1 %tmp_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln224_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:86 %icmp_ln224 = icmp_eq  i9 %maxe_3, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln224"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:89 %icmp_ln226 = icmp_sgt  i32 %lz, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln226"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="9">
<![CDATA[
entry_ifconv:90 %zext_ln227 = zext i9 %maxe_3

]]></Node>
<StgValue><ssdm name="zext_ln227"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:91 %icmp_ln227 = icmp_slt  i32 %lz, i32 %zext_ln227

]]></Node>
<StgValue><ssdm name="icmp_ln227"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:92 %xor_ln227 = xor i1 %icmp_ln227, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln227"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:93 %lz_1 = select i1 %xor_ln227, i32 %zext_ln227, i32 %lz

]]></Node>
<StgValue><ssdm name="lz_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:94 %lz_1cast = trunc i32 %lz_1

]]></Node>
<StgValue><ssdm name="lz_1cast"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:95 %M_2 = shl i16 %M_1, i16 %lz_1cast

]]></Node>
<StgValue><ssdm name="M_2"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:96 %trunc_ln229 = trunc i32 %lz_1

]]></Node>
<StgValue><ssdm name="trunc_ln229"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:97 %maxe_4 = sub i16 %zext_ln221, i16 %trunc_ln229

]]></Node>
<StgValue><ssdm name="maxe_4"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:98 %xor_ln224 = xor i1 %icmp_ln224, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln224"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:99 %and_ln226 = and i1 %icmp_ln226, i1 %xor_ln224

]]></Node>
<StgValue><ssdm name="and_ln226"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:100 %and_ln226_1 = and i1 %and_ln226, i1 %xor_ln224_1

]]></Node>
<StgValue><ssdm name="and_ln226_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:101 %maxe_5 = select i1 %and_ln226_1, i16 %maxe_4, i16 %zext_ln221

]]></Node>
<StgValue><ssdm name="maxe_5"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:102 %and_ln224 = and i1 %icmp_ln224, i1 %xor_ln224_1

]]></Node>
<StgValue><ssdm name="and_ln224"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:103 %maxe_6 = select i1 %and_ln224, i16 0, i16 %maxe_5

]]></Node>
<StgValue><ssdm name="maxe_6"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:104 %M_3 = select i1 %and_ln226_1, i16 %M_2, i16 %M_1

]]></Node>
<StgValue><ssdm name="M_3"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:105 %round_up = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_3, i32 8

]]></Node>
<StgValue><ssdm name="round_up"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:106 %frac_keep = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_3, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="frac_keep"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:107 %trunc_ln8 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_3, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="8">
<![CDATA[
entry_ifconv:108 %zext_ln235 = zext i8 %frac_keep

]]></Node>
<StgValue><ssdm name="zext_ln235"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:109 %tmp_s = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="2" op_0_bw="16">
<![CDATA[
entry_ifconv:110 %trunc_ln244 = trunc i16 %M_3

]]></Node>
<StgValue><ssdm name="trunc_ln244"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:111 %or_ln244 = or i2 %trunc_ln244, i2 %tmp_s

]]></Node>
<StgValue><ssdm name="or_ln244"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:112 %tmp_13 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_3, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
entry_ifconv:113 %or_ln2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_13, i2 %or_ln244

]]></Node>
<StgValue><ssdm name="or_ln2"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:114 %icmp_ln244 = icmp_ne  i7 %or_ln2, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln244"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:115 %round_up_2 = or i1 %icmp_ln244, i1 %round_up

]]></Node>
<StgValue><ssdm name="round_up_2"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:116 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:117 %round_up_3 = and i1 %round_up_2, i1 %tmp_14

]]></Node>
<StgValue><ssdm name="round_up_3"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="1">
<![CDATA[
entry_ifconv:118 %zext_ln242 = zext i1 %round_up_3

]]></Node>
<StgValue><ssdm name="zext_ln242"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="1">
<![CDATA[
entry_ifconv:119 %zext_ln248 = zext i1 %round_up_3

]]></Node>
<StgValue><ssdm name="zext_ln248"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="1">
<![CDATA[
entry_ifconv:120 %zext_ln248_1 = zext i1 %round_up_3

]]></Node>
<StgValue><ssdm name="zext_ln248_1"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:121 %rounded = add i9 %zext_ln242, i9 %zext_ln235

]]></Node>
<StgValue><ssdm name="rounded"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:122 %add_ln248_1 = add i8 %zext_ln248_1, i8 %frac_keep

]]></Node>
<StgValue><ssdm name="add_ln248_1"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry_ifconv:123 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded, i32 8

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:124 %maxe_7 = add i16 %maxe_6, i16 1

]]></Node>
<StgValue><ssdm name="maxe_7"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:125 %maxe_8 = select i1 %tmp_15, i16 %maxe_7, i16 %maxe_6

]]></Node>
<StgValue><ssdm name="maxe_8"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:126 %trunc_ln9 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln248_1, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:127 %add_ln251 = add i7 %zext_ln248, i7 %trunc_ln8

]]></Node>
<StgValue><ssdm name="add_ln251"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:128 %m7 = select i1 %tmp_15, i7 %trunc_ln9, i7 %add_ln251

]]></Node>
<StgValue><ssdm name="m7"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:129 %icmp_ln254 = icmp_ugt  i16 %maxe_8, i16 254

]]></Node>
<StgValue><ssdm name="icmp_ln254"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="16">
<![CDATA[
entry_ifconv:130 %trunc_ln23 = trunc i16 %maxe_8

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
entry_ifconv:131 %or_ln3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln23, i7 %m7

]]></Node>
<StgValue><ssdm name="or_ln3"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:132 %or_ln142_1 = or i1 %icmp_ln134, i1 %or_ln142

]]></Node>
<StgValue><ssdm name="or_ln142_1"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:133 %or_ln145 = or i1 %or_ln142_1, i1 %icmp_ln145

]]></Node>
<StgValue><ssdm name="or_ln145"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:134 %xor_ln145 = xor i1 %or_ln145, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:135 %and_ln172 = and i1 %icmp_ln172, i1 %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln172"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:136 %select_ln172 = select i1 %and_ln172, i16 %select_ln174, i16 %or_ln3

]]></Node>
<StgValue><ssdm name="select_ln172"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:137 %and_ln135 = and i1 %icmp_ln134, i1 %icmp_ln135

]]></Node>
<StgValue><ssdm name="and_ln135"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:138 %select_ln135 = select i1 %and_ln135, i16 %select_ln138, i16 %select_ln172

]]></Node>
<StgValue><ssdm name="select_ln135"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:139 %xor_ln135 = xor i1 %icmp_ln135, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:140 %and_ln135_1 = and i1 %icmp_ln134, i1 %xor_ln135

]]></Node>
<StgValue><ssdm name="and_ln135_1"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:141 %xor_ln142 = xor i1 %or_ln142_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln142"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:142 %and_ln145 = and i1 %icmp_ln145, i1 %xor_ln142

]]></Node>
<StgValue><ssdm name="and_ln145"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:143 %or_ln145_2 = or i1 %and_ln135_1, i1 %and_ln145

]]></Node>
<StgValue><ssdm name="or_ln145_2"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:144 %select_ln145 = select i1 %or_ln145_2, i16 %a_bits_read, i16 %select_ln135

]]></Node>
<StgValue><ssdm name="select_ln145"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:145 %xor_ln134 = xor i1 %icmp_ln134, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln134"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:146 %and_ln142 = and i1 %or_ln142, i1 %xor_ln134

]]></Node>
<StgValue><ssdm name="and_ln142"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:147 %select_ln142 = select i1 %and_ln142, i16 %b_bits_read, i16 %select_ln145

]]></Node>
<StgValue><ssdm name="select_ln142"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:148 %or_ln172 = or i1 %or_ln145, i1 %icmp_ln172

]]></Node>
<StgValue><ssdm name="or_ln172"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:149 %xor_ln172 = xor i1 %or_ln172, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln172"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:150 %and_ln254 = and i1 %icmp_ln254, i1 %xor_ln172

]]></Node>
<StgValue><ssdm name="and_ln254"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:151 %select_ln254 = select i1 %and_ln254, i16 32640, i16 %select_ln142

]]></Node>
<StgValue><ssdm name="select_ln254"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="16">
<![CDATA[
entry_ifconv:152 %ret_ln258 = ret i16 %select_ln254

]]></Node>
<StgValue><ssdm name="ret_ln258"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
