module delay_module_testbench;

/*
 * We define the type of the entries and outputs
 */
reg clk_test;
reg [15:0] entry_1_test;
reg [15:0] entry_2_test;
wire [15:0] output_1_test;


/*
 * We instantiate the device under test
 * 
 */
	
adder_module DUT(.clk(clk_test), .entry_1(entry_1_test), .entry_2(entry_2_test), 
						.output_1(output_1_test));
						

/*
 * Test vector generator
 * 
 */
 
initial begin

clk_test = 1'b0;
entry_1_test = 16'h0000;
entry_2_test = 16'h0000;

#100
entry_1_test = 16'h000A;
entry_2_test = 16'h0014;

#200
entry_1_test = 16'h000F;
entry_2_test = 16'h000F;

#200
entry_1_test = 16'h000A;
entry_2_test = 16'h000A;

end


/*
 * Clock generation
 * 
 */
always
 #100  clk_test =  !clk_test;
 
 

endmodule // end adder_module_testbench