/*
 * SPDX-FileCopyrightText: 2025 Espressif Systems (Shanghai) CO LTD
 *
 * SPDX-License-Identifier: Apache-2.0 OR MIT
 */

#pragma once

#define GPIO_EVT_CH0_RISE_EDGE                  1
#define GPIO_EVT_CH1_RISE_EDGE                  2
#define GPIO_EVT_CH2_RISE_EDGE                  3
#define GPIO_EVT_CH3_RISE_EDGE                  4
#define GPIO_EVT_CH4_RISE_EDGE                  5
#define GPIO_EVT_CH5_RISE_EDGE                  6
#define GPIO_EVT_CH6_RISE_EDGE                  7
#define GPIO_EVT_CH7_RISE_EDGE                  8
#define GPIO_EVT_CH0_FALL_EDGE                  9
#define GPIO_EVT_CH1_FALL_EDGE                  10
#define GPIO_EVT_CH2_FALL_EDGE                  11
#define GPIO_EVT_CH3_FALL_EDGE                  12
#define GPIO_EVT_CH4_FALL_EDGE                  13
#define GPIO_EVT_CH5_FALL_EDGE                  14
#define GPIO_EVT_CH6_FALL_EDGE                  15
#define GPIO_EVT_CH7_FALL_EDGE                  16
#define GPIO_EVT_CH0_ANY_EDGE                   17
#define GPIO_EVT_CH1_ANY_EDGE                   18
#define GPIO_EVT_CH2_ANY_EDGE                   19
#define GPIO_EVT_CH3_ANY_EDGE                   20
#define GPIO_EVT_CH4_ANY_EDGE                   21
#define GPIO_EVT_CH5_ANY_EDGE                   22
#define GPIO_EVT_CH6_ANY_EDGE                   23
#define GPIO_EVT_CH7_ANY_EDGE                   24
#define LEDC0_EVT_DUTY_CHNG_END_CH0             25
#define LEDC0_EVT_DUTY_CHNG_END_CH1             26
#define LEDC0_EVT_DUTY_CHNG_END_CH2             27
#define LEDC0_EVT_DUTY_CHNG_END_CH3             28
#define LEDC0_EVT_DUTY_CHNG_END_CH4             29
#define LEDC0_EVT_DUTY_CHNG_END_CH5             30
#define LEDC0_EVT_DUTY_CHNG_END_CH6             31
#define LEDC0_EVT_DUTY_CHNG_END_CH7             32
#define LEDC0_EVT_OVF_CNT_PLS_CH0               33
#define LEDC0_EVT_OVF_CNT_PLS_CH1               34
#define LEDC0_EVT_OVF_CNT_PLS_CH2               35
#define LEDC0_EVT_OVF_CNT_PLS_CH3               36
#define LEDC0_EVT_OVF_CNT_PLS_CH4               37
#define LEDC0_EVT_OVF_CNT_PLS_CH5               38
#define LEDC0_EVT_OVF_CNT_PLS_CH6               39
#define LEDC0_EVT_OVF_CNT_PLS_CH7               40
#define LEDC0_EVT_TIME_OVF_TIMER0               41
#define LEDC0_EVT_TIME_OVF_TIMER1               42
#define LEDC0_EVT_TIME_OVF_TIMER2               43
#define LEDC0_EVT_TIME_OVF_TIMER3               44
#define LEDC0_EVT_TIMER0_CMP                    45
#define LEDC0_EVT_TIMER1_CMP                    46
#define LEDC0_EVT_TIMER2_CMP                    47
#define LEDC0_EVT_TIMER3_CMP                    48
#define LEDC1_EVT_DUTY_CHNG_END_CH0             49
#define LEDC1_EVT_DUTY_CHNG_END_CH1             50
#define LEDC1_EVT_DUTY_CHNG_END_CH2             51
#define LEDC1_EVT_DUTY_CHNG_END_CH3             52
#define LEDC1_EVT_DUTY_CHNG_END_CH4             53
#define LEDC1_EVT_DUTY_CHNG_END_CH5             54
#define LEDC1_EVT_DUTY_CHNG_END_CH6             55
#define LEDC1_EVT_DUTY_CHNG_END_CH7             56
#define LEDC1_EVT_OVF_CNT_PLS_CH0               57
#define LEDC1_EVT_OVF_CNT_PLS_CH1               58
#define LEDC1_EVT_OVF_CNT_PLS_CH2               59
#define LEDC1_EVT_OVF_CNT_PLS_CH3               60
#define LEDC1_EVT_OVF_CNT_PLS_CH4               61
#define LEDC1_EVT_OVF_CNT_PLS_CH5               62
#define LEDC1_EVT_OVF_CNT_PLS_CH6               63
#define LEDC1_EVT_OVF_CNT_PLS_CH7               64
#define LEDC1_EVT_TIME_OVF_TIMER0               65
#define LEDC1_EVT_TIME_OVF_TIMER1               66
#define LEDC1_EVT_TIME_OVF_TIMER2               67
#define LEDC1_EVT_TIME_OVF_TIMER3               68
#define LEDC1_EVT_TIMER0_CMP                    69
#define LEDC1_EVT_TIMER1_CMP                    70
#define LEDC1_EVT_TIMER2_CMP                    71
#define LEDC1_EVT_TIMER3_CMP                    72
#define TG0_EVT_CNT_CMP_TIMER0                  73
#define TG0_EVT_CNT_CMP_TIMER1                  74
#define TG1_EVT_CNT_CMP_TIMER0                  75
#define TG1_EVT_CNT_CMP_TIMER1                  76
#define SYSTIMER_EVT_CNT_CMP0                   77
#define SYSTIMER_EVT_CNT_CMP1                   78
#define SYSTIMER_EVT_CNT_CMP2                   79
#define MCPWM0_EVT_TIMER0_STOP                  80
#define MCPWM0_EVT_TIMER1_STOP                  81
#define MCPWM0_EVT_TIMER2_STOP                  82
#define MCPWM0_EVT_TIMER0_TEZ                   83
#define MCPWM0_EVT_TIMER1_TEZ                   84
#define MCPWM0_EVT_TIMER2_TEZ                   85
#define MCPWM0_EVT_TIMER0_TEP                   86
#define MCPWM0_EVT_TIMER1_TEP                   87
#define MCPWM0_EVT_TIMER2_TEP                   88
#define MCPWM0_EVT_TIMER0_TEA                   89
#define MCPWM0_EVT_TIMER1_TEA                   90
#define MCPWM0_EVT_TIMER2_TEA                   91
#define MCPWM0_EVT_TIMER0_TEB                   92
#define MCPWM0_EVT_TIMER1_TEB                   93
#define MCPWM0_EVT_TIMER2_TEB                   94
#define MCPWM0_EVT_OP0_TEA                      95
#define MCPWM0_EVT_OP1_TEA                      96
#define MCPWM0_EVT_OP2_TEA                      97
#define MCPWM0_EVT_OP0_TEB                      98
#define MCPWM0_EVT_OP1_TEB                      99
#define MCPWM0_EVT_OP2_TEB                      100
#define MCPWM0_EVT_F0                           101
#define MCPWM0_EVT_F1                           102
#define MCPWM0_EVT_F2                           103
#define MCPWM0_EVT_F0_CLR                       104
#define MCPWM0_EVT_F1_CLR                       105
#define MCPWM0_EVT_F2_CLR                       106
#define MCPWM0_EVT_TZ0_CBC                      107
#define MCPWM0_EVT_TZ1_CBC                      108
#define MCPWM0_EVT_TZ2_CBC                      109
#define MCPWM0_EVT_TZ0_OST                      110
#define MCPWM0_EVT_TZ1_OST                      111
#define MCPWM0_EVT_TZ2_OST                      112
#define MCPWM0_EVT_CAP0                         113
#define MCPWM0_EVT_CAP1                         114
#define MCPWM0_EVT_CAP2                         115
#define MCPWM0_EVT_OP0_TEE1                     116
#define MCPWM0_EVT_OP1_TEE1                     117
#define MCPWM0_EVT_OP2_TEE1                     118
#define MCPWM0_EVT_OP0_TEE2                     119
#define MCPWM0_EVT_OP1_TEE2                     120
#define MCPWM0_EVT_OP2_TEE2                     121
#define MCPWM1_EVT_TIMER0_STOP                  122
#define MCPWM1_EVT_TIMER1_STOP                  123
#define MCPWM1_EVT_TIMER2_STOP                  124
#define MCPWM1_EVT_TIMER0_TEZ                   125
#define MCPWM1_EVT_TIMER1_TEZ                   126
#define MCPWM1_EVT_TIMER2_TEZ                   127
#define MCPWM1_EVT_TIMER0_TEP                   128
#define MCPWM1_EVT_TIMER1_TEP                   129
#define MCPWM1_EVT_TIMER2_TEP                   130
#define MCPWM1_EVT_TIMER0_TEA                   131
#define MCPWM1_EVT_TIMER1_TEA                   132
#define MCPWM1_EVT_TIMER2_TEA                   133
#define MCPWM1_EVT_TIMER0_TEB                   134
#define MCPWM1_EVT_TIMER1_TEB                   135
#define MCPWM1_EVT_TIMER2_TEB                   136
#define MCPWM1_EVT_OP0_TEA                      137
#define MCPWM1_EVT_OP1_TEA                      138
#define MCPWM1_EVT_OP2_TEA                      139
#define MCPWM1_EVT_OP0_TEB                      140
#define MCPWM1_EVT_OP1_TEB                      141
#define MCPWM1_EVT_OP2_TEB                      142
#define MCPWM1_EVT_F0                           143
#define MCPWM1_EVT_F1                           144
#define MCPWM1_EVT_F2                           145
#define MCPWM1_EVT_F0_CLR                       146
#define MCPWM1_EVT_F1_CLR                       147
#define MCPWM1_EVT_F2_CLR                       148
#define MCPWM1_EVT_TZ0_CBC                      149
#define MCPWM1_EVT_TZ1_CBC                      150
#define MCPWM1_EVT_TZ2_CBC                      151
#define MCPWM1_EVT_TZ0_OST                      152
#define MCPWM1_EVT_TZ1_OST                      153
#define MCPWM1_EVT_TZ2_OST                      154
#define MCPWM1_EVT_CAP0                         155
#define MCPWM1_EVT_CAP1                         156
#define MCPWM1_EVT_CAP2                         157
#define MCPWM1_EVT_OP0_TEE1                     158
#define MCPWM1_EVT_OP1_TEE1                     159
#define MCPWM1_EVT_OP2_TEE1                     160
#define MCPWM1_EVT_OP0_TEE2                     161
#define MCPWM1_EVT_OP1_TEE2                     162
#define MCPWM1_EVT_OP2_TEE2                     163
#define MCPWM2_EVT_TIMER0_STOP                  164
#define MCPWM2_EVT_TIMER1_STOP                  165
#define MCPWM2_EVT_TIMER2_STOP                  166
#define MCPWM2_EVT_TIMER0_TEZ                   167
#define MCPWM2_EVT_TIMER1_TEZ                   168
#define MCPWM2_EVT_TIMER2_TEZ                   169
#define MCPWM2_EVT_TIMER0_TEP                   170
#define MCPWM2_EVT_TIMER1_TEP                   171
#define MCPWM2_EVT_TIMER2_TEP                   172
#define MCPWM2_EVT_TIMER0_TEA                   173
#define MCPWM2_EVT_TIMER1_TEA                   174
#define MCPWM2_EVT_TIMER2_TEA                   175
#define MCPWM2_EVT_TIMER0_TEB                   176
#define MCPWM2_EVT_TIMER1_TEB                   177
#define MCPWM2_EVT_TIMER2_TEB                   178
#define MCPWM2_EVT_OP0_TEA                      179
#define MCPWM2_EVT_OP1_TEA                      180
#define MCPWM2_EVT_OP2_TEA                      181
#define MCPWM2_EVT_OP0_TEB                      182
#define MCPWM2_EVT_OP1_TEB                      183
#define MCPWM2_EVT_OP2_TEB                      184
#define MCPWM2_EVT_F0                           185
#define MCPWM2_EVT_F1                           186
#define MCPWM2_EVT_F2                           187
#define MCPWM2_EVT_F0_CLR                       188
#define MCPWM2_EVT_F1_CLR                       189
#define MCPWM2_EVT_F2_CLR                       190
#define MCPWM2_EVT_TZ0_CBC                      191
#define MCPWM2_EVT_TZ1_CBC                      192
#define MCPWM2_EVT_TZ2_CBC                      193
#define MCPWM2_EVT_TZ0_OST                      194
#define MCPWM2_EVT_TZ1_OST                      195
#define MCPWM2_EVT_TZ2_OST                      196
#define MCPWM2_EVT_CAP0                         197
#define MCPWM2_EVT_CAP1                         198
#define MCPWM2_EVT_CAP2                         199
#define MCPWM2_EVT_OP0_TEE1                     200
#define MCPWM2_EVT_OP1_TEE1                     201
#define MCPWM2_EVT_OP2_TEE1                     202
#define MCPWM2_EVT_OP0_TEE2                     203
#define MCPWM2_EVT_OP1_TEE2                     204
#define MCPWM2_EVT_OP2_TEE2                     205
#define MCPWM3_EVT_TIMER0_STOP                  206
#define MCPWM3_EVT_TIMER1_STOP                  207
#define MCPWM3_EVT_TIMER2_STOP                  208
#define MCPWM3_EVT_TIMER0_TEZ                   209
#define MCPWM3_EVT_TIMER1_TEZ                   210
#define MCPWM3_EVT_TIMER2_TEZ                   211
#define MCPWM3_EVT_TIMER0_TEP                   212
#define MCPWM3_EVT_TIMER1_TEP                   213
#define MCPWM3_EVT_TIMER2_TEP                   214
#define MCPWM3_EVT_TIMER0_TEA                   215
#define MCPWM3_EVT_TIMER1_TEA                   216
#define MCPWM3_EVT_TIMER2_TEA                   217
#define MCPWM3_EVT_TIMER0_TEB                   218
#define MCPWM3_EVT_TIMER1_TEB                   219
#define MCPWM3_EVT_TIMER2_TEB                   220
#define MCPWM3_EVT_OP0_TEA                      221
#define MCPWM3_EVT_OP1_TEA                      222
#define MCPWM3_EVT_OP2_TEA                      223
#define MCPWM3_EVT_OP0_TEB                      224
#define MCPWM3_EVT_OP1_TEB                      225
#define MCPWM3_EVT_OP2_TEB                      226
#define MCPWM3_EVT_F0                           227
#define MCPWM3_EVT_F1                           228
#define MCPWM3_EVT_F2                           229
#define MCPWM3_EVT_F0_CLR                       230
#define MCPWM3_EVT_F1_CLR                       231
#define MCPWM3_EVT_F2_CLR                       232
#define MCPWM3_EVT_TZ0_CBC                      233
#define MCPWM3_EVT_TZ1_CBC                      234
#define MCPWM3_EVT_TZ2_CBC                      235
#define MCPWM3_EVT_TZ0_OST                      236
#define MCPWM3_EVT_TZ1_OST                      237
#define MCPWM3_EVT_TZ2_OST                      238
#define MCPWM3_EVT_CAP0                         239
#define MCPWM3_EVT_CAP1                         240
#define MCPWM3_EVT_CAP2                         241
#define MCPWM3_EVT_OP0_TEE1                     242
#define MCPWM3_EVT_OP1_TEE1                     243
#define MCPWM3_EVT_OP2_TEE1                     244
#define MCPWM3_EVT_OP0_TEE2                     245
#define MCPWM3_EVT_OP1_TEE2                     246
#define MCPWM3_EVT_OP2_TEE2                     247
#define ADC_EVT_EQ_ABOVE_THRESH0                248
#define ADC_EVT_EQ_ABOVE_THRESH1                249
#define ADC_EVT_EQ_BELOW_THRESH0                250
#define ADC_EVT_EQ_BELOW_THRESH1                251
#define ADC_EVT_ADC1_START                      252
#define ADC_EVT_ADC2_START                      253
#define ADC_EVT_ADC1_DONE                       254
#define ADC_EVT_ADC2_DONE                       255
#define REGDMA_EVT_DONE0                        256
#define REGDMA_EVT_DONE1                        257
#define REGDMA_EVT_DONE2                        258
#define REGDMA_EVT_DONE3                        259
#define REGDMA_EVT_FAIL0                        260
#define REGDMA_EVT_FAIL1                        261
#define REGDMA_EVT_FAIL2                        262
#define REGDMA_EVT_FAIL3                        263
#define TMPSNSR_EVT_OVER_LIMIT                  264
#define I2S0_EVT_RX_DONE                        265
#define I2S0_EVT_TX_DONE                        266
#define I2S0_EVT_X_WORDS_RECEIVED               267
#define I2S0_EVT_X_WORDS_SENT                   268
#define I2S1_EVT_RX_DONE                        269
#define I2S1_EVT_TX_DONE                        270
#define I2S1_EVT_X_WORDS_RECEIVED               271
#define I2S1_EVT_X_WORDS_SENT                   272
#define ULP_EVT_ERR_INTR                        273
#define ULP_EVT_HALT                            274
#define ULP_EVT_START_INTR                      275
#define RTC_EVT_TICK                            276
#define RTC_EVT_OVF                             277
#define RTC_EVT_CMP                             278
#define PMU_EVT_SLEEP_WEEKUP                    279
#define PDMA_AHB_EVT_IN_DONE_CH0                280
#define PDMA_AHB_EVT_IN_DONE_CH1                281
#define PDMA_AHB_EVT_IN_DONE_CH2                282
#define PDMA_AHB_EVT_IN_DONE_CH3                283
#define PDMA_AHB_EVT_IN_DONE_CH4                284
#define PDMA_AHB_EVT_IN_SUC_EOF_CH0             285
#define PDMA_AHB_EVT_IN_SUC_EOF_CH1             286
#define PDMA_AHB_EVT_IN_SUC_EOF_CH2             287
#define PDMA_AHB_EVT_IN_SUC_EOF_CH3             288
#define PDMA_AHB_EVT_IN_SUC_EOF_CH4             289
#define PDMA_AHB_EVT_IN_FIFO_EMPTY_CH0          290
#define PDMA_AHB_EVT_IN_FIFO_EMPTY_CH1          291
#define PDMA_AHB_EVT_IN_FIFO_EMPTY_CH2          292
#define PDMA_AHB_EVT_IN_FIFO_EMPTY_CH3          293
#define PDMA_AHB_EVT_IN_FIFO_EMPTY_CH4          294
#define PDMA_AHB_EVT_IN_FIFO_FULL_CH0           295
#define PDMA_AHB_EVT_IN_FIFO_FULL_CH1           296
#define PDMA_AHB_EVT_IN_FIFO_FULL_CH2           297
#define PDMA_AHB_EVT_IN_FIFO_FULL_CH3           298
#define PDMA_AHB_EVT_IN_FIFO_FULL_CH4           299
#define PDMA_AHB_EVT_OUT_DONE_CH0               300
#define PDMA_AHB_EVT_OUT_DONE_CH1               301
#define PDMA_AHB_EVT_OUT_DONE_CH2               302
#define PDMA_AHB_EVT_OUT_DONE_CH3               303
#define PDMA_AHB_EVT_OUT_DONE_CH4               304
#define PDMA_AHB_EVT_OUT_EOF_CH0                305
#define PDMA_AHB_EVT_OUT_EOF_CH1                306
#define PDMA_AHB_EVT_OUT_EOF_CH2                307
#define PDMA_AHB_EVT_OUT_EOF_CH3                308
#define PDMA_AHB_EVT_OUT_EOF_CH4                309
#define PDMA_AHB_EVT_OUT_TOTAL_EOF_CH0          310
#define PDMA_AHB_EVT_OUT_TOTAL_EOF_CH1          311
#define PDMA_AHB_EVT_OUT_TOTAL_EOF_CH2          312
#define PDMA_AHB_EVT_OUT_TOTAL_EOF_CH3          313
#define PDMA_AHB_EVT_OUT_TOTAL_EOF_CH4          314
#define PDMA_AHB_EVT_OUT_FIFO_EMPTY_CH0         315
#define PDMA_AHB_EVT_OUT_FIFO_EMPTY_CH1         316
#define PDMA_AHB_EVT_OUT_FIFO_EMPTY_CH2         317
#define PDMA_AHB_EVT_OUT_FIFO_EMPTY_CH3         318
#define PDMA_AHB_EVT_OUT_FIFO_EMPTY_CH4         319
#define PDMA_AHB_EVT_OUT_FIFO_FULL_CH0          320
#define PDMA_AHB_EVT_OUT_FIFO_FULL_CH1          321
#define PDMA_AHB_EVT_OUT_FIFO_FULL_CH2          322
#define PDMA_AHB_EVT_OUT_FIFO_FULL_CH3          323
#define PDMA_AHB_EVT_OUT_FIFO_FULL_CH4          324
#define LP_PDMA_AHB_EVT_IN_DONE_CH0             325
#define LP_PDMA_AHB_EVT_IN_DONE_CH1             326
#define LP_PDMA_AHB_EVT_IN_SUC_EOF_CH0          327
#define LP_PDMA_AHB_EVT_IN_SUC_EOF_CH1          328
#define LP_PDMA_AHB_EVT_IN_FIFO_EMPTY_CH0       329
#define LP_PDMA_AHB_EVT_IN_FIFO_EMPTY_CH1       330
#define LP_PDMA_AHB_EVT_IN_FIFO_FULL_CH0        331
#define LP_PDMA_AHB_EVT_IN_FIFO_FULL_CH1        332
#define LP_PDMA_AHB_EVT_OUT_DONE_CH0            333
#define LP_PDMA_AHB_EVT_OUT_DONE_CH1            334
#define LP_PDMA_AHB_EVT_OUT_EOF_CH0             335
#define LP_PDMA_AHB_EVT_OUT_EOF_CH1             336
#define LP_PDMA_AHB_EVT_OUT_TOTAL_EOF_CH0       337
#define LP_PDMA_AHB_EVT_OUT_TOTAL_EOF_CH1       338
#define LP_PDMA_AHB_EVT_OUT_FIFO_EMPTY_CH0      339
#define LP_PDMA_AHB_EVT_OUT_FIFO_EMPTY_CH1      340
#define LP_PDMA_AHB_EVT_OUT_FIFO_FULL_CH0       341
#define LP_PDMA_AHB_EVT_OUT_FIFO_FULL_CH1       342
#define PDMA_AXI_EVT_IN_DONE_CH0                343
#define PDMA_AXI_EVT_IN_DONE_CH1                344
#define PDMA_AXI_EVT_IN_DONE_CH2                345
#define PDMA_AXI_EVT_IN_SUC_EOF_CH0             346
#define PDMA_AXI_EVT_IN_SUC_EOF_CH1             347
#define PDMA_AXI_EVT_IN_SUC_EOF_CH2             348
#define PDMA_AXI_EVT_IN_FIFO_EMPTY_CH0          349
#define PDMA_AXI_EVT_IN_FIFO_EMPTY_CH1          350
#define PDMA_AXI_EVT_IN_FIFO_EMPTY_CH2          351
#define PDMA_AXI_EVT_IN_FIFO_FULL_CH0           352
#define PDMA_AXI_EVT_IN_FIFO_FULL_CH1           353
#define PDMA_AXI_EVT_IN_FIFO_FULL_CH2           354
#define PDMA_AXI_EVT_OUT_DONE_CH0               355
#define PDMA_AXI_EVT_OUT_DONE_CH1               356
#define PDMA_AXI_EVT_OUT_DONE_CH2               357
#define PDMA_AXI_EVT_OUT_EOF_CH0                358
#define PDMA_AXI_EVT_OUT_EOF_CH1                359
#define PDMA_AXI_EVT_OUT_EOF_CH2                360
#define PDMA_AXI_EVT_OUT_TOTAL_EOF_CH0          361
#define PDMA_AXI_EVT_OUT_TOTAL_EOF_CH1          362
#define PDMA_AXI_EVT_OUT_TOTAL_EOF_CH2          363
#define PDMA_AXI_EVT_OUT_FIFO_EMPTY_CH0         364
#define PDMA_AXI_EVT_OUT_FIFO_EMPTY_CH1         365
#define PDMA_AXI_EVT_OUT_FIFO_EMPTY_CH2         366
#define PDMA_AXI_EVT_OUT_FIFO_FULL_CH0          367
#define PDMA_AXI_EVT_OUT_FIFO_FULL_CH1          368
#define PDMA_AXI_EVT_OUT_FIFO_FULL_CH2          369
#define DMA2D_EVT_IN_DONE_CH0                   370
#define DMA2D_EVT_IN_DONE_CH1                   371
#define DMA2D_EVT_IN_DONE_CH2                   372
#define DMA2D_EVT_IN_SUC_EOF_CH0                373
#define DMA2D_EVT_IN_SUC_EOF_CH1                374
#define DMA2D_EVT_IN_SUC_EOF_CH2                375
#define DMA2D_EVT_OUT_DONE_CH0                  376
#define DMA2D_EVT_OUT_DONE_CH1                  377
#define DMA2D_EVT_OUT_DONE_CH2                  378
#define DMA2D_EVT_OUT_DONE_CH3                  379
#define DMA2D_EVT_OUT_EOF_CH0                   380
#define DMA2D_EVT_OUT_EOF_CH1                   381
#define DMA2D_EVT_OUT_EOF_CH2                   382
#define DMA2D_EVT_OUT_EOF_CH3                   383
#define DMA2D_EVT_OUT_TOTAL_EOF_CH0             384
#define DMA2D_EVT_OUT_TOTAL_EOF_CH1             385
#define DMA2D_EVT_OUT_TOTAL_EOF_CH2             386
#define DMA2D_EVT_OUT_TOTAL_EOF_CH3             387
#define MODEM_EVT_G0                            388
#define MODEM_EVT_G1                            389
#define MODEM_EVT_G2                            390
#define MODEM_EVT_G3                            391
#define ZERO_DET_EVT_DELAY_CHANNEL_1_POS        392
#define ZERO_DET_EVT_DELAY_CHANNEL_2_POS        393
#define ZERO_DET_EVT_DELAY_CHANNEL_3_POS        394
#define ZERO_DET_EVT_DELAY_CHANNEL_1_NEG        395
#define ZERO_DET_EVT_DELAY_CHANNEL_2_NEG        396
#define ZERO_DET_EVT_DELAY_CHANNEL_3_NEG        397
#define CORDIC_EVT_RES_RDY                      398
#define GPIO_TASK_CH0_SET                       1
#define GPIO_TASK_CH1_SET                       2
#define GPIO_TASK_CH2_SET                       3
#define GPIO_TASK_CH3_SET                       4
#define GPIO_TASK_CH4_SET                       5
#define GPIO_TASK_CH5_SET                       6
#define GPIO_TASK_CH6_SET                       7
#define GPIO_TASK_CH7_SET                       8
#define GPIO_TASK_CH0_CLEAR                     9
#define GPIO_TASK_CH1_CLEAR                     10
#define GPIO_TASK_CH2_CLEAR                     11
#define GPIO_TASK_CH3_CLEAR                     12
#define GPIO_TASK_CH4_CLEAR                     13
#define GPIO_TASK_CH5_CLEAR                     14
#define GPIO_TASK_CH6_CLEAR                     15
#define GPIO_TASK_CH7_CLEAR                     16
#define GPIO_TASK_CH0_TOGGLE                    17
#define GPIO_TASK_CH1_TOGGLE                    18
#define GPIO_TASK_CH2_TOGGLE                    19
#define GPIO_TASK_CH3_TOGGLE                    20
#define GPIO_TASK_CH4_TOGGLE                    21
#define GPIO_TASK_CH5_TOGGLE                    22
#define GPIO_TASK_CH6_TOGGLE                    23
#define GPIO_TASK_CH7_TOGGLE                    24
#define LEDC0_TASK_TIMER0_RES_UPDATE            25
#define LEDC0_TASK_TIMER1_RES_UPDATE            26
#define LEDC0_TASK_TIMER2_RES_UPDATE            27
#define LEDC0_TASK_TIMER3_RES_UPDATE            28
#define LEDC0_TASK_DUTY_SCALE_UPDATE_CH0        29
#define LEDC0_TASK_DUTY_SCALE_UPDATE_CH1        30
#define LEDC0_TASK_DUTY_SCALE_UPDATE_CH2        31
#define LEDC0_TASK_DUTY_SCALE_UPDATE_CH3        32
#define LEDC0_TASK_DUTY_SCALE_UPDATE_CH4        33
#define LEDC0_TASK_DUTY_SCALE_UPDATE_CH5        34
#define LEDC0_TASK_DUTY_SCALE_UPDATE_CH6        35
#define LEDC0_TASK_DUTY_SCALE_UPDATE_CH7        36
#define LEDC0_TASK_TIMER0_CAP                   37
#define LEDC0_TASK_TIMER1_CAP                   38
#define LEDC0_TASK_TIMER2_CAP                   39
#define LEDC0_TASK_TIMER3_CAP                   40
#define LEDC0_TASK_SIG_OUT_DIS_CH0              41
#define LEDC0_TASK_SIG_OUT_DIS_CH1              42
#define LEDC0_TASK_SIG_OUT_DIS_CH2              43
#define LEDC0_TASK_SIG_OUT_DIS_CH3              44
#define LEDC0_TASK_SIG_OUT_DIS_CH4              45
#define LEDC0_TASK_SIG_OUT_DIS_CH5              46
#define LEDC0_TASK_SIG_OUT_DIS_CH6              47
#define LEDC0_TASK_SIG_OUT_DIS_CH7              48
#define LEDC0_TASK_OVF_CNT_RST_CH0              49
#define LEDC0_TASK_OVF_CNT_RST_CH1              50
#define LEDC0_TASK_OVF_CNT_RST_CH2              51
#define LEDC0_TASK_OVF_CNT_RST_CH3              52
#define LEDC0_TASK_OVF_CNT_RST_CH4              53
#define LEDC0_TASK_OVF_CNT_RST_CH5              54
#define LEDC0_TASK_OVF_CNT_RST_CH6              55
#define LEDC0_TASK_OVF_CNT_RST_CH7              56
#define LEDC0_TASK_TIMER0_RST                   57
#define LEDC0_TASK_TIMER1_RST                   58
#define LEDC0_TASK_TIMER2_RST                   59
#define LEDC0_TASK_TIMER3_RST                   60
#define LEDC0_TASK_TIMER0_RESUME                61
#define LEDC0_TASK_TIMER1_RESUME                62
#define LEDC0_TASK_TIMER2_RESUME                63
#define LEDC0_TASK_TIMER3_RESUME                64
#define LEDC0_TASK_TIMER0_PAUSE                 65
#define LEDC0_TASK_TIMER1_PAUSE                 66
#define LEDC0_TASK_TIMER2_PAUSE                 67
#define LEDC0_TASK_TIMER3_PAUSE                 68
#define LEDC0_TASK_GAMMA_RESTART_CH0            69
#define LEDC0_TASK_GAMMA_RESTART_CH1            70
#define LEDC0_TASK_GAMMA_RESTART_CH2            71
#define LEDC0_TASK_GAMMA_RESTART_CH3            72
#define LEDC0_TASK_GAMMA_RESTART_CH4            73
#define LEDC0_TASK_GAMMA_RESTART_CH5            74
#define LEDC0_TASK_GAMMA_RESTART_CH6            75
#define LEDC0_TASK_GAMMA_RESTART_CH7            76
#define LEDC0_TASK_GAMMA_PAUSE_CH0              77
#define LEDC0_TASK_GAMMA_PAUSE_CH1              78
#define LEDC0_TASK_GAMMA_PAUSE_CH2              79
#define LEDC0_TASK_GAMMA_PAUSE_CH3              80
#define LEDC0_TASK_GAMMA_PAUSE_CH4              81
#define LEDC0_TASK_GAMMA_PAUSE_CH5              82
#define LEDC0_TASK_GAMMA_PAUSE_CH6              83
#define LEDC0_TASK_GAMMA_PAUSE_CH7              84
#define LEDC0_TASK_GAMMA_RESUME_CH0             85
#define LEDC0_TASK_GAMMA_RESUME_CH1             86
#define LEDC0_TASK_GAMMA_RESUME_CH2             87
#define LEDC0_TASK_GAMMA_RESUME_CH3             88
#define LEDC0_TASK_GAMMA_RESUME_CH4             89
#define LEDC0_TASK_GAMMA_RESUME_CH5             90
#define LEDC0_TASK_GAMMA_RESUME_CH6             91
#define LEDC0_TASK_GAMMA_RESUME_CH7             92
#define LEDC1_TASK_TIMER0_RES_UPDATE            93
#define LEDC1_TASK_TIMER1_RES_UPDATE            94
#define LEDC1_TASK_TIMER2_RES_UPDATE            95
#define LEDC1_TASK_TIMER3_RES_UPDATE            96
#define LEDC1_TASK_DUTY_SCALE_UPDATE_CH0        97
#define LEDC1_TASK_DUTY_SCALE_UPDATE_CH1        98
#define LEDC1_TASK_DUTY_SCALE_UPDATE_CH2        99
#define LEDC1_TASK_DUTY_SCALE_UPDATE_CH3        100
#define LEDC1_TASK_DUTY_SCALE_UPDATE_CH4        101
#define LEDC1_TASK_DUTY_SCALE_UPDATE_CH5        102
#define LEDC1_TASK_DUTY_SCALE_UPDATE_CH6        103
#define LEDC1_TASK_DUTY_SCALE_UPDATE_CH7        104
#define LEDC1_TASK_TIMER0_CAP                   105
#define LEDC1_TASK_TIMER1_CAP                   106
#define LEDC1_TASK_TIMER2_CAP                   107
#define LEDC1_TASK_TIMER3_CAP                   108
#define LEDC1_TASK_SIG_OUT_DIS_CH0              109
#define LEDC1_TASK_SIG_OUT_DIS_CH1              110
#define LEDC1_TASK_SIG_OUT_DIS_CH2              111
#define LEDC1_TASK_SIG_OUT_DIS_CH3              112
#define LEDC1_TASK_SIG_OUT_DIS_CH4              113
#define LEDC1_TASK_SIG_OUT_DIS_CH5              114
#define LEDC1_TASK_SIG_OUT_DIS_CH6              115
#define LEDC1_TASK_SIG_OUT_DIS_CH7              116
#define LEDC1_TASK_OVF_CNT_RST_CH0              117
#define LEDC1_TASK_OVF_CNT_RST_CH1              118
#define LEDC1_TASK_OVF_CNT_RST_CH2              119
#define LEDC1_TASK_OVF_CNT_RST_CH3              120
#define LEDC1_TASK_OVF_CNT_RST_CH4              121
#define LEDC1_TASK_OVF_CNT_RST_CH5              122
#define LEDC1_TASK_OVF_CNT_RST_CH6              123
#define LEDC1_TASK_OVF_CNT_RST_CH7              124
#define LEDC1_TASK_TIMER0_RST                   125
#define LEDC1_TASK_TIMER1_RST                   126
#define LEDC1_TASK_TIMER2_RST                   127
#define LEDC1_TASK_TIMER3_RST                   128
#define LEDC1_TASK_TIMER0_RESUME                129
#define LEDC1_TASK_TIMER1_RESUME                130
#define LEDC1_TASK_TIMER2_RESUME                131
#define LEDC1_TASK_TIMER3_RESUME                132
#define LEDC1_TASK_TIMER0_PAUSE                 133
#define LEDC1_TASK_TIMER1_PAUSE                 134
#define LEDC1_TASK_TIMER2_PAUSE                 135
#define LEDC1_TASK_TIMER3_PAUSE                 136
#define LEDC1_TASK_GAMMA_RESTART_CH0            137
#define LEDC1_TASK_GAMMA_RESTART_CH1            138
#define LEDC1_TASK_GAMMA_RESTART_CH2            139
#define LEDC1_TASK_GAMMA_RESTART_CH3            140
#define LEDC1_TASK_GAMMA_RESTART_CH4            141
#define LEDC1_TASK_GAMMA_RESTART_CH5            142
#define LEDC1_TASK_GAMMA_RESTART_CH6            143
#define LEDC1_TASK_GAMMA_RESTART_CH7            144
#define LEDC1_TASK_GAMMA_PAUSE_CH0              145
#define LEDC1_TASK_GAMMA_PAUSE_CH1              146
#define LEDC1_TASK_GAMMA_PAUSE_CH2              147
#define LEDC1_TASK_GAMMA_PAUSE_CH3              148
#define LEDC1_TASK_GAMMA_PAUSE_CH4              149
#define LEDC1_TASK_GAMMA_PAUSE_CH5              150
#define LEDC1_TASK_GAMMA_PAUSE_CH6              151
#define LEDC1_TASK_GAMMA_PAUSE_CH7              152
#define LEDC1_TASK_GAMMA_RESUME_CH0             153
#define LEDC1_TASK_GAMMA_RESUME_CH1             154
#define LEDC1_TASK_GAMMA_RESUME_CH2             155
#define LEDC1_TASK_GAMMA_RESUME_CH3             156
#define LEDC1_TASK_GAMMA_RESUME_CH4             157
#define LEDC1_TASK_GAMMA_RESUME_CH5             158
#define LEDC1_TASK_GAMMA_RESUME_CH6             159
#define LEDC1_TASK_GAMMA_RESUME_CH7             160
#define TG0_TASK_CNT_START_TIMER0               161
#define TG0_TASK_ALARM_START_TIMER0             162
#define TG0_TASK_CNT_STOP_TIMER0                163
#define TG0_TASK_CNT_RELOAD_TIMER0              164
#define TG0_TASK_CNT_CAP_TIMER0                 165
#define TG0_TASK_CNT_START_TIMER1               166
#define TG0_TASK_ALARM_START_TIMER1             167
#define TG0_TASK_CNT_STOP_TIMER1                168
#define TG0_TASK_CNT_RELOAD_TIMER1              169
#define TG0_TASK_CNT_CAP_TIMER1                 170
#define TG1_TASK_CNT_START_TIMER0               171
#define TG1_TASK_ALARM_START_TIMER0             172
#define TG1_TASK_CNT_STOP_TIMER0                173
#define TG1_TASK_CNT_RELOAD_TIMER0              174
#define TG1_TASK_CNT_CAP_TIMER0                 175
#define TG1_TASK_CNT_START_TIMER1               176
#define TG1_TASK_ALARM_START_TIMER1             177
#define TG1_TASK_CNT_STOP_TIMER1                178
#define TG1_TASK_CNT_RELOAD_TIMER1              179
#define TG1_TASK_CNT_CAP_TIMER1                 180
#define MCPWM0_TASK_CMPR0_A_UP                  181
#define MCPWM0_TASK_CMPR1_A_UP                  182
#define MCPWM0_TASK_CMPR2_A_UP                  183
#define MCPWM0_TASK_CMPR0_B_UP                  184
#define MCPWM0_TASK_CMPR1_B_UP                  185
#define MCPWM0_TASK_CMPR2_B_UP                  186
#define MCPWM0_TASK_GEN_STOP                    187
#define MCPWM0_TASK_TIMER0_SYN                  188
#define MCPWM0_TASK_TIMER1_SYN                  189
#define MCPWM0_TASK_TIMER2_SYN                  190
#define MCPWM0_TASK_TIMER0_PERIOD_UP            191
#define MCPWM0_TASK_TIMER1_PERIOD_UP            192
#define MCPWM0_TASK_TIMER2_PERIOD_UP            193
#define MCPWM0_TASK_TZ0_OST                     194
#define MCPWM0_TASK_TZ1_OST                     195
#define MCPWM0_TASK_TZ2_OST                     196
#define MCPWM0_TASK_CLR0_OST                    197
#define MCPWM0_TASK_CLR1_OST                    198
#define MCPWM0_TASK_CLR2_OST                    199
#define MCPWM0_TASK_CAP0                        200
#define MCPWM0_TASK_CAP1                        201
#define MCPWM0_TASK_CAP2                        202
#define MCPWM0_TASK_TIMER0_A_UP                 203
#define MCPWM0_TASK_TIMER1_A_UP                 204
#define MCPWM0_TASK_TIMER2_A_UP                 205
#define MCPWM0_TASK_TIMER0_B_UP                 206
#define MCPWM0_TASK_TIMER1_B_UP                 207
#define MCPWM0_TASK_TIMER2_B_UP                 208
#define MCPWM1_TASK_CMPR0_A_UP                  209
#define MCPWM1_TASK_CMPR1_A_UP                  210
#define MCPWM1_TASK_CMPR2_A_UP                  211
#define MCPWM1_TASK_CMPR0_B_UP                  212
#define MCPWM1_TASK_CMPR1_B_UP                  213
#define MCPWM1_TASK_CMPR2_B_UP                  214
#define MCPWM1_TASK_GEN_STOP                    215
#define MCPWM1_TASK_TIMER0_SYN                  216
#define MCPWM1_TASK_TIMER1_SYN                  217
#define MCPWM1_TASK_TIMER2_SYN                  218
#define MCPWM1_TASK_TIMER0_PERIOD_UP            219
#define MCPWM1_TASK_TIMER1_PERIOD_UP            220
#define MCPWM1_TASK_TIMER2_PERIOD_UP            221
#define MCPWM1_TASK_TZ0_OST                     222
#define MCPWM1_TASK_TZ1_OST                     223
#define MCPWM1_TASK_TZ2_OST                     224
#define MCPWM1_TASK_CLR0_OST                    225
#define MCPWM1_TASK_CLR1_OST                    226
#define MCPWM1_TASK_CLR2_OST                    227
#define MCPWM1_TASK_CAP0                        228
#define MCPWM1_TASK_CAP1                        229
#define MCPWM1_TASK_CAP2                        230
#define MCPWM1_TASK_TIMER0_A_UP                 231
#define MCPWM1_TASK_TIMER1_A_UP                 232
#define MCPWM1_TASK_TIMER2_A_UP                 233
#define MCPWM1_TASK_TIMER0_B_UP                 234
#define MCPWM1_TASK_TIMER1_B_UP                 235
#define MCPWM1_TASK_TIMER2_B_UP                 236
#define MCPWM2_TASK_CMPR0_A_UP                  237
#define MCPWM2_TASK_CMPR1_A_UP                  238
#define MCPWM2_TASK_CMPR2_A_UP                  239
#define MCPWM2_TASK_CMPR0_B_UP                  240
#define MCPWM2_TASK_CMPR1_B_UP                  241
#define MCPWM2_TASK_CMPR2_B_UP                  242
#define MCPWM2_TASK_GEN_STOP                    243
#define MCPWM2_TASK_TIMER0_SYN                  244
#define MCPWM2_TASK_TIMER1_SYN                  245
#define MCPWM2_TASK_TIMER2_SYN                  246
#define MCPWM2_TASK_TIMER0_PERIOD_UP            247
#define MCPWM2_TASK_TIMER1_PERIOD_UP            248
#define MCPWM2_TASK_TIMER2_PERIOD_UP            249
#define MCPWM2_TASK_TZ0_OST                     250
#define MCPWM2_TASK_TZ1_OST                     251
#define MCPWM2_TASK_TZ2_OST                     252
#define MCPWM2_TASK_CLR0_OST                    253
#define MCPWM2_TASK_CLR1_OST                    254
#define MCPWM2_TASK_CLR2_OST                    255
#define MCPWM2_TASK_CAP0                        256
#define MCPWM2_TASK_CAP1                        257
#define MCPWM2_TASK_CAP2                        258
#define MCPWM2_TASK_TIMER0_A_UP                 259
#define MCPWM2_TASK_TIMER1_A_UP                 260
#define MCPWM2_TASK_TIMER2_A_UP                 261
#define MCPWM2_TASK_TIMER0_B_UP                 262
#define MCPWM2_TASK_TIMER1_B_UP                 263
#define MCPWM2_TASK_TIMER2_B_UP                 264
#define MCPWM3_TASK_CMPR0_A_UP                  265
#define MCPWM3_TASK_CMPR1_A_UP                  266
#define MCPWM3_TASK_CMPR2_A_UP                  267
#define MCPWM3_TASK_CMPR0_B_UP                  268
#define MCPWM3_TASK_CMPR1_B_UP                  269
#define MCPWM3_TASK_CMPR2_B_UP                  270
#define MCPWM3_TASK_GEN_STOP                    271
#define MCPWM3_TASK_TIMER0_SYN                  272
#define MCPWM3_TASK_TIMER1_SYN                  273
#define MCPWM3_TASK_TIMER2_SYN                  274
#define MCPWM3_TASK_TIMER0_PERIOD_UP            275
#define MCPWM3_TASK_TIMER1_PERIOD_UP            276
#define MCPWM3_TASK_TIMER2_PERIOD_UP            277
#define MCPWM3_TASK_TZ0_OST                     278
#define MCPWM3_TASK_TZ1_OST                     279
#define MCPWM3_TASK_TZ2_OST                     280
#define MCPWM3_TASK_CLR0_OST                    281
#define MCPWM3_TASK_CLR1_OST                    282
#define MCPWM3_TASK_CLR2_OST                    283
#define MCPWM3_TASK_CAP0                        284
#define MCPWM3_TASK_CAP1                        285
#define MCPWM3_TASK_CAP2                        286
#define MCPWM3_TASK_TIMER0_A_UP                 287
#define MCPWM3_TASK_TIMER1_A_UP                 288
#define MCPWM3_TASK_TIMER2_A_UP                 289
#define MCPWM3_TASK_TIMER0_B_UP                 290
#define MCPWM3_TASK_TIMER1_B_UP                 291
#define MCPWM3_TASK_TIMER2_B_UP                 292
#define ADC_TASK_SAMPLE1                        293
#define ADC_TASK_SAMPLE2                        294
#define ADC_TASK_STOP1                          295
#define ADC_TASK_STOP2                          296
#define REGDMA_TASK_START0                      297
#define REGDMA_TASK_START1                      298
#define REGDMA_TASK_START2                      299
#define REGDMA_TASK_START3                      300
#define TMPSNSR_TASK_START_SAMPLE               301
#define TMPSNSR_TASK_STOP_SAMPLE                302
#define I2S0_TASK_START_RX                      303
#define I2S0_TASK_START_TX                      304
#define I2S0_TASK_STOP_RX                       305
#define I2S0_TASK_STOP_TX                       306
#define I2S0_TASK_SYNC_CHECK                    307
#define I2S1_TASK_START_RX                      308
#define I2S1_TASK_START_TX                      309
#define I2S1_TASK_STOP_RX                       310
#define I2S1_TASK_STOP_TX                       311
#define I2S1_TASK_SYNC_CHECK                    312
#define ULP_TASK_WAKEUP_CPU                     313
#define ULP_TASK_INT_CPU                        314
#define PMU_TASK_SLEEP_REQ                      315
#define PDMA_AHB_TASK_IN_START_CH0              316
#define PDMA_AHB_TASK_IN_START_CH1              317
#define PDMA_AHB_TASK_IN_START_CH2              318
#define PDMA_AHB_TASK_IN_START_CH3              319
#define PDMA_AHB_TASK_IN_START_CH4              320
#define PDMA_AHB_TASK_OUT_START_CH0             321
#define PDMA_AHB_TASK_OUT_START_CH1             322
#define PDMA_AHB_TASK_OUT_START_CH2             323
#define PDMA_AHB_TASK_OUT_START_CH3             324
#define PDMA_AHB_TASK_OUT_START_CH4             325
#define LP_PDMA_AHB_TASK_IN_START_CH0           326
#define LP_PDMA_AHB_TASK_IN_START_CH1           327
#define LP_PDMA_AHB_TASK_OUT_START_CH0          328
#define LP_PDMA_AHB_TASK_OUT_START_CH1          329
#define PDMA_AXI_TASK_IN_START_CH0              330
#define PDMA_AXI_TASK_IN_START_CH1              331
#define PDMA_AXI_TASK_IN_START_CH2              332
#define PDMA_AXI_TASK_OUT_START_CH0             333
#define PDMA_AXI_TASK_OUT_START_CH1             334
#define PDMA_AXI_TASK_OUT_START_CH2             335
#define DMA2D_TASK_IN_START_CH0                 336
#define DMA2D_TASK_IN_START_CH1                 337
#define DMA2D_TASK_IN_START_CH2                 338
#define DMA2D_TASK_IN_DSCR_READY_CH0            339
#define DMA2D_TASK_IN_DSCR_READY_CH1            340
#define DMA2D_TASK_IN_DSCR_READY_CH2            341
#define DMA2D_TASK_OUT_START_CH0                342
#define DMA2D_TASK_OUT_START_CH1                343
#define DMA2D_TASK_OUT_START_CH2                344
#define DMA2D_TASK_OUT_START_CH3                345
#define DMA2D_TASK_OUT_DSCR_READY_CH0           346
#define DMA2D_TASK_OUT_DSCR_READY_CH1           347
#define DMA2D_TASK_OUT_DSCR_READY_CH2           348
#define DMA2D_TASK_OUT_DSCR_READY_CH3           349
#define MODEM_TASK_G0                           350
#define MODEM_TASK_G1                           351
#define MODEM_TASK_G2                           352
#define MODEM_TASK_G3                           353
#define CORDIC_TASK_CAL_START                   354
#define ZERO_DET_TASK_START                     355
#define SYSTIMER_TASK_CNT_UPD0                  356
#define SYSTIMER_TASK_CNT_UPD1                  357
