

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Wed Apr 20 16:15:29 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        dct.prj
* Solution:       solution7
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      9.40|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  647|  647|  134|  134| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-----+-----+-----+-----+---------+
        |                         |                      |  Latency  |  Interval | Pipeline|
        |         Instance        |        Module        | min | max | min | max |   Type  |
        +-------------------------+----------------------+-----+-----+-----+-----+---------+
        |Loop_Xpose_Row_Outer_U0  |Loop_Xpose_Row_Outer  |  133|  133|  133|  133|   none  |
        |read_data_U0             |read_data             |  133|  133|  133|  133|   none  |
        |Loop_Row_DCT_Loop_pr_U0  |Loop_Row_DCT_Loop_pr  |  121|  121|  121|  121|   none  |
        |Loop_Col_DCT_Loop_pr_U0  |Loop_Col_DCT_Loop_pr  |  121|  121|  121|  121|   none  |
        |write_data_U0            |write_data            |   67|   67|   67|   67|   none  |
        |Loop_Xpose_Col_Outer_U0  |Loop_Xpose_Col_Outer  |   67|   67|   67|   67|   none  |
        +-------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|      2|
|FIFO             |        -|      -|      -|      -|
|Instance         |        0|     16|   5054|   5501|
|Memory           |       22|      -|      0|      0|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |       22|     16|   5054|   5503|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |       18|     20|     14|     31|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |Loop_Col_DCT_Loop_pr_U0  |Loop_Col_DCT_Loop_pr  |        0|      8|  1019|   285|
    |Loop_Row_DCT_Loop_pr_U0  |Loop_Row_DCT_Loop_pr  |        0|      8|  1019|   285|
    |Loop_Xpose_Col_Outer_U0  |Loop_Xpose_Col_Outer  |        0|      0|   158|   169|
    |Loop_Xpose_Row_Outer_U0  |Loop_Xpose_Row_Outer  |        0|      0|  1354|  2306|
    |read_data_U0             |read_data             |        0|      0|  1351|  2289|
    |write_data_U0            |write_data            |        0|      0|   153|   167|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |        0|     16|  5054|  5501|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |      Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------+---------+---+----+------+-----+------+-------------+
    |col_inbuf_U     |dct_col_inbuf     |        8|  0|   0|     8|  128|     2|         2048|
    |buf_2d_in_U     |dct_col_inbuf     |        8|  0|   0|     8|  128|     2|         2048|
    |row_outbuf_i_U  |dct_row_outbuf_i  |        2|  0|   0|    64|   16|     2|         2048|
    |col_outbuf_i_U  |dct_row_outbuf_i  |        2|  0|   0|    64|   16|     2|         2048|
    |buf_2d_out_U    |dct_row_outbuf_i  |        2|  0|   0|    64|   16|     2|         2048|
    +----------------+------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                  |       22|  0|   0|   208|  304|    10|        10240|
    +----------------+------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_d0         | out |   16|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|input_r_we0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_address1   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce1        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_d1         | out |   16|  ap_memory |    input_r   |     array    |
|input_r_q1         |  in |   16|  ap_memory |    input_r   |     array    |
|input_r_we1        | out |    1|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
|output_r_q0        |  in |   16|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_address1  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce1       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d1        | out |   16|  ap_memory |   output_r   |     array    |
|output_r_q1        |  in |   16|  ap_memory |   output_r   |     array    |
|output_r_we1       | out |    1|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

