#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon Apr 06 12:54:52 2015
# Process ID: 6508
# Log file: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/vivado.log
# Journal file: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.xpr
INFO: [Project 1-313] Project file moved from 'E:/ztaotest/VC709_IPbus_trigger/project_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 812.191 ; gain = 242.961
save_project_as project_3 C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3 -force
save_project_as: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 812.191 ; gain = 0.000
set_property -dict [list CONFIG.C_LANE_WIDTH {2} CONFIG.C_INIT_CLK {125.0}] [get_ips aurora_8b10b_0]
generate_target all [get_files  C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'aurora_8b10b_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'aurora_8b10b_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'aurora_8b10b_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'aurora_8b10b_0'...
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 844.664 ; gain = 0.000
reset_run aurora_8b10b_0_synth_1
launch_run  aurora_8b10b_0_synth_1
[Mon Apr 06 13:04:38 2015] Launched aurora_8b10b_0_synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/aurora_8b10b_0_synth_1/runme.log
set_property -dict [list CONFIG.C_LANE_WIDTH {2} CONFIG.C_INIT_CLK {50.0}] [get_ips aurora_8b10b_1]
generate_target all [get_files  C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'aurora_8b10b_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'aurora_8b10b_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'aurora_8b10b_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'aurora_8b10b_1'...
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 844.664 ; gain = 0.000
reset_run aurora_8b10b_1_synth_1
launch_run  aurora_8b10b_1_synth_1
[Mon Apr 06 13:05:42 2015] Launched aurora_8b10b_1_synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/aurora_8b10b_1_synth_1/runme.log
open_example_project -force -dir C:/Users/ZhengchengTao/Desktop [get_ips  aurora_8b10b_0]
INFO: [IP_Flow 19-1686] Generating 'Examples' target for IP 'aurora_8b10b_0'...
open_example_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 868.492 ; gain = 0.000
set_property -dict [list CONFIG.TDATA_NUM_BYTES {2}] [get_ips link_axis_data_fifo]
generate_target all [get_files  C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/link_axis_data_fifo/link_axis_data_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'link_axis_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'link_axis_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'link_axis_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'link_axis_data_fifo'...
reset_run link_axis_data_fifo_synth_1
launch_run  link_axis_data_fifo_synth_1
[Mon Apr 06 13:31:25 2015] Launched link_axis_data_fifo_synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/link_axis_data_fifo_synth_1/runme.log
reset_run trigger_clock_synth_synth_1
reset_run gig_ethernet_pcs_pma_0_synth_1
reset_run TP_raw_stub_fifo_synth_1
reset_run synth_1
launch_runs synth_1
[Mon Apr 06 13:58:14 2015] Launched trigger_clock_synth_synth_1, gig_ethernet_pcs_pma_0_synth_1, TP_raw_stub_fifo_synth_1...
Run output will be captured here:
trigger_clock_synth_synth_1: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/trigger_clock_synth_synth_1/runme.log
gig_ethernet_pcs_pma_0_synth_1: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/gig_ethernet_pcs_pma_0_synth_1/runme.log
TP_raw_stub_fifo_synth_1: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/TP_raw_stub_fifo_synth_1/runme.log
[Mon Apr 06 13:58:14 2015] Launched synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/synth_1/runme.log
reset_target all [get_files  C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci]
delete_ip_run [get_files -of_objects [get_fileset gig_ethernet_pcs_pma_0] C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci]
INFO: [Project 1-386] Moving file 'C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci' from fileset 'gig_ethernet_pcs_pma_0' to fileset 'sources_1'.
reset_target all [get_files  C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/TP_raw_stub_fifo/TP_raw_stub_fifo.xci]
delete_ip_run [get_files -of_objects [get_fileset TP_raw_stub_fifo] C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/TP_raw_stub_fifo/TP_raw_stub_fifo.xci]
INFO: [Project 1-386] Moving file 'C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/TP_raw_stub_fifo/TP_raw_stub_fifo.xci' from fileset 'TP_raw_stub_fifo' to fileset 'sources_1'.
generate_target all [get_files  C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'gig_ethernet_pcs_pma_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gig_ethernet_pcs_pma_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'gig_ethernet_pcs_pma_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'gig_ethernet_pcs_pma_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'gig_ethernet_pcs_pma_0'...
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1032.977 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci]
launch_run  gig_ethernet_pcs_pma_0_synth_1
[Mon Apr 06 14:08:16 2015] Launched gig_ethernet_pcs_pma_0_synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/gig_ethernet_pcs_pma_0_synth_1/runme.log
generate_target all [get_files  C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/TP_raw_stub_fifo/TP_raw_stub_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'TP_raw_stub_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'TP_raw_stub_fifo'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'TP_raw_stub_fifo' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'TP_raw_stub_fifo'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'TP_raw_stub_fifo' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'TP_raw_stub_fifo'...
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/TP_raw_stub_fifo/TP_raw_stub_fifo.xci]
launch_run  TP_raw_stub_fifo_synth_1
[Mon Apr 06 14:08:26 2015] Launched TP_raw_stub_fifo_synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/TP_raw_stub_fifo_synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Mon Apr 06 14:10:53 2015] Launched synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Mon Apr 06 14:11:45 2015] Launched synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/synth_1/runme.log
launch_runs impl_1
[Mon Apr 06 14:14:43 2015] Launched impl_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
[Mon Apr 06 14:29:45 2015] Launched synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/synth_1/runme.log
launch_runs impl_1
[Mon Apr 06 14:33:02 2015] Launched impl_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/impl_1/runme.log
reset_run impl_1 -noclean_dir 
reset_run synth_1
launch_runs synth_1
[Mon Apr 06 14:34:55 2015] Launched synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/synth_1/runme.log
launch_runs impl_1
[Mon Apr 06 14:37:43 2015] Launched impl_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 633 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from D:/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtex7/PinFunctions.xml...
Loading package from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1761/Package.xml
Loading io standards from D:/Xilinx/Vivado/2014.4/data\./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-6508-PCPSB375/dcp/top_early.xdc]
Finished Parsing XDC File [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-6508-PCPSB375/dcp/top_early.xdc]
Parsing XDC File [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-6508-PCPSB375/dcp/top.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/constrs_1/imports/new/timing.xdc:26]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/constrs_1/imports/new/timing.xdc:26]
get_clocks: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2193.336 ; gain = 696.988
Finished Parsing XDC File [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-6508-PCPSB375/dcp/top.xdc]
Parsing XDC File [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-6508-PCPSB375/dcp/top_late.xdc]
Finished Parsing XDC File [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-6508-PCPSB375/dcp/top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2218.664 ; gain = 20.336
Restored from archive | CPU: 6.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2218.664 ; gain = 20.336
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  OBUFDS => OBUFDS: 1 instances

open_run: Time (s): cpu = 00:01:05 ; elapsed = 00:00:55 . Memory (MB): peak = 2405.352 ; gain = 1364.879
close_design
reset_run synth_1
launch_runs impl_1
[Mon Apr 06 15:13:25 2015] Launched synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/synth_1/runme.log
[Mon Apr 06 15:13:25 2015] Launched impl_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Mon Apr 06 15:22:50 2015] Launched impl_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/impl_1/runme.log
open_hw
close_hw
****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Mon Apr 06 15:29:08 2015. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 06 15:29:08 2015...
close_hw: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2424.387 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 06 15:30:40 2015...
