TimeQuest Timing Analyzer report for DEO-CV
Sun Jan 28 21:53:43 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'ClockIn'
 14. Slow 1200mV 85C Model Hold: 'ClockIn'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'ClockIn'
 23. Slow 1200mV 0C Model Hold: 'ClockIn'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'ClockIn'
 31. Fast 1200mV 0C Model Hold: 'ClockIn'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DEO-CV                                              ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.83        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  28.2%      ;
;     Processor 3            ;  27.5%      ;
;     Processor 4            ;  26.9%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; SANDBOX.out.sdc ; OK     ; Sun Jan 28 21:53:40 2018 ;
+-----------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; ClockIn    ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ClockIn } ;
+------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 25.32 MHz ; 25.32 MHz       ; ClockIn    ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+--------+------------------+
; Clock   ; Slack  ; End Point TNS    ;
+---------+--------+------------------+
; ClockIn ; 30.253 ; 0.000            ;
+---------+--------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; ClockIn ; 0.572 ; 0.000            ;
+---------+-------+------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+--------+--------------------------------+
; Clock   ; Slack  ; End Point TNS                  ;
+---------+--------+--------------------------------+
; ClockIn ; 48.226 ; 0.000                          ;
+---------+--------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ClockIn'                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 30.253 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.370      ; 22.132     ;
; 30.289 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.647      ; 22.373     ;
; 30.452 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.376      ; 21.939     ;
; 30.621 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.654      ; 22.048     ;
; 30.667 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.814      ; 21.162     ;
; 30.703 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.091      ; 21.403     ;
; 30.739 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.383      ; 21.659     ;
; 30.788 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.924      ; 21.151     ;
; 30.824 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.201      ; 21.392     ;
; 30.866 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.820      ; 20.969     ;
; 30.987 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.930      ; 20.958     ;
; 31.035 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.098      ; 21.078     ;
; 31.112 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.230      ; 21.133     ;
; 31.148 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.507      ; 21.374     ;
; 31.153 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.827      ; 20.689     ;
; 31.156 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.208      ; 21.067     ;
; 31.226 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.263      ; 21.052     ;
; 31.227 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.354      ; 21.142     ;
; 31.233 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.645      ; 21.427     ;
; 31.254 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.659      ; 21.420     ;
; 31.262 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.540      ; 21.293     ;
; 31.263 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.631      ; 21.383     ;
; 31.264 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.169      ; 20.920     ;
; 31.269 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.922      ; 21.668     ;
; 31.274 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.937      ; 20.678     ;
; 31.290 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.936      ; 21.661     ;
; 31.300 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.915      ; 21.630     ;
; 31.311 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.236      ; 20.940     ;
; 31.395 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.233      ; 20.853     ;
; 31.425 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.269      ; 20.859     ;
; 31.426 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.360      ; 20.949     ;
; 31.431 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.510      ; 21.094     ;
; 31.432 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.651      ; 21.234     ;
; 31.441 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.760      ; 21.334     ;
; 31.442 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.921      ; 21.494     ;
; 31.449 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.363      ; 20.929     ;
; 31.453 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.665      ; 21.227     ;
; 31.463 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.175      ; 20.727     ;
; 31.480 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.514      ; 21.049     ;
; 31.534 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.346      ; 20.827     ;
; 31.545 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.558      ; 21.028     ;
; 31.581 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[3]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.814      ; 20.248     ;
; 31.581 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.835      ; 21.269     ;
; 31.594 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.547      ; 20.968     ;
; 31.594 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.239      ; 20.660     ;
; 31.595 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.638      ; 21.058     ;
; 31.598 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.452      ; 20.869     ;
; 31.598 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.243      ; 20.660     ;
; 31.601 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.929      ; 21.343     ;
; 31.604 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.445      ; 20.856     ;
; 31.617 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:44:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.475      ; 20.873     ;
; 31.622 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.943      ; 21.336     ;
; 31.634 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.729      ; 21.110     ;
; 31.635 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 2.233      ; 20.613     ;
; 31.640 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.722      ; 21.097     ;
; 31.640 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.766      ; 21.141     ;
; 31.646 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.991      ; 20.360     ;
; 31.676 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.352      ; 20.691     ;
; 31.688 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.429      ; 20.756     ;
; 31.701 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.523      ; 20.837     ;
; 31.706 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.551      ; 20.860     ;
; 31.712 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.276      ; 20.579     ;
; 31.713 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.523      ; 20.825     ;
; 31.713 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.367      ; 20.669     ;
; 31.715 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.169      ; 20.469     ;
; 31.719 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.767      ; 21.063     ;
; 31.719 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.658      ; 20.954     ;
; 31.723 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[3]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.820      ; 20.112     ;
; 31.737 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.800      ; 21.078     ;
; 31.738 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.608      ; 20.885     ;
; 31.740 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.672      ; 20.947     ;
; 31.740 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.182      ; 20.457     ;
; 31.742 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:49:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.577      ; 20.850     ;
; 31.743 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.814      ; 20.086     ;
; 31.744 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.564      ; 20.835     ;
; 31.745 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:5:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.547      ; 20.817     ;
; 31.763 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.517      ; 20.769     ;
; 31.774 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.885      ; 21.126     ;
; 31.777 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 2.239      ; 20.477     ;
; 31.781 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.344      ; 20.578     ;
; 31.781 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:5:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.824      ; 21.058     ;
; 31.782 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.277      ; 20.510     ;
; 31.784 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.506      ; 20.737     ;
; 31.784 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.277      ; 20.508     ;
; 31.788 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.997      ; 20.224     ;
; 31.793 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.233      ; 20.455     ;
; 31.794 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[0] ; ClockIn      ; ClockIn     ; 50.000       ; 2.818      ; 21.039     ;
; 31.794 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:39:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.811      ; 21.032     ;
; 31.795 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:45:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.679      ; 20.899     ;
; 31.797 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.458      ; 20.676     ;
; 31.803 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.451      ; 20.663     ;
; 31.804 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 2.233      ; 20.444     ;
; 31.804 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:45:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.679      ; 20.890     ;
; 31.809 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.380      ; 20.586     ;
; 31.812 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.366      ; 20.569     ;
; 31.816 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:44:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.481      ; 20.680     ;
; 31.817 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.621      ; 20.819     ;
; 31.820 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.783      ; 20.978     ;
; 31.820 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.554      ; 20.749     ;
; 31.826 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.567      ; 20.756     ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ClockIn'                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.572 ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 0.792      ;
; 0.575 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 0.794      ;
; 0.589 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 0.808      ;
; 0.591 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 0.810      ;
; 0.592 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 0.811      ;
; 0.594 ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 0.813      ;
; 0.701 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 0.920      ;
; 0.705 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 0.924      ;
; 0.847 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.066      ;
; 0.858 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.077      ;
; 0.860 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.079      ;
; 0.862 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.081      ;
; 0.862 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.081      ;
; 0.864 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.083      ;
; 0.864 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.083      ;
; 0.866 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.085      ;
; 0.881 ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.100      ;
; 0.899 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.118      ;
; 0.920 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.139      ;
; 0.957 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.176      ;
; 0.970 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.189      ;
; 0.972 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.191      ;
; 0.972 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.191      ;
; 0.974 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.193      ;
; 0.974 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.193      ;
; 0.974 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.193      ;
; 0.976 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.195      ;
; 0.976 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.195      ;
; 0.978 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.197      ;
; 0.979 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.198      ;
; 0.989 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.208      ;
; 0.991 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.210      ;
; 1.082 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.301      ;
; 1.084 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.303      ;
; 1.084 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.303      ;
; 1.086 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.305      ;
; 1.086 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.305      ;
; 1.088 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.307      ;
; 1.088 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.307      ;
; 1.089 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.308      ;
; 1.091 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.310      ;
; 1.101 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.320      ;
; 1.103 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.322      ;
; 1.187 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.406      ;
; 1.189 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.408      ;
; 1.194 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.413      ;
; 1.194 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.413      ;
; 1.196 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.415      ;
; 1.196 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.415      ;
; 1.198 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.417      ;
; 1.198 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.417      ;
; 1.201 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.420      ;
; 1.203 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.422      ;
; 1.213 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.432      ;
; 1.215 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.434      ;
; 1.299 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.518      ;
; 1.301 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.520      ;
; 1.304 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.523      ;
; 1.306 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.525      ;
; 1.306 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.525      ;
; 1.308 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.527      ;
; 1.308 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.527      ;
; 1.313 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.532      ;
; 1.315 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.534      ;
; 1.325 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.544      ;
; 1.411 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.630      ;
; 1.416 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.635      ;
; 1.418 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.637      ;
; 1.418 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.637      ;
; 1.425 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.644      ;
; 1.427 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.646      ;
; 1.528 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.747      ;
; 1.530 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.749      ;
; 1.537 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.756      ;
; 1.640 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.859      ;
; 3.086 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 1.489      ; 4.732      ;
; 3.320 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:61:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 1.439      ; 4.916      ;
; 3.511 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[0] ; ClockIn      ; ClockIn     ; 0.000        ; 2.367      ; 6.035      ;
; 3.514 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.724      ; 4.395      ;
; 3.523 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 1.271      ; 4.951      ;
; 3.527 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:61:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.517      ; 4.201      ;
; 3.579 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.650      ; 4.386      ;
; 3.581 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:17:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.570      ; 4.308      ;
; 3.665 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:20:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 2.013      ; 5.835      ;
; 3.734 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.497      ; 4.388      ;
; 3.748 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:61:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.674      ; 4.579      ;
; 3.760 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 2.075      ; 5.992      ;
; 3.773 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.342      ; 4.272      ;
; 3.784 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 2.040      ; 5.981      ;
; 3.800 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 1.949      ; 5.906      ;
; 3.804 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:12:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.272      ; 4.233      ;
; 3.813 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:61:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.600      ; 4.570      ;
; 3.815 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:61:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:17:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.520      ; 4.492      ;
; 3.830 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:25:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 1.569      ; 5.556      ;
; 3.830 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[0] ; ClockIn      ; ClockIn     ; 0.000        ; 1.955      ; 5.942      ;
; 3.837 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:20:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.239      ; 4.233      ;
; 3.848 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[0] ; ClockIn      ; ClockIn     ; 0.000        ; 1.992      ; 5.997      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 28.33 MHz ; 28.33 MHz       ; ClockIn    ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; ClockIn ; 32.351 ; 0.000           ;
+---------+--------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; ClockIn ; 0.513 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; ClockIn ; 48.446 ; 0.000                         ;
+---------+--------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ClockIn'                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 32.351 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.183      ; 19.847     ;
; 32.402 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.441      ; 20.054     ;
; 32.506 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.187      ; 19.696     ;
; 32.697 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.444      ; 19.762     ;
; 32.706 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.665      ; 18.974     ;
; 32.757 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.923      ; 19.181     ;
; 32.758 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.195      ; 19.452     ;
; 32.781 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.768      ; 19.002     ;
; 32.832 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.026      ; 19.209     ;
; 32.861 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.669      ; 18.823     ;
; 32.936 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.772      ; 18.851     ;
; 33.052 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.926      ; 18.889     ;
; 33.113 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.677      ; 18.579     ;
; 33.127 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.029      ; 18.917     ;
; 33.158 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.051      ; 18.908     ;
; 33.179 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.003      ; 18.839     ;
; 33.188 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.780      ; 18.607     ;
; 33.209 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.309      ; 19.115     ;
; 33.221 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.163      ; 18.957     ;
; 33.235 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.460      ; 19.240     ;
; 33.239 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.100      ; 18.876     ;
; 33.265 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.473      ; 19.223     ;
; 33.272 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.421      ; 19.164     ;
; 33.274 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.451      ; 19.192     ;
; 33.286 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.718      ; 19.447     ;
; 33.290 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.358      ; 19.083     ;
; 33.313 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.055      ; 18.757     ;
; 33.314 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.007      ; 18.708     ;
; 33.325 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.709      ; 19.399     ;
; 33.332 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.700      ; 19.383     ;
; 33.356 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.032      ; 18.691     ;
; 33.376 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.167      ; 18.806     ;
; 33.390 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.464      ; 19.089     ;
; 33.394 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.104      ; 18.725     ;
; 33.400 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.477      ; 19.092     ;
; 33.407 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.290      ; 18.898     ;
; 33.417 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.174      ; 18.772     ;
; 33.429 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.704      ; 19.290     ;
; 33.429 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.455      ; 19.041     ;
; 33.504 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.312      ; 18.823     ;
; 33.511 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.036      ; 18.540     ;
; 33.523 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.373      ; 18.865     ;
; 33.550 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.236      ; 18.701     ;
; 33.553 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:44:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.298      ; 18.760     ;
; 33.565 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.063      ; 18.513     ;
; 33.566 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.015      ; 18.464     ;
; 33.567 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.424      ; 18.872     ;
; 33.574 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.631      ; 19.072     ;
; 33.579 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.189      ; 18.625     ;
; 33.581 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.721      ; 19.155     ;
; 33.585 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.361      ; 18.791     ;
; 33.591 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.275      ; 18.699     ;
; 33.593 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.342      ; 18.764     ;
; 33.597 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.524      ; 18.942     ;
; 33.601 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.494      ; 18.908     ;
; 33.605 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[3]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.665      ; 18.075     ;
; 33.613 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.255      ; 18.657     ;
; 33.619 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:49:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.374      ; 18.770     ;
; 33.620 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.712      ; 19.107     ;
; 33.628 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.175      ; 18.562     ;
; 33.632 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.303      ; 18.686     ;
; 33.642 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.472      ; 18.845     ;
; 33.642 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.533      ; 18.906     ;
; 33.646 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.112      ; 18.481     ;
; 33.647 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.381      ; 18.749     ;
; 33.651 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.106      ; 18.470     ;
; 33.652 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.485      ; 18.848     ;
; 33.668 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 2.032      ; 18.379     ;
; 33.676 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.193      ; 18.532     ;
; 33.678 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.848      ; 18.185     ;
; 33.678 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.377      ; 18.714     ;
; 33.681 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.463      ; 18.797     ;
; 33.683 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.561      ; 18.893     ;
; 33.688 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:44:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.302      ; 18.629     ;
; 33.694 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.303      ; 18.624     ;
; 33.698 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.639      ; 18.956     ;
; 33.700 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:45:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.469      ; 18.784     ;
; 33.702 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.293      ; 18.606     ;
; 33.702 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[3]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.669      ; 17.982     ;
; 33.705 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:5:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.342      ; 18.652     ;
; 33.705 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.240      ; 18.550     ;
; 33.707 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.665      ; 17.973     ;
; 33.718 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[0] ; ClockIn      ; ClockIn     ; 50.000       ; 2.545      ; 18.842     ;
; 33.721 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:2:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.278      ; 18.572     ;
; 33.728 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.346      ; 18.633     ;
; 33.730 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.003      ; 18.288     ;
; 33.730 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 2.032      ; 18.317     ;
; 33.730 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.310      ; 18.595     ;
; 33.730 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.106      ; 18.391     ;
; 33.732 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.528      ; 18.811     ;
; 33.739 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.171      ; 18.447     ;
; 33.746 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.388      ; 18.657     ;
; 33.746 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.279      ; 18.548     ;
; 33.747 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.032      ; 18.300     ;
; 33.748 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.259      ; 18.526     ;
; 33.754 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:49:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.378      ; 18.639     ;
; 33.756 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:5:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.600      ; 18.859     ;
; 33.762 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.744      ; 18.997     ;
; 33.762 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:45:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.469      ; 18.722     ;
; 33.763 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.044      ; 18.296     ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ClockIn'                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.513 ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.712      ;
; 0.515 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.714      ;
; 0.517 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.716      ;
; 0.529 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.728      ;
; 0.530 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.729      ;
; 0.532 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.731      ;
; 0.534 ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.733      ;
; 0.633 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.832      ;
; 0.641 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.840      ;
; 0.760 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.959      ;
; 0.763 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.962      ;
; 0.764 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.963      ;
; 0.766 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.965      ;
; 0.770 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.969      ;
; 0.771 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.970      ;
; 0.773 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.972      ;
; 0.773 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.972      ;
; 0.777 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.976      ;
; 0.783 ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.982      ;
; 0.824 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.023      ;
; 0.841 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.040      ;
; 0.849 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.048      ;
; 0.859 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.058      ;
; 0.860 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.059      ;
; 0.862 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.061      ;
; 0.862 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.061      ;
; 0.866 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.065      ;
; 0.866 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.065      ;
; 0.867 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.066      ;
; 0.869 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.068      ;
; 0.873 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.072      ;
; 0.882 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.081      ;
; 0.886 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.085      ;
; 0.889 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.088      ;
; 0.955 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.154      ;
; 0.956 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.155      ;
; 0.958 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.157      ;
; 0.962 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.161      ;
; 0.962 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.161      ;
; 0.963 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.162      ;
; 0.965 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.164      ;
; 0.975 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.174      ;
; 0.978 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.177      ;
; 0.982 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.181      ;
; 0.985 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.184      ;
; 1.051 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.250      ;
; 1.052 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.251      ;
; 1.054 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.253      ;
; 1.058 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.257      ;
; 1.059 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.258      ;
; 1.071 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.270      ;
; 1.073 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.272      ;
; 1.074 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.273      ;
; 1.078 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.277      ;
; 1.080 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.279      ;
; 1.081 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.280      ;
; 1.086 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.285      ;
; 1.147 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.346      ;
; 1.148 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.347      ;
; 1.154 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.353      ;
; 1.167 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.366      ;
; 1.169 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.368      ;
; 1.170 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.369      ;
; 1.174 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.373      ;
; 1.175 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.374      ;
; 1.176 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.375      ;
; 1.182 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.381      ;
; 1.243 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.442      ;
; 1.263 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.462      ;
; 1.265 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.464      ;
; 1.270 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.469      ;
; 1.271 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.470      ;
; 1.278 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.477      ;
; 1.359 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.558      ;
; 1.367 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.566      ;
; 1.374 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.573      ;
; 1.463 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.662      ;
; 2.839 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 1.300      ; 4.283      ;
; 3.102 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:61:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 1.258      ; 4.504      ;
; 3.209 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:61:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.493      ; 3.846      ;
; 3.249 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.621      ; 4.014      ;
; 3.259 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[0] ; ClockIn      ; ClockIn     ; 0.000        ; 2.138      ; 5.541      ;
; 3.261 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 1.104      ; 4.509      ;
; 3.273 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:17:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.500      ; 3.917      ;
; 3.317 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:20:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 1.857      ; 5.318      ;
; 3.321 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.547      ; 4.012      ;
; 3.352 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.474      ; 3.970      ;
; 3.418 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.331      ; 3.893      ;
; 3.477 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:61:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.579      ; 4.200      ;
; 3.494 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 1.723      ; 5.361      ;
; 3.502 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:20:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.172      ; 3.818      ;
; 3.502 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:12:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.221      ; 3.867      ;
; 3.508 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 1.865      ; 5.517      ;
; 3.512 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:61:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:17:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.458      ; 4.114      ;
; 3.534 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.795      ; 5.473      ;
; 3.543 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:61:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.505      ; 4.192      ;
; 3.549 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.338      ; 4.031      ;
; 3.558 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:15:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.389      ; 4.091      ;
; 3.561 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[0] ; ClockIn      ; ClockIn     ; 0.000        ; 1.789      ; 5.494      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; ClockIn ; 38.065 ; 0.000           ;
+---------+--------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; ClockIn ; 0.305 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; ClockIn ; 48.503 ; 0.000                         ;
+---------+--------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ClockIn'                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 38.065 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.062      ; 13.004     ;
; 38.154 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.227      ; 13.080     ;
; 38.213 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.079      ; 12.873     ;
; 38.361 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.232      ; 12.878     ;
; 38.377 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.072      ; 12.702     ;
; 38.397 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 0.806      ; 12.416     ;
; 38.405 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.774      ; 12.376     ;
; 38.486 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 0.971      ; 12.492     ;
; 38.494 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.939      ; 12.452     ;
; 38.545 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 0.823      ; 12.285     ;
; 38.553 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.791      ; 12.245     ;
; 38.609 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.972      ; 12.370     ;
; 38.658 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.219      ; 12.568     ;
; 38.693 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 0.976      ; 12.290     ;
; 38.694 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.059      ; 12.372     ;
; 38.698 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.137      ; 12.446     ;
; 38.701 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.944      ; 12.250     ;
; 38.708 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.226      ; 12.525     ;
; 38.709 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 0.816      ; 12.114     ;
; 38.717 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.784      ; 12.074     ;
; 38.724 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.008      ; 12.291     ;
; 38.747 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.384      ; 12.644     ;
; 38.757 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.989      ; 12.239     ;
; 38.768 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.068      ; 12.307     ;
; 38.783 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.224      ; 12.448     ;
; 38.797 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.391      ; 12.601     ;
; 38.806 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.236      ; 12.437     ;
; 38.811 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 0.985      ; 12.181     ;
; 38.813 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.173      ; 12.367     ;
; 38.842 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.076      ; 12.241     ;
; 38.856 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.243      ; 12.394     ;
; 38.864 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.157      ; 12.300     ;
; 38.868 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.934      ; 12.073     ;
; 38.872 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.025      ; 12.160     ;
; 38.883 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.078      ; 12.202     ;
; 38.900 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.150      ; 12.257     ;
; 38.905 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.142      ; 12.244     ;
; 38.921 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 1.339      ; 12.425     ;
; 38.921 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.149      ; 12.235     ;
; 38.921 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.982      ; 12.068     ;
; 38.932 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.436      ; 12.511     ;
; 38.935 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.124      ; 12.196     ;
; 38.953 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.322      ; 12.376     ;
; 38.954 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.389      ; 12.442     ;
; 38.959 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.002      ; 12.050     ;
; 38.970 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.229      ; 12.266     ;
; 38.972 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.243      ; 12.278     ;
; 38.986 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.155      ; 12.176     ;
; 38.990 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.229      ; 12.246     ;
; 38.991 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:5:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.160      ; 12.176     ;
; 39.000 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:44:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 1.107      ; 12.114     ;
; 39.002 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:49:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 1.138      ; 12.143     ;
; 39.004 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.396      ; 12.399     ;
; 39.006 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.069      ; 12.070     ;
; 39.009 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:39:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.308      ; 12.306     ;
; 39.010 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.126      ; 12.123     ;
; 39.010 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.314      ; 12.311     ;
; 39.012 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.174      ; 12.169     ;
; 39.016 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.024      ; 12.015     ;
; 39.016 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.951      ; 11.942     ;
; 39.020 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.236      ; 12.223     ;
; 39.020 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.178      ; 12.165     ;
; 39.024 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.289      ; 12.272     ;
; 39.028 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:45:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.232      ; 12.211     ;
; 39.028 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.453      ; 12.432     ;
; 39.031 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.095      ; 12.071     ;
; 39.036 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.018      ; 11.989     ;
; 39.043 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:25:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.395      ; 12.359     ;
; 39.066 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.031      ; 11.972     ;
; 39.069 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.061      ; 11.999     ;
; 39.069 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 1.356      ; 12.294     ;
; 39.069 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.166      ; 12.104     ;
; 39.074 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 0.906      ; 11.839     ;
; 39.075 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.320      ; 12.252     ;
; 39.080 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:5:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.325      ; 12.252     ;
; 39.083 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.141      ; 12.065     ;
; 39.096 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 1.131      ; 12.042     ;
; 39.098 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:39:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.473      ; 12.382     ;
; 39.099 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.291      ; 12.199     ;
; 39.100 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 0.812      ; 11.719     ;
; 39.105 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.189      ; 12.091     ;
; 39.107 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.155      ; 12.055     ;
; 39.108 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.780      ; 11.679     ;
; 39.111 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:45:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 1.232      ; 12.128     ;
; 39.116 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.934      ; 11.825     ;
; 39.117 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:45:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.397      ; 12.287     ;
; 39.122 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 1.366      ; 12.251     ;
; 39.123 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 0.995      ; 11.879     ;
; 39.126 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 1.031      ; 11.912     ;
; 39.129 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:2:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.108      ; 11.986     ;
; 39.132 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:25:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.560      ; 12.435     ;
; 39.134 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.172      ; 12.045     ;
; 39.135 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 1.169      ; 12.041     ;
; 39.136 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:55:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.133      ; 12.004     ;
; 39.139 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 1.174      ; 12.042     ;
; 39.139 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:5:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.177      ; 12.045     ;
; 39.148 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:44:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 1.124      ; 11.983     ;
; 39.150 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[3]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.774      ; 11.631     ;
; 39.150 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:49:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 1.155      ; 12.012     ;
; 39.155 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 1.196      ; 12.048     ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ClockIn'                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.305 ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.425      ;
; 0.307 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.427      ;
; 0.317 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.439      ;
; 0.371 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.491      ;
; 0.372 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.492      ;
; 0.456 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.576      ;
; 0.464 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.588      ;
; 0.475 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.595      ;
; 0.477 ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.597      ;
; 0.482 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.602      ;
; 0.519 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.639      ;
; 0.520 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.640      ;
; 0.529 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.649      ;
; 0.530 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.652      ;
; 0.533 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.654      ;
; 0.583 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.703      ;
; 0.586 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.706      ;
; 0.595 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.715      ;
; 0.596 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.716      ;
; 0.596 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.716      ;
; 0.596 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.716      ;
; 0.597 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.717      ;
; 0.598 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.718      ;
; 0.599 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.719      ;
; 0.599 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.719      ;
; 0.600 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.720      ;
; 0.631 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.751      ;
; 0.633 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.753      ;
; 0.636 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.756      ;
; 0.649 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.769      ;
; 0.652 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.772      ;
; 0.661 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.781      ;
; 0.662 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.782      ;
; 0.662 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.782      ;
; 0.663 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.783      ;
; 0.665 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.785      ;
; 0.665 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.785      ;
; 0.666 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.786      ;
; 0.694 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.814      ;
; 0.697 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.817      ;
; 0.699 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.819      ;
; 0.702 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.822      ;
; 0.715 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.835      ;
; 0.718 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.838      ;
; 0.728 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.848      ;
; 0.728 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.848      ;
; 0.729 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.849      ;
; 0.731 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.851      ;
; 0.760 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.880      ;
; 0.763 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.883      ;
; 0.765 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.885      ;
; 0.781 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.901      ;
; 0.784 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.904      ;
; 0.794 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.914      ;
; 0.826 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.946      ;
; 0.829 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.949      ;
; 0.847 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.967      ;
; 0.892 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 1.012      ;
; 1.516 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.963      ; 2.563      ;
; 1.667 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:61:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.910      ; 2.661      ;
; 1.744 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.542      ; 2.370      ;
; 1.756 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.842      ; 2.682      ;
; 1.771 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:17:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.466      ; 2.321      ;
; 1.794 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.505      ; 2.383      ;
; 1.807 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[0] ; ClockIn      ; ClockIn     ; 0.000        ; 1.418      ; 3.309      ;
; 1.819 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:61:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.358      ; 2.261      ;
; 1.895 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:61:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.489      ; 2.468      ;
; 1.922 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:61:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:17:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.413      ; 2.419      ;
; 1.929 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 1.203      ; 3.216      ;
; 1.933 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.244      ; 3.261      ;
; 1.937 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:15:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.395      ; 2.416      ;
; 1.944 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.330      ; 2.358      ;
; 1.944 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[0] ; ClockIn      ; ClockIn     ; 0.000        ; 1.254      ; 3.282      ;
; 1.945 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:61:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.452      ; 2.481      ;
; 1.947 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.367      ; 2.398      ;
; 1.950 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:20:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.245      ; 2.279      ;
; 1.951 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:12:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 0.243      ; 2.278      ;
; 1.957 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:25:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 1.006      ; 3.047      ;
; 1.965 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:20:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[6] ; ClockIn      ; ClockIn     ; 0.000        ; 1.150      ; 3.199      ;
; 1.967 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 0.823      ; 2.874      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; 30.253 ; 0.305 ; N/A      ; N/A     ; 48.226              ;
;  ClockIn         ; 30.253 ; 0.305 ; N/A      ; N/A     ; 48.226              ;
; Design-wide TNS  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  ClockIn         ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; memclock      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOUT[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOUT[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOUT[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOUT[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOUT[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOUT[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOUT[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOUT[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; ClockIn                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DataIN[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DataIN[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DataIN[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DataIN[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DataIN[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DataIN[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DataIN[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DataIN[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; memclock      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Address[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Address[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Address[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Address[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Address[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Address[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Address[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Address[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Address[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Address[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Address[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Address[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Address[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Address[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Address[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Address[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUO[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUO[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUO[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUO[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; ALUO[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUO[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUO[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUO[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DataOUT[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DataOUT[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DataOUT[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DataOUT[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DataOUT[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; DataOUT[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DataOUT[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DataOUT[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; memclock      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Address[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Address[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Address[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Address[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Address[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Address[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Address[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Address[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Address[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Address[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Address[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Address[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Address[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Address[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Address[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Address[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; ALUO[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DataOUT[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DataOUT[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DataOUT[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DataOUT[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DataOUT[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; DataOUT[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DataOUT[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DataOUT[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; memclock      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Address[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Address[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Address[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Address[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Address[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Address[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Address[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Address[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Address[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Address[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Address[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Address[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Address[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Address[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Address[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Address[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ALUO[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DataOUT[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DataOUT[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DataOUT[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DataOUT[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DataOUT[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; DataOUT[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DataOUT[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DataOUT[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ClockIn    ; ClockIn  ; 492622   ; 8300629  ; 112      ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ClockIn    ; ClockIn  ; 492622   ; 8300629  ; 112      ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 25    ; 25   ;
; Unconstrained Input Port Paths  ; 529   ; 529  ;
; Unconstrained Output Ports      ; 49    ; 49   ;
; Unconstrained Output Port Paths ; 2410  ; 2410 ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------+---------+------+---------------+
; Target                                                                                                        ; Clock   ; Type ; Status        ;
+---------------------------------------------------------------------------------------------------------------+---------+------+---------------+
; ClockIn                                                                                                       ; ClockIn ; Base ; Constrained   ;
; ID:inst5|EQ_LAT                                                                                               ;         ; Base ; Unconstrained ;
; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ;         ; Base ; Unconstrained ;
; expansionIF:inst8|DFF_Rising:addressStorage|Q[0]                                                              ;         ; Base ; Unconstrained ;
+---------------------------------------------------------------------------------------------------------------+---------+------+---------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; ClockIn     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataIN[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataIN[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataIN[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataIN[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataIN[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataIN[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataIN[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataIN[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; ALUO[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOUT[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOUT[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOUT[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOUT[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOUT[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOUT[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOUT[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOUT[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memclock     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; ClockIn     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataIN[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataIN[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataIN[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataIN[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataIN[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataIN[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataIN[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataIN[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; ALUO[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOUT[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOUT[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOUT[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOUT[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOUT[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOUT[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOUT[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DataOUT[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memclock     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Sun Jan 28 21:53:38 2018
Info: Command: quartus_sta SANDBOX -c DEO-CV
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'SANDBOX.out.sdc'
Warning (332060): Node: ID:inst5|EQ_LAT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ID:inst5|PCOut[11] is being clocked by ID:inst5|EQ_LAT
Warning (332060): Node: PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ID:inst5|EQ_LAT is being clocked by PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0
Warning (332060): Node: expansionIF:inst8|DFF_Rising:addressStorage|Q[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PAL:inst10|DFF_Rising:\GEN_REG_sOut:1:REGX|Q[7] is being clocked by expansionIF:inst8|DFF_Rising:addressStorage|Q[0]
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From ClockIn (Rise) to ClockIn (Rise) (setup and hold)
    Critical Warning (332169): From ClockIn (Fall) to ClockIn (Rise) (setup and hold)
    Critical Warning (332169): From ClockIn (Rise) to ClockIn (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 30.253
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    30.253               0.000 ClockIn 
Info (332146): Worst-case hold slack is 0.572
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.572               0.000 ClockIn 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 48.226
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.226               0.000 ClockIn 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: ID:inst5|EQ_LAT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ID:inst5|PCOut[11] is being clocked by ID:inst5|EQ_LAT
Warning (332060): Node: PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ID:inst5|EQ_LAT is being clocked by PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0
Warning (332060): Node: expansionIF:inst8|DFF_Rising:addressStorage|Q[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PAL:inst10|DFF_Rising:\GEN_REG_sOut:1:REGX|Q[7] is being clocked by expansionIF:inst8|DFF_Rising:addressStorage|Q[0]
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From ClockIn (Rise) to ClockIn (Rise) (setup and hold)
    Critical Warning (332169): From ClockIn (Fall) to ClockIn (Rise) (setup and hold)
    Critical Warning (332169): From ClockIn (Rise) to ClockIn (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 32.351
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    32.351               0.000 ClockIn 
Info (332146): Worst-case hold slack is 0.513
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.513               0.000 ClockIn 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 48.446
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.446               0.000 ClockIn 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: ID:inst5|EQ_LAT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ID:inst5|PCOut[11] is being clocked by ID:inst5|EQ_LAT
Warning (332060): Node: PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ID:inst5|EQ_LAT is being clocked by PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0
Warning (332060): Node: expansionIF:inst8|DFF_Rising:addressStorage|Q[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PAL:inst10|DFF_Rising:\GEN_REG_sOut:1:REGX|Q[7] is being clocked by expansionIF:inst8|DFF_Rising:addressStorage|Q[0]
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From ClockIn (Rise) to ClockIn (Rise) (setup and hold)
    Critical Warning (332169): From ClockIn (Fall) to ClockIn (Rise) (setup and hold)
    Critical Warning (332169): From ClockIn (Rise) to ClockIn (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 38.065
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    38.065               0.000 ClockIn 
Info (332146): Worst-case hold slack is 0.305
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.305               0.000 ClockIn 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 48.503
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.503               0.000 ClockIn 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 725 megabytes
    Info: Processing ended: Sun Jan 28 21:53:43 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


