$date
	Fri Sep 18 11:31:17 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! carry $end
$var wire 1 " sum $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#1
0"
0!
0%
0$
0#
#2
1"
1%
#3
0%
1$
#4
1!
0"
1%
#5
0!
1"
0%
0$
1#
#6
1!
0"
1%
#7
0%
1$
#8
1"
1%
#1000
