<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="dec_test/testbench/dec_test_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="dec_test/testbench/dec_test_tb/simulation/submodules/avalon_mm_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_mm_pkg" />
 <file
   path="dec_test/testbench/dec_test_tb/simulation/submodules/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_utilities_pkg" />
 <file
   path="dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="master_m0_limiter" />
 <file
   path="dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="master_m0_limiter" />
 <file
   path="dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="master_m0_limiter" />
 <file
   path="dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="master_m0_limiter" />
 <file
   path="dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="sem_ctl_slave_agent_rsp_fifo" />
 <file
   path="dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="sem_ctl_slave_agent" />
 <file
   path="dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="sem_ctl_slave_agent" />
 <file
   path="dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="master_m0_agent" />
 <file
   path="dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="sem_ctl_slave_translator" />
 <file
   path="dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="master_m0_translator" />
 <file
   path="dec_test/testbench/dec_test_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="dec_test/testbench/dec_test_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="dec_test/testbench/dec_test_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv"
   type="SYSTEM_VERILOG"
   library="sem" />
 <file
   path="dec_test/testbench/dec_test_tb/simulation/submodules/periodram.v"
   type="VERILOG"
   library="sem" />
 <file
   path="dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv"
   type="SYSTEM_VERILOG"
   library="master" />
 <file
   path="dec_test/testbench/dec_test_tb/simulation/submodules/altera_conduit_bfm.sv"
   type="SYSTEM_VERILOG"
   library="dec_test_inst_sem_export_bfm" />
 <file
   path="dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="dec_test_inst_reset_bfm" />
 <file
   path="dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="dec_test_inst_clk_bfm" />
 <file
   path="dec_test/testbench/dec_test_tb/simulation/submodules/dec_test.v"
   type="VERILOG"
   library="dec_test_inst" />
 <file
   path="dec_test/testbench/dec_test_tb/simulation/dec_test_tb.v"
   type="VERILOG" />
 <topLevel name="dec_test_tb" />
 <deviceFamily name="cycloneive" />
</simPackage>
