00:10:17 INFO  : Registering command handlers for SDK TCF services
00:10:17 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\temp_xsdb_launch_script.tcl
00:10:19 INFO  : XSCT server has started successfully.
00:10:19 INFO  : Successfully done setting XSCT server connection channel  
00:10:19 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper.hdf.
00:10:19 INFO  : Successfully done setting SDK workspace  
01:16:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:16:52 INFO  : 'fpga -state' command is executed.
01:17:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:17:05 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:17:05 INFO  : 'jtag frequency' command is executed.
01:17:05 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:17:05 INFO  : Context for 'APU' is selected.
01:17:05 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:17:05 INFO  : 'configparams force-mem-access 1' command is executed.
01:17:05 INFO  : Context for 'APU' is selected.
01:17:05 INFO  : 'stop' command is executed.
01:17:05 INFO  : 'ps7_init' command is executed.
01:17:05 INFO  : 'ps7_post_config' command is executed.
01:17:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:17:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:17:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:17:05 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_01/Debug/exercise_01.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:17:05 INFO  : 'configparams force-mem-access 0' command is executed.
01:17:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_01/Debug/exercise_01.elf
configparams force-mem-access 0
----------------End of Script----------------

01:17:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:17:06 INFO  : 'con' command is executed.
01:17:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

01:17:06 INFO  : Disconnected from the channel tcfchan#1.
19:44:50 INFO  : Registering command handlers for SDK TCF services
19:44:50 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\temp_xsdb_launch_script.tcl
19:44:52 INFO  : XSCT server has started successfully.
19:44:52 INFO  : Successfully done setting XSCT server connection channel  
19:44:52 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper.hdf.
19:44:52 INFO  : Successfully done setting SDK workspace  
19:44:52 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:46:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:46:09 INFO  : 'fpga -state' command is executed.
19:46:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:46:09 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:46:09 INFO  : 'jtag frequency' command is executed.
19:46:09 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:46:09 INFO  : Context for 'APU' is selected.
19:46:09 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:46:09 INFO  : 'configparams force-mem-access 1' command is executed.
19:46:09 INFO  : Context for 'APU' is selected.
19:46:09 INFO  : 'stop' command is executed.
19:46:10 INFO  : 'ps7_init' command is executed.
19:46:10 INFO  : 'ps7_post_config' command is executed.
19:46:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:46:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:10 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_01/Debug/exercise_01.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:46:10 INFO  : 'configparams force-mem-access 0' command is executed.
19:46:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_01/Debug/exercise_01.elf
configparams force-mem-access 0
----------------End of Script----------------

19:46:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:10 INFO  : 'con' command is executed.
19:46:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:46:10 INFO  : Disconnected from the channel tcfchan#1.
00:33:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:33:18 INFO  : 'fpga -state' command is executed.
00:33:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:18 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:33:18 INFO  : 'jtag frequency' command is executed.
00:33:18 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:33:18 INFO  : Context for 'APU' is selected.
00:33:18 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:33:18 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:18 INFO  : Context for 'APU' is selected.
00:33:18 INFO  : 'stop' command is executed.
00:33:19 INFO  : 'ps7_init' command is executed.
00:33:19 INFO  : 'ps7_post_config' command is executed.
00:33:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:33:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:19 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_01/Debug/exercise_01.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:33:19 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_01/Debug/exercise_01.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:19 INFO  : 'con' command is executed.
00:33:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:33:19 INFO  : Disconnected from the channel tcfchan#2.
02:04:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:04:17 INFO  : 'fpga -state' command is executed.
02:04:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:04:17 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:04:17 INFO  : 'jtag frequency' command is executed.
02:04:17 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:04:17 INFO  : Context for 'APU' is selected.
02:04:17 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:04:17 INFO  : 'configparams force-mem-access 1' command is executed.
02:04:17 INFO  : Context for 'APU' is selected.
02:04:17 INFO  : 'stop' command is executed.
02:04:18 INFO  : 'ps7_init' command is executed.
02:04:18 INFO  : 'ps7_post_config' command is executed.
02:04:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:04:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:18 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_02/Debug/exercise_02.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:04:18 INFO  : 'configparams force-mem-access 0' command is executed.
02:04:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_02/Debug/exercise_02.elf
configparams force-mem-access 0
----------------End of Script----------------

02:04:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:18 INFO  : 'con' command is executed.
02:04:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:04:18 INFO  : Disconnected from the channel tcfchan#3.
02:04:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:04:55 INFO  : 'fpga -state' command is executed.
02:04:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:04:56 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:04:56 INFO  : 'jtag frequency' command is executed.
02:04:56 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:04:56 INFO  : Context for 'APU' is selected.
02:04:57 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:04:57 INFO  : 'configparams force-mem-access 1' command is executed.
02:04:57 INFO  : Context for 'APU' is selected.
02:04:57 INFO  : 'stop' command is executed.
02:04:58 INFO  : 'ps7_init' command is executed.
02:04:58 INFO  : 'ps7_post_config' command is executed.
02:04:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:04:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:58 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_02/Debug/exercise_02.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:04:58 INFO  : 'configparams force-mem-access 0' command is executed.
02:04:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_02/Debug/exercise_02.elf
configparams force-mem-access 0
----------------End of Script----------------

02:04:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:58 INFO  : 'con' command is executed.
02:04:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:04:58 INFO  : Disconnected from the channel tcfchan#4.
02:10:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:10:05 INFO  : 'fpga -state' command is executed.
02:10:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:10:05 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:10:05 INFO  : 'jtag frequency' command is executed.
02:10:06 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:10:06 INFO  : Context for 'APU' is selected.
02:10:06 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:10:06 INFO  : 'configparams force-mem-access 1' command is executed.
02:10:06 INFO  : Context for 'APU' is selected.
02:10:06 INFO  : 'stop' command is executed.
02:10:06 INFO  : 'ps7_init' command is executed.
02:10:06 INFO  : 'ps7_post_config' command is executed.
02:10:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:10:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:06 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_03/Debug/exercise_03.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:10:06 INFO  : 'configparams force-mem-access 0' command is executed.
02:10:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_03/Debug/exercise_03.elf
configparams force-mem-access 0
----------------End of Script----------------

02:10:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:06 INFO  : 'con' command is executed.
02:10:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:10:06 INFO  : Disconnected from the channel tcfchan#5.
02:13:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:13:15 INFO  : 'fpga -state' command is executed.
02:13:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:13:15 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:13:15 INFO  : 'jtag frequency' command is executed.
02:13:15 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:13:15 INFO  : Context for 'APU' is selected.
02:13:15 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:13:15 INFO  : 'configparams force-mem-access 1' command is executed.
02:13:15 INFO  : Context for 'APU' is selected.
02:13:15 INFO  : 'stop' command is executed.
02:13:15 INFO  : 'ps7_init' command is executed.
02:13:15 INFO  : 'ps7_post_config' command is executed.
02:13:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:13:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:16 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_03/Debug/exercise_03.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:13:16 INFO  : 'configparams force-mem-access 0' command is executed.
02:13:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_03/Debug/exercise_03.elf
configparams force-mem-access 0
----------------End of Script----------------

02:13:16 INFO  : Memory regions updated for context APU
02:13:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:16 INFO  : 'con' command is executed.
02:13:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:13:16 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_exercise_03.elf_on_local.tcl'
02:46:48 INFO  : Disconnected from the channel tcfchan#6.
00:41:47 INFO  : Registering command handlers for SDK TCF services
00:41:48 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\temp_xsdb_launch_script.tcl
00:41:50 INFO  : XSCT server has started successfully.
00:41:50 INFO  : Successfully done setting XSCT server connection channel  
00:41:50 INFO  : Successfully done setting SDK workspace  
00:41:50 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper.hdf.
00:41:50 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:36:51 INFO  : Registering command handlers for SDK TCF services
18:36:52 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\temp_xsdb_launch_script.tcl
18:36:55 INFO  : XSCT server has started successfully.
18:36:55 INFO  : Successfully done setting XSCT server connection channel  
18:36:58 INFO  : Successfully done setting SDK workspace  
18:36:58 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper.hdf.
18:36:58 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:37:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1550141579793,  Project:1548835458141
18:37:03 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper.hdf.
18:37:03 INFO  : Copied contents of C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:37:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:37:36 INFO  : 
18:37:37 INFO  : Updating hardware inferred compiler options for exercise_01.
18:37:38 INFO  : Updating hardware inferred compiler options for exercise_02.
18:37:38 INFO  : Updating hardware inferred compiler options for exercise_03.
18:37:38 INFO  : Clearing existing target manager status.
01:21:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:21:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:21:59 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:22:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:22:33 INFO  : 'fpga -state' command is executed.
01:22:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:22:34 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:22:34 INFO  : 'jtag frequency' command is executed.
01:22:34 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:22:34 INFO  : Context for 'APU' is selected.
01:22:34 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:22:34 INFO  : 'configparams force-mem-access 1' command is executed.
01:22:34 INFO  : Context for 'APU' is selected.
01:22:34 INFO  : 'stop' command is executed.
01:22:34 INFO  : 'ps7_init' command is executed.
01:22:34 INFO  : 'ps7_post_config' command is executed.
01:22:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:22:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:34 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:22:34 INFO  : 'configparams force-mem-access 0' command is executed.
01:22:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

01:22:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:35 INFO  : 'con' command is executed.
01:22:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

01:22:35 INFO  : Disconnected from the channel tcfchan#1.
01:38:39 INFO  : Registering command handlers for SDK TCF services
01:38:39 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\temp_xsdb_launch_script.tcl
01:38:41 INFO  : XSCT server has started successfully.
01:38:42 INFO  : Successfully done setting XSCT server connection channel  
01:38:42 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper.hdf.
01:38:42 INFO  : Successfully done setting SDK workspace  
01:38:42 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
01:46:44 INFO  : Registering command handlers for SDK TCF services
01:46:44 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\temp_xsdb_launch_script.tcl
01:46:46 INFO  : XSCT server has started successfully.
01:46:46 INFO  : Successfully done setting XSCT server connection channel  
01:46:46 INFO  : Successfully done setting SDK workspace  
01:46:46 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper.hdf.
01:46:46 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
02:51:22 INFO  : Registering command handlers for SDK TCF services
02:51:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\temp_xsdb_launch_script.tcl
02:51:24 INFO  : XSCT server has started successfully.
02:51:24 INFO  : Successfully done setting XSCT server connection channel  
02:51:25 INFO  : Successfully done setting SDK workspace  
02:51:25 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper.hdf.
02:51:25 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
02:51:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1550225565102,  Project:1550141579793
02:51:27 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper.hdf.
02:51:28 INFO  : Copied contents of C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
02:51:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:51:33 INFO  : 
02:51:34 INFO  : Updating hardware inferred compiler options for exercise_01.
02:51:34 INFO  : Updating hardware inferred compiler options for exercise_02.
02:51:35 INFO  : Updating hardware inferred compiler options for exercise_03.
02:51:36 INFO  : Updating hardware inferred compiler options for exercise_05.
02:51:36 INFO  : Clearing existing target manager status.
02:51:36 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
02:51:58 WARN  : Linker script will not be updated automatically. Users need to update it manually.
02:54:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:54:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:54:46 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:55:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:55:26 INFO  : 'fpga -state' command is executed.
02:55:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:55:26 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:55:26 INFO  : 'jtag frequency' command is executed.
02:55:26 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:55:26 INFO  : Context for 'APU' is selected.
02:55:26 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:55:26 INFO  : 'configparams force-mem-access 1' command is executed.
02:55:26 INFO  : Context for 'APU' is selected.
02:55:26 INFO  : 'stop' command is executed.
02:55:26 INFO  : 'ps7_init' command is executed.
02:55:26 INFO  : 'ps7_post_config' command is executed.
02:55:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:55:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:55:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:55:27 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:55:27 INFO  : 'configparams force-mem-access 0' command is executed.
02:55:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

02:55:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:55:27 INFO  : 'con' command is executed.
02:55:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:55:27 INFO  : Disconnected from the channel tcfchan#1.
02:56:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:56:03 INFO  : 'fpga -state' command is executed.
02:56:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:56:04 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:56:04 INFO  : 'jtag frequency' command is executed.
02:56:04 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:56:04 INFO  : Context for 'APU' is selected.
02:56:07 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:56:07 INFO  : 'configparams force-mem-access 1' command is executed.
02:56:07 INFO  : Context for 'APU' is selected.
02:56:07 INFO  : 'stop' command is executed.
02:56:08 INFO  : 'ps7_init' command is executed.
02:56:08 INFO  : 'ps7_post_config' command is executed.
02:56:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:56:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:56:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:56:09 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:56:09 INFO  : 'configparams force-mem-access 0' command is executed.
02:56:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

02:56:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:56:09 INFO  : 'con' command is executed.
02:56:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:56:09 INFO  : Disconnected from the channel tcfchan#2.
03:01:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
03:01:51 INFO  : 'fpga -state' command is executed.
03:01:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:01:52 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
03:01:52 INFO  : 'jtag frequency' command is executed.
03:01:52 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:01:52 INFO  : Context for 'APU' is selected.
03:01:52 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:01:52 INFO  : 'configparams force-mem-access 1' command is executed.
03:01:52 INFO  : Context for 'APU' is selected.
03:01:52 INFO  : 'stop' command is executed.
03:01:52 INFO  : 'ps7_init' command is executed.
03:01:53 INFO  : 'ps7_post_config' command is executed.
03:01:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:01:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:01:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:01:53 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:01:53 INFO  : 'configparams force-mem-access 0' command is executed.
03:01:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

03:02:21 INFO  : Disconnected from the channel tcfchan#3.
03:03:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
03:03:04 INFO  : 'fpga -state' command is executed.
03:03:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:03:04 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
03:03:04 INFO  : 'jtag frequency' command is executed.
03:03:04 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:03:04 INFO  : Context for 'APU' is selected.
03:03:04 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:03:04 INFO  : 'configparams force-mem-access 1' command is executed.
03:03:05 INFO  : Context for 'APU' is selected.
03:03:05 INFO  : 'stop' command is executed.
03:03:05 INFO  : 'ps7_init' command is executed.
03:03:05 INFO  : 'ps7_post_config' command is executed.
03:03:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:03:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:03:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:03:06 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:03:06 INFO  : 'configparams force-mem-access 0' command is executed.
03:03:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

03:03:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:03:06 INFO  : 'con' command is executed.
03:03:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

03:03:06 INFO  : Disconnected from the channel tcfchan#4.
03:05:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
03:05:15 INFO  : 'fpga -state' command is executed.
03:05:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:05:16 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
03:05:16 INFO  : 'jtag frequency' command is executed.
03:05:16 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:05:16 INFO  : Context for 'APU' is selected.
03:05:16 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:05:16 INFO  : 'configparams force-mem-access 1' command is executed.
03:05:16 INFO  : Context for 'APU' is selected.
03:05:16 INFO  : 'stop' command is executed.
03:05:17 INFO  : 'ps7_init' command is executed.
03:05:17 INFO  : 'ps7_post_config' command is executed.
03:05:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:05:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:05:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:05:18 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:05:18 INFO  : 'configparams force-mem-access 0' command is executed.
03:05:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

03:05:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:05:18 INFO  : 'con' command is executed.
03:05:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

03:05:18 INFO  : Disconnected from the channel tcfchan#5.
03:06:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
03:06:11 INFO  : 'fpga -state' command is executed.
03:06:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:06:12 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
03:06:12 INFO  : 'jtag frequency' command is executed.
03:06:12 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:06:12 INFO  : Context for 'APU' is selected.
03:06:12 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:06:12 INFO  : 'configparams force-mem-access 1' command is executed.
03:06:12 INFO  : Context for 'APU' is selected.
03:06:12 INFO  : 'stop' command is executed.
03:06:13 INFO  : 'ps7_init' command is executed.
03:06:13 INFO  : 'ps7_post_config' command is executed.
03:06:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:06:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:06:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:06:14 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:06:14 INFO  : 'configparams force-mem-access 0' command is executed.
03:06:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

03:06:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:06:14 INFO  : 'con' command is executed.
03:06:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

03:06:14 INFO  : Disconnected from the channel tcfchan#6.
00:06:47 INFO  : Registering command handlers for SDK TCF services
00:06:48 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\temp_xsdb_launch_script.tcl
00:06:50 INFO  : XSCT server has started successfully.
00:06:50 INFO  : Successfully done setting XSCT server connection channel  
00:06:50 INFO  : Successfully done setting SDK workspace  
00:06:50 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper.hdf.
00:06:50 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
00:16:34 INFO  : Registering command handlers for SDK TCF services
00:16:35 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\temp_xsdb_launch_script.tcl
00:16:45 INFO  : XSCT server has started successfully.
00:16:45 INFO  : Successfully done setting XSCT server connection channel  
00:16:53 INFO  : Successfully done setting SDK workspace  
00:16:53 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper.hdf.
00:16:54 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
01:49:55 INFO  : Registering command handlers for SDK TCF services
01:49:56 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\temp_xsdb_launch_script.tcl
01:49:58 INFO  : XSCT server has started successfully.
01:49:58 INFO  : Successfully done setting XSCT server connection channel  
01:49:58 INFO  : Successfully done setting SDK workspace  
01:49:58 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper.hdf.
01:49:58 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
01:51:11 INFO  : Example project standalone_bsp_00_xuartps_low_echo_example_1 has been created successfully.
01:51:11 INFO  : Example project standalone_bsp_00_xuartps_intr_example_1 has been created successfully.
01:51:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:51:59 INFO  : 'fpga -state' command is executed.
01:52:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:52:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:52:31 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:52:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:52:43 INFO  : 'fpga -state' command is executed.
01:52:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:52:43 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:52:43 INFO  : 'jtag frequency' command is executed.
01:52:43 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:52:43 INFO  : Context for 'APU' is selected.
01:52:43 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:52:43 INFO  : 'configparams force-mem-access 1' command is executed.
01:52:43 INFO  : Context for 'APU' is selected.
01:52:44 INFO  : 'stop' command is executed.
01:52:44 INFO  : 'ps7_init' command is executed.
01:52:44 INFO  : 'ps7_post_config' command is executed.
01:52:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:52:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:52:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:52:44 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/standalone_bsp_00_xuartps_intr_example_1/Debug/standalone_bsp_00_xuartps_intr_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:52:44 INFO  : 'configparams force-mem-access 0' command is executed.
01:52:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/standalone_bsp_00_xuartps_intr_example_1/Debug/standalone_bsp_00_xuartps_intr_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

01:52:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:52:44 INFO  : 'con' command is executed.
01:52:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

01:52:44 INFO  : Disconnected from the channel tcfchan#1.
01:52:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:52:59 INFO  : 'fpga -state' command is executed.
01:52:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:53:00 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:53:00 INFO  : 'jtag frequency' command is executed.
01:53:00 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:53:00 INFO  : Context for 'APU' is selected.
01:53:00 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:53:00 INFO  : 'configparams force-mem-access 1' command is executed.
01:53:00 INFO  : Context for 'APU' is selected.
01:53:00 INFO  : 'stop' command is executed.
01:53:01 INFO  : 'ps7_init' command is executed.
01:53:01 INFO  : 'ps7_post_config' command is executed.
01:53:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:53:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:53:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:53:02 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/standalone_bsp_00_xuartps_low_echo_example_1/Debug/standalone_bsp_00_xuartps_low_echo_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:53:02 INFO  : 'configparams force-mem-access 0' command is executed.
01:53:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/standalone_bsp_00_xuartps_low_echo_example_1/Debug/standalone_bsp_00_xuartps_low_echo_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

01:53:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:53:02 INFO  : 'con' command is executed.
01:53:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

01:53:02 INFO  : Disconnected from the channel tcfchan#2.
18:23:43 INFO  : Registering command handlers for SDK TCF services
18:23:44 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\temp_xsdb_launch_script.tcl
18:23:53 INFO  : XSCT server has started successfully.
18:23:56 INFO  : Successfully done setting XSCT server connection channel  
18:23:56 INFO  : Successfully done setting SDK workspace  
18:23:56 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper.hdf.
18:23:56 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:24:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:24:20 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:24:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:24:39 INFO  : 'fpga -state' command is executed.
18:24:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:39 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:24:39 INFO  : 'jtag frequency' command is executed.
18:24:39 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:24:39 INFO  : Context for 'APU' is selected.
18:24:39 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:24:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:39 INFO  : Context for 'APU' is selected.
18:24:39 INFO  : 'stop' command is executed.
18:24:40 INFO  : 'ps7_init' command is executed.
18:24:40 INFO  : 'ps7_post_config' command is executed.
18:24:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:24:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:40 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/standalone_bsp_00_xuartps_low_echo_example_1/Debug/standalone_bsp_00_xuartps_low_echo_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:24:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/standalone_bsp_00_xuartps_low_echo_example_1/Debug/standalone_bsp_00_xuartps_low_echo_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:40 INFO  : 'con' command is executed.
18:24:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:24:40 INFO  : Disconnected from the channel tcfchan#1.
18:25:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:25:43 INFO  : 'fpga -state' command is executed.
18:25:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:44 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:25:44 INFO  : 'jtag frequency' command is executed.
18:25:44 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:25:44 INFO  : Context for 'APU' is selected.
18:25:44 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:25:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:44 INFO  : Context for 'APU' is selected.
18:25:45 INFO  : 'stop' command is executed.
18:25:45 INFO  : 'ps7_init' command is executed.
18:25:45 INFO  : 'ps7_post_config' command is executed.
18:25:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:25:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:46 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/standalone_bsp_00_xuartps_low_echo_example_1/Debug/standalone_bsp_00_xuartps_low_echo_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/standalone_bsp_00_xuartps_low_echo_example_1/Debug/standalone_bsp_00_xuartps_low_echo_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:46 INFO  : 'con' command is executed.
18:25:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:25:46 INFO  : Disconnected from the channel tcfchan#2.
19:32:08 INFO  : Example project standalone_bsp_00_xgpiops_intr_example_1 has been created successfully.
22:11:14 INFO  : Registering command handlers for SDK TCF services
22:11:15 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\temp_xsdb_launch_script.tcl
22:11:17 INFO  : XSCT server has started successfully.
22:11:17 INFO  : Successfully done setting XSCT server connection channel  
22:11:17 INFO  : Successfully done setting SDK workspace  
22:11:17 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper.hdf.
22:11:17 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
00:11:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:11:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:11:40 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:13:00 INFO  : Example project standalone_bsp_00_xgpio_example_1 has been created successfully.
00:21:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:21:00 INFO  : 'fpga -state' command is executed.
00:21:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:21:00 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:21:00 INFO  : 'jtag frequency' command is executed.
00:21:00 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:21:00 INFO  : Context for 'APU' is selected.
00:21:00 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:21:00 INFO  : 'configparams force-mem-access 1' command is executed.
00:21:00 INFO  : Context for 'APU' is selected.
00:21:00 INFO  : 'stop' command is executed.
00:21:00 INFO  : 'ps7_init' command is executed.
00:21:00 INFO  : 'ps7_post_config' command is executed.
00:21:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:21:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:01 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/standalone_bsp_00_xgpio_example_1/Debug/standalone_bsp_00_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:21:01 INFO  : 'configparams force-mem-access 0' command is executed.
00:21:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/standalone_bsp_00_xgpio_example_1/Debug/standalone_bsp_00_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:21:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:01 INFO  : 'con' command is executed.
00:21:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:21:01 INFO  : Disconnected from the channel tcfchan#1.
00:34:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:34:03 INFO  : 'fpga -state' command is executed.
00:34:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:34:04 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:34:04 INFO  : 'jtag frequency' command is executed.
00:34:04 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:34:04 INFO  : Context for 'APU' is selected.
00:34:04 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:34:04 INFO  : 'configparams force-mem-access 1' command is executed.
00:34:04 INFO  : Context for 'APU' is selected.
00:34:04 INFO  : 'stop' command is executed.
00:34:05 INFO  : 'ps7_init' command is executed.
00:34:05 INFO  : 'ps7_post_config' command is executed.
00:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:06 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/standalone_bsp_00_xgpio_example_1/Debug/standalone_bsp_00_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:34:06 INFO  : 'configparams force-mem-access 0' command is executed.
00:34:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/standalone_bsp_00_xgpio_example_1/Debug/standalone_bsp_00_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:34:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:06 INFO  : 'con' command is executed.
00:34:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:34:06 INFO  : Disconnected from the channel tcfchan#2.
01:21:13 INFO  : Registering command handlers for SDK TCF services
01:21:14 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\temp_xsdb_launch_script.tcl
01:21:16 INFO  : XSCT server has started successfully.
01:21:16 INFO  : Successfully done setting XSCT server connection channel  
01:21:16 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper.hdf.
01:21:16 INFO  : Successfully done setting SDK workspace  
01:21:16 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
01:21:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1550567749075,  Project:1550225565102
01:21:19 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper.hdf.
01:21:19 INFO  : Copied contents of C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
01:21:22 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:21:25 INFO  : 
01:21:26 INFO  : Updating hardware inferred compiler options for exercise_01.
01:21:26 INFO  : Updating hardware inferred compiler options for exercise_02.
01:21:27 INFO  : Updating hardware inferred compiler options for exercise_03.
01:21:28 INFO  : Updating hardware inferred compiler options for exercise_05.
01:21:29 INFO  : Updating hardware inferred compiler options for standalone_bsp_00_xgpio_example_1.
01:21:30 INFO  : Updating hardware inferred compiler options for xgpiops_intr_example.
01:21:30 INFO  : Updating hardware inferred compiler options for xuartps_intr_example.
01:21:31 INFO  : Updating hardware inferred compiler options for xuartps_low_echo_example.
01:21:31 INFO  : Clearing existing target manager status.
01:25:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:25:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:25:26 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:29:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:29:32 INFO  : 'fpga -state' command is executed.
01:29:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:29:32 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:29:32 INFO  : 'jtag frequency' command is executed.
01:29:32 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:29:32 INFO  : Context for 'APU' is selected.
01:29:32 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:29:32 INFO  : 'configparams force-mem-access 1' command is executed.
01:29:33 INFO  : Context for 'APU' is selected.
01:29:33 INFO  : 'stop' command is executed.
01:29:33 INFO  : 'ps7_init' command is executed.
01:29:33 INFO  : 'ps7_post_config' command is executed.
01:29:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:29:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:33 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:29:33 INFO  : 'configparams force-mem-access 0' command is executed.
01:29:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

01:29:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:33 INFO  : 'con' command is executed.
01:29:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

01:29:33 INFO  : Disconnected from the channel tcfchan#1.
01:39:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:39:15 INFO  : 'fpga -state' command is executed.
01:39:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:39:15 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:39:15 INFO  : 'jtag frequency' command is executed.
01:39:15 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:39:15 INFO  : Context for 'APU' is selected.
01:39:15 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:39:15 INFO  : 'configparams force-mem-access 1' command is executed.
01:39:15 INFO  : Context for 'APU' is selected.
01:39:15 INFO  : 'stop' command is executed.
01:39:16 INFO  : 'ps7_init' command is executed.
01:39:16 INFO  : 'ps7_post_config' command is executed.
01:39:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:39:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:39:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:39:17 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:39:17 INFO  : 'configparams force-mem-access 0' command is executed.
01:39:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

01:39:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:39:17 INFO  : 'con' command is executed.
01:39:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

01:39:17 INFO  : Disconnected from the channel tcfchan#2.
02:01:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:01:34 INFO  : 'fpga -state' command is executed.
02:01:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:01:34 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:01:34 INFO  : 'jtag frequency' command is executed.
02:01:34 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:01:35 INFO  : Context for 'APU' is selected.
02:01:35 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:01:35 INFO  : 'configparams force-mem-access 1' command is executed.
02:01:35 INFO  : Context for 'APU' is selected.
02:01:35 INFO  : 'stop' command is executed.
02:01:35 INFO  : 'ps7_init' command is executed.
02:01:35 INFO  : 'ps7_post_config' command is executed.
02:01:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:01:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:01:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:01:36 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:01:36 INFO  : 'configparams force-mem-access 0' command is executed.
02:01:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

02:01:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:01:36 INFO  : 'con' command is executed.
02:01:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:01:36 INFO  : Disconnected from the channel tcfchan#3.
18:08:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:08:51 INFO  : 'fpga -state' command is executed.
18:08:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:52 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:08:52 INFO  : 'jtag frequency' command is executed.
18:08:52 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:08:52 INFO  : Context for 'APU' is selected.
18:08:52 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:08:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:52 INFO  : Context for 'APU' is selected.
18:08:52 INFO  : 'stop' command is executed.
18:08:53 INFO  : 'ps7_init' command is executed.
18:08:53 INFO  : 'ps7_post_config' command is executed.
18:08:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:08:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:54 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:54 INFO  : 'con' command is executed.
18:08:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:08:54 INFO  : Disconnected from the channel tcfchan#4.
18:10:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:10:30 INFO  : 'fpga -state' command is executed.
18:10:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:31 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:10:31 INFO  : 'jtag frequency' command is executed.
18:10:31 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:10:31 INFO  : Context for 'APU' is selected.
18:10:31 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:10:31 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:31 INFO  : Context for 'APU' is selected.
18:10:31 INFO  : 'stop' command is executed.
18:10:32 INFO  : 'ps7_init' command is executed.
18:10:32 INFO  : 'ps7_post_config' command is executed.
18:10:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:10:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:33 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:10:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:33 INFO  : 'con' command is executed.
18:10:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:10:33 INFO  : Disconnected from the channel tcfchan#5.
18:11:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:11:49 INFO  : 'fpga -state' command is executed.
18:11:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:50 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:11:50 INFO  : 'jtag frequency' command is executed.
18:11:50 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:11:50 INFO  : Context for 'APU' is selected.
18:11:50 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:11:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:11:50 INFO  : Context for 'APU' is selected.
18:11:50 INFO  : 'stop' command is executed.
18:11:51 INFO  : 'ps7_init' command is executed.
18:11:51 INFO  : 'ps7_post_config' command is executed.
18:11:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:11:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:52 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:11:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:11:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

18:11:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:52 INFO  : 'con' command is executed.
18:11:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:11:52 INFO  : Disconnected from the channel tcfchan#6.
00:06:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:06:26 INFO  : 'fpga -state' command is executed.
00:06:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:27 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:06:27 INFO  : 'jtag frequency' command is executed.
00:06:27 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:06:27 INFO  : Context for 'APU' is selected.
00:06:27 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:06:27 INFO  : 'configparams force-mem-access 1' command is executed.
00:06:27 INFO  : Context for 'APU' is selected.
00:06:27 INFO  : 'stop' command is executed.
00:06:28 INFO  : 'ps7_init' command is executed.
00:06:28 INFO  : 'ps7_post_config' command is executed.
00:06:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:06:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:29 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:06:29 INFO  : 'configparams force-mem-access 0' command is executed.
00:06:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

00:06:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:29 INFO  : 'con' command is executed.
00:06:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:06:29 INFO  : Disconnected from the channel tcfchan#7.
00:08:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:08:05 INFO  : 'fpga -state' command is executed.
00:08:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:08:06 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:08:06 INFO  : 'jtag frequency' command is executed.
00:08:06 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:08:06 INFO  : Context for 'APU' is selected.
00:08:06 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:08:06 INFO  : 'configparams force-mem-access 1' command is executed.
00:08:06 INFO  : Context for 'APU' is selected.
00:08:06 INFO  : 'stop' command is executed.
00:08:07 INFO  : 'ps7_init' command is executed.
00:08:07 INFO  : 'ps7_post_config' command is executed.
00:08:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:08:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:08 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_01/Debug/exercise_01.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:08:08 INFO  : 'configparams force-mem-access 0' command is executed.
00:08:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_01/Debug/exercise_01.elf
configparams force-mem-access 0
----------------End of Script----------------

00:08:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:08 INFO  : 'con' command is executed.
00:08:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:08:08 INFO  : Disconnected from the channel tcfchan#8.
00:23:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:23:20 INFO  : 'fpga -state' command is executed.
00:23:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:21 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:23:21 INFO  : 'jtag frequency' command is executed.
00:23:21 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:23:21 INFO  : Context for 'APU' is selected.
00:23:21 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:23:21 INFO  : 'configparams force-mem-access 1' command is executed.
00:23:21 INFO  : Context for 'APU' is selected.
00:23:21 INFO  : 'stop' command is executed.
00:23:22 INFO  : 'ps7_init' command is executed.
00:23:22 INFO  : 'ps7_post_config' command is executed.
00:23:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:23:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:23 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:23:23 INFO  : 'configparams force-mem-access 0' command is executed.
00:23:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

00:23:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:23 INFO  : 'con' command is executed.
00:23:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:23:23 INFO  : Disconnected from the channel tcfchan#9.
00:31:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:31:28 INFO  : 'fpga -state' command is executed.
00:31:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:29 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:31:29 INFO  : 'jtag frequency' command is executed.
00:31:29 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:31:29 INFO  : Context for 'APU' is selected.
00:31:29 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:31:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:31:29 INFO  : Context for 'APU' is selected.
00:31:29 INFO  : 'stop' command is executed.
00:31:30 INFO  : 'ps7_init' command is executed.
00:31:30 INFO  : 'ps7_post_config' command is executed.
00:31:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:31:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:31 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:31:31 INFO  : 'configparams force-mem-access 0' command is executed.
00:31:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

00:31:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:31 INFO  : 'con' command is executed.
00:31:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:31:31 INFO  : Disconnected from the channel tcfchan#10.
00:35:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:35:51 INFO  : 'fpga -state' command is executed.
00:35:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:35:52 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:35:52 INFO  : 'jtag frequency' command is executed.
00:35:52 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:35:52 INFO  : Context for 'APU' is selected.
00:35:52 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:35:52 INFO  : 'configparams force-mem-access 1' command is executed.
00:35:52 INFO  : Context for 'APU' is selected.
00:35:52 INFO  : 'stop' command is executed.
00:35:53 INFO  : 'ps7_init' command is executed.
00:35:53 INFO  : 'ps7_post_config' command is executed.
00:35:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:35:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:54 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:35:54 INFO  : 'configparams force-mem-access 0' command is executed.
00:35:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

00:35:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:54 INFO  : 'con' command is executed.
00:35:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:35:54 INFO  : Disconnected from the channel tcfchan#11.
00:38:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:38:17 INFO  : 'fpga -state' command is executed.
00:38:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:38:18 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:38:18 INFO  : 'jtag frequency' command is executed.
00:38:18 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:38:18 INFO  : Context for 'APU' is selected.
00:38:18 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:38:18 INFO  : 'configparams force-mem-access 1' command is executed.
00:38:18 INFO  : Context for 'APU' is selected.
00:38:18 INFO  : 'stop' command is executed.
00:38:19 INFO  : 'ps7_init' command is executed.
00:38:19 INFO  : 'ps7_post_config' command is executed.
00:38:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:38:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:20 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:38:20 INFO  : 'configparams force-mem-access 0' command is executed.
00:38:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

00:45:14 INFO  : Disconnected from the channel tcfchan#12.
00:49:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:49:30 INFO  : 'fpga -state' command is executed.
00:49:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:49:30 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:49:30 INFO  : 'jtag frequency' command is executed.
00:49:30 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:49:30 INFO  : Context for 'APU' is selected.
00:49:30 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:49:30 INFO  : 'configparams force-mem-access 1' command is executed.
00:49:30 INFO  : Context for 'APU' is selected.
00:49:31 INFO  : 'stop' command is executed.
00:49:31 INFO  : 'ps7_init' command is executed.
00:49:31 INFO  : 'ps7_post_config' command is executed.
00:49:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:49:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:49:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:49:32 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:49:32 INFO  : 'configparams force-mem-access 0' command is executed.
00:49:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

00:49:32 INFO  : Memory regions updated for context APU
00:49:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:49:32 INFO  : 'con' command is executed.
00:49:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:49:32 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_exercise_05.elf_on_local.tcl'
01:46:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:46:57 INFO  : 'fpga -state' command is executed.
01:46:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:46:57 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:46:57 INFO  : 'jtag frequency' command is executed.
01:46:57 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:46:57 INFO  : Context for 'APU' is selected.
01:46:57 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:46:57 INFO  : 'configparams force-mem-access 1' command is executed.
01:46:57 INFO  : Context for 'APU' is selected.
01:46:57 ERROR : Execution context is running
01:46:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
----------------End of Script----------------

01:47:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:47:36 INFO  : 'fpga -state' command is executed.
01:47:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:47:37 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:47:37 INFO  : 'jtag frequency' command is executed.
01:47:37 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:47:37 INFO  : Context for 'APU' is selected.
01:47:37 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:47:37 INFO  : 'configparams force-mem-access 1' command is executed.
01:47:37 INFO  : Context for 'APU' is selected.
01:47:37 INFO  : 'stop' command is executed.
01:47:37 INFO  : 'ps7_init' command is executed.
01:47:37 INFO  : 'ps7_post_config' command is executed.
01:47:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:47:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:47:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:47:38 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:47:38 INFO  : 'configparams force-mem-access 0' command is executed.
01:47:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

01:47:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:47:38 INFO  : 'con' command is executed.
01:47:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

01:47:38 INFO  : Disconnected from the channel tcfchan#13.
01:49:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:49:16 INFO  : 'fpga -state' command is executed.
01:49:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:49:17 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:49:17 INFO  : 'jtag frequency' command is executed.
01:49:17 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:49:17 INFO  : Context for 'APU' is selected.
01:49:17 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:49:17 INFO  : 'configparams force-mem-access 1' command is executed.
01:49:17 INFO  : Context for 'APU' is selected.
01:49:17 INFO  : 'stop' command is executed.
01:49:17 INFO  : 'ps7_init' command is executed.
01:49:17 INFO  : 'ps7_post_config' command is executed.
01:49:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:49:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:49:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:49:17 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:49:17 INFO  : 'configparams force-mem-access 0' command is executed.
01:49:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

01:49:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:49:17 INFO  : 'con' command is executed.
01:49:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

01:49:17 INFO  : Disconnected from the channel tcfchan#14.
01:50:50 WARN  : channel "tcfchan#13" closed
01:51:06 INFO  : Registering command handlers for SDK TCF services
01:51:06 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\temp_xsdb_launch_script.tcl
01:51:08 INFO  : XSCT server has started successfully.
01:51:09 INFO  : Successfully done setting XSCT server connection channel  
01:51:09 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper.hdf.
01:51:09 INFO  : Successfully done setting SDK workspace  
01:51:09 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
01:57:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:57:51 INFO  : 'fpga -state' command is executed.
01:57:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:57:51 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:57:51 INFO  : 'jtag frequency' command is executed.
01:57:51 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:57:52 INFO  : Context for 'APU' is selected.
01:57:52 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:57:52 INFO  : 'configparams force-mem-access 1' command is executed.
01:57:52 INFO  : Context for 'APU' is selected.
01:57:52 INFO  : 'stop' command is executed.
01:57:53 INFO  : 'ps7_init' command is executed.
01:57:53 INFO  : 'ps7_post_config' command is executed.
01:57:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:57:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:57:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:57:53 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:57:53 INFO  : 'configparams force-mem-access 0' command is executed.
01:57:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

01:57:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:57:53 INFO  : 'con' command is executed.
01:57:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

01:57:53 INFO  : Disconnected from the channel tcfchan#1.
01:58:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:58:13 INFO  : 'fpga -state' command is executed.
01:58:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:58:13 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:58:13 INFO  : 'jtag frequency' command is executed.
01:58:13 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:58:13 INFO  : Context for 'APU' is selected.
01:58:13 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:58:13 INFO  : 'configparams force-mem-access 1' command is executed.
01:58:13 INFO  : Context for 'APU' is selected.
01:58:14 INFO  : 'stop' command is executed.
01:58:14 INFO  : 'ps7_init' command is executed.
01:58:14 INFO  : 'ps7_post_config' command is executed.
01:58:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:58:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:58:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:58:15 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:58:15 INFO  : 'configparams force-mem-access 0' command is executed.
01:58:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

01:58:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:58:15 INFO  : 'con' command is executed.
01:58:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

01:58:15 INFO  : Disconnected from the channel tcfchan#2.
02:05:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:05:51 INFO  : 'fpga -state' command is executed.
02:05:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:05:52 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:05:52 INFO  : 'jtag frequency' command is executed.
02:05:52 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:05:52 INFO  : Context for 'APU' is selected.
02:05:52 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:05:52 INFO  : 'configparams force-mem-access 1' command is executed.
02:05:52 INFO  : Context for 'APU' is selected.
02:05:52 INFO  : 'stop' command is executed.
02:05:53 INFO  : 'ps7_init' command is executed.
02:05:53 INFO  : 'ps7_post_config' command is executed.
02:05:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:05:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:05:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:05:54 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:05:54 INFO  : 'configparams force-mem-access 0' command is executed.
02:05:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

02:05:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:05:54 INFO  : 'con' command is executed.
02:05:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:05:54 INFO  : Disconnected from the channel tcfchan#3.
02:10:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:10:07 INFO  : 'fpga -state' command is executed.
02:10:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:10:07 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:10:07 INFO  : 'jtag frequency' command is executed.
02:10:07 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:10:07 INFO  : Context for 'APU' is selected.
02:10:08 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:10:08 INFO  : 'configparams force-mem-access 1' command is executed.
02:10:08 INFO  : Context for 'APU' is selected.
02:10:08 INFO  : 'stop' command is executed.
02:10:09 INFO  : 'ps7_init' command is executed.
02:10:09 INFO  : 'ps7_post_config' command is executed.
02:10:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:10:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:09 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:10:09 INFO  : 'configparams force-mem-access 0' command is executed.
02:10:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

02:10:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:10 INFO  : 'con' command is executed.
02:10:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:10:10 INFO  : Disconnected from the channel tcfchan#4.
02:20:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:21:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:21:03 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:21:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:21:19 INFO  : 'fpga -state' command is executed.
02:21:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:21:19 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:21:19 INFO  : 'jtag frequency' command is executed.
02:21:19 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:21:19 INFO  : Context for 'APU' is selected.
02:21:19 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:21:19 INFO  : 'configparams force-mem-access 1' command is executed.
02:21:19 INFO  : Context for 'APU' is selected.
02:21:20 INFO  : 'stop' command is executed.
02:21:20 INFO  : 'ps7_init' command is executed.
02:21:20 INFO  : 'ps7_post_config' command is executed.
02:21:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:21:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:21:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:21:20 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:21:20 INFO  : 'configparams force-mem-access 0' command is executed.
02:21:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

02:21:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:21:20 INFO  : 'con' command is executed.
02:21:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:21:20 INFO  : Disconnected from the channel tcfchan#5.
02:23:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:23:30 INFO  : 'fpga -state' command is executed.
02:23:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:23:31 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:23:31 INFO  : 'jtag frequency' command is executed.
02:23:31 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:23:31 INFO  : Context for 'APU' is selected.
02:23:31 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:23:31 INFO  : 'configparams force-mem-access 1' command is executed.
02:23:31 INFO  : Context for 'APU' is selected.
02:23:31 INFO  : 'stop' command is executed.
02:23:32 INFO  : 'ps7_init' command is executed.
02:23:32 INFO  : 'ps7_post_config' command is executed.
02:23:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:23:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:23:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:23:33 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:23:33 INFO  : 'configparams force-mem-access 0' command is executed.
02:23:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

02:23:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:23:33 INFO  : 'con' command is executed.
02:23:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:23:33 INFO  : Disconnected from the channel tcfchan#6.
22:24:29 INFO  : Registering command handlers for SDK TCF services
22:24:29 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\temp_xsdb_launch_script.tcl
22:24:31 INFO  : XSCT server has started successfully.
22:24:31 INFO  : Successfully done setting XSCT server connection channel  
22:24:31 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper.hdf.
22:24:31 INFO  : Successfully done setting SDK workspace  
22:24:31 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:24:34 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1550730009439,  Project:1550567749075
22:24:34 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper.hdf.
22:24:34 INFO  : Copied contents of C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:24:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:24:39 INFO  : 
22:24:41 INFO  : 
22:24:42 INFO  : Updating hardware inferred compiler options for exercise_01.
22:24:43 INFO  : Updating hardware inferred compiler options for exercise_02.
22:24:44 INFO  : Updating hardware inferred compiler options for exercise_03.
22:24:44 INFO  : Updating hardware inferred compiler options for standalone_bsp_00_xgpio_example_1.
22:24:45 INFO  : Updating hardware inferred compiler options for xgpiops_intr_example.
22:24:46 INFO  : Updating hardware inferred compiler options for xuartps_intr_example.
22:24:47 INFO  : Updating hardware inferred compiler options for xuartps_low_echo_example.
22:24:48 INFO  : Updating hardware inferred compiler options for exercise_05.
22:24:48 INFO  : Clearing existing target manager status.
22:29:40 INFO  : Example project standalone_bsp_2_xgpio_intr_tapp_example_1 has been created successfully.
22:29:41 INFO  : Example project standalone_bsp_2_xgpio_low_level_example_1 has been created successfully.
22:29:41 INFO  : Example project standalone_bsp_2_xgpio_tapp_example_1 has been created successfully.
22:29:42 INFO  : Example project standalone_bsp_2_xgpio_example_1 has been created successfully.
23:21:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
23:21:37 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:22:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
23:22:14 INFO  : 'fpga -state' command is executed.
23:22:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:14 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
23:22:14 INFO  : 'jtag frequency' command is executed.
23:22:14 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:22:14 INFO  : Context for 'APU' is selected.
23:22:14 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:22:14 INFO  : 'configparams force-mem-access 1' command is executed.
23:22:14 INFO  : Context for 'APU' is selected.
23:22:14 INFO  : 'stop' command is executed.
23:22:14 INFO  : 'ps7_init' command is executed.
23:22:14 INFO  : 'ps7_post_config' command is executed.
23:22:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:22:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:15 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:22:15 INFO  : 'configparams force-mem-access 0' command is executed.
23:22:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

23:22:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:15 INFO  : 'con' command is executed.
23:22:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

23:22:15 INFO  : Disconnected from the channel tcfchan#1.
23:23:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
23:23:26 INFO  : 'fpga -state' command is executed.
23:23:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:23:26 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
23:23:26 INFO  : 'jtag frequency' command is executed.
23:23:26 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:23:26 INFO  : Context for 'APU' is selected.
23:23:26 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:23:26 INFO  : 'configparams force-mem-access 1' command is executed.
23:23:26 INFO  : Context for 'APU' is selected.
23:23:26 INFO  : 'stop' command is executed.
23:23:27 INFO  : 'ps7_init' command is executed.
23:23:27 INFO  : 'ps7_post_config' command is executed.
23:23:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:23:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:28 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:23:28 INFO  : 'configparams force-mem-access 0' command is executed.
23:23:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

23:23:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:28 INFO  : 'con' command is executed.
23:23:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

23:23:28 INFO  : Disconnected from the channel tcfchan#2.
23:23:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
23:23:59 INFO  : 'fpga -state' command is executed.
23:23:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:00 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
23:24:00 INFO  : 'jtag frequency' command is executed.
23:24:00 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:24:00 INFO  : Context for 'APU' is selected.
23:24:00 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:24:00 INFO  : 'configparams force-mem-access 1' command is executed.
23:24:00 INFO  : Context for 'APU' is selected.
23:24:00 INFO  : 'stop' command is executed.
23:24:01 INFO  : 'ps7_init' command is executed.
23:24:01 INFO  : 'ps7_post_config' command is executed.
23:24:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:24:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:01 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:24:01 INFO  : 'configparams force-mem-access 0' command is executed.
23:24:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

23:24:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:01 INFO  : 'con' command is executed.
23:24:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

23:24:02 INFO  : Disconnected from the channel tcfchan#3.
23:55:49 INFO  : Registering command handlers for SDK TCF services
23:55:50 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\temp_xsdb_launch_script.tcl
23:55:52 INFO  : XSCT server has started successfully.
23:55:52 INFO  : Successfully done setting XSCT server connection channel  
23:55:52 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper.hdf.
23:55:52 INFO  : Successfully done setting SDK workspace  
23:55:52 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:55:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1550734765885,  Project:1550730009439
23:55:55 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper.hdf.
23:55:55 INFO  : Copied contents of C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:56:17 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:56:19 INFO  : 
23:56:21 INFO  : 
23:56:23 INFO  : 
23:56:24 INFO  : Updating hardware inferred compiler options for exercise_01.
23:56:24 INFO  : Updating hardware inferred compiler options for exercise_02.
23:56:25 INFO  : Updating hardware inferred compiler options for exercise_03.
23:56:26 INFO  : Updating hardware inferred compiler options for standalone_bsp_00_xgpio_example_1.
23:56:27 INFO  : Updating hardware inferred compiler options for xgpiops_intr_example.
23:56:27 INFO  : Updating hardware inferred compiler options for xuartps_intr_example.
23:56:28 INFO  : Updating hardware inferred compiler options for xuartps_low_echo_example.
23:56:29 INFO  : Updating hardware inferred compiler options for exercise_05.
23:56:30 INFO  : Updating hardware inferred compiler options for standalone_bsp_2_xgpio_example_1.
23:56:30 INFO  : Updating hardware inferred compiler options for standalone_bsp_2_xgpio_intr_tapp_example_1.
23:56:31 INFO  : Updating hardware inferred compiler options for standalone_bsp_2_xgpio_low_level_example_1.
23:56:32 INFO  : Updating hardware inferred compiler options for standalone_bsp_2_xgpio_tapp_example_1.
23:56:32 INFO  : Clearing existing target manager status.
23:56:32 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:57:15 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:36:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:36:43 INFO  : 'fpga -state' command is executed.
22:36:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:36:43 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:36:43 INFO  : 'jtag frequency' command is executed.
22:36:43 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:36:43 INFO  : Context for 'APU' is selected.
22:36:44 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:36:44 INFO  : 'configparams force-mem-access 1' command is executed.
22:36:44 INFO  : Context for 'APU' is selected.
22:36:44 INFO  : 'stop' command is executed.
22:36:44 INFO  : 'ps7_init' command is executed.
22:36:45 INFO  : 'ps7_post_config' command is executed.
22:36:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:36:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:45 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:36:45 INFO  : 'configparams force-mem-access 0' command is executed.
22:36:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

22:36:45 INFO  : Memory regions updated for context APU
22:36:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:46 INFO  : 'con' command is executed.
22:36:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

22:36:46 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_exercise_05.elf_on_local.tcl'
22:49:24 INFO  : Disconnected from the channel tcfchan#1.
22:52:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:52:34 INFO  : 'fpga -state' command is executed.
22:52:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:52:35 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:52:35 INFO  : 'jtag frequency' command is executed.
22:52:35 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:52:35 INFO  : Context for 'APU' is selected.
22:52:35 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:52:35 INFO  : 'configparams force-mem-access 1' command is executed.
22:52:35 INFO  : Context for 'APU' is selected.
22:52:35 INFO  : 'stop' command is executed.
22:52:36 INFO  : 'ps7_init' command is executed.
22:52:36 INFO  : 'ps7_post_config' command is executed.
22:52:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:52:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:52:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:52:37 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:52:37 INFO  : 'configparams force-mem-access 0' command is executed.
22:52:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

22:52:37 INFO  : Memory regions updated for context APU
22:52:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:52:37 INFO  : 'con' command is executed.
22:52:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

22:52:37 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_exercise_05.elf_on_local.tcl'
22:59:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:59:05 INFO  : 'fpga -state' command is executed.
22:59:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:06 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:59:06 INFO  : 'jtag frequency' command is executed.
22:59:06 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:59:06 INFO  : Context for 'APU' is selected.
22:59:06 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:59:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:59:06 INFO  : Context for 'APU' is selected.
22:59:06 INFO  : 'stop' command is executed.
22:59:06 INFO  : 'ps7_init' command is executed.
22:59:06 INFO  : 'ps7_post_config' command is executed.
22:59:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:59:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:06 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:59:06 INFO  : 'configparams force-mem-access 0' command is executed.
22:59:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

22:59:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:07 INFO  : 'con' command is executed.
22:59:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

22:59:07 INFO  : Disconnected from the channel tcfchan#2.
00:26:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:26:54 INFO  : 'fpga -state' command is executed.
00:26:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:55 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:26:55 INFO  : 'jtag frequency' command is executed.
00:26:55 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:26:55 INFO  : Context for 'APU' is selected.
00:26:55 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:26:55 INFO  : 'configparams force-mem-access 1' command is executed.
00:26:55 INFO  : Context for 'APU' is selected.
00:26:55 INFO  : 'stop' command is executed.
00:26:55 INFO  : 'ps7_init' command is executed.
00:26:55 INFO  : 'ps7_post_config' command is executed.
00:26:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:26:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:55 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:26:55 INFO  : 'configparams force-mem-access 0' command is executed.
00:26:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

00:26:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:55 INFO  : 'con' command is executed.
00:26:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:26:55 INFO  : Disconnected from the channel tcfchan#3.
00:27:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:27:28 INFO  : 'fpga -state' command is executed.
00:27:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:27:28 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:27:28 INFO  : 'jtag frequency' command is executed.
00:27:28 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:27:28 INFO  : Context for 'APU' is selected.
00:27:29 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:27:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:27:29 INFO  : Context for 'APU' is selected.
00:27:29 INFO  : 'stop' command is executed.
00:27:29 INFO  : 'ps7_init' command is executed.
00:27:29 INFO  : 'ps7_post_config' command is executed.
00:27:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:27:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:29 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:27:29 INFO  : 'configparams force-mem-access 0' command is executed.
00:27:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

00:27:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:29 INFO  : 'con' command is executed.
00:27:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:27:29 INFO  : Disconnected from the channel tcfchan#4.
00:28:15 WARN  : channel "tcfchan#2" closed
00:29:21 INFO  : Registering command handlers for SDK TCF services
00:29:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\temp_xsdb_launch_script.tcl
00:29:24 INFO  : XSCT server has started successfully.
00:29:24 INFO  : Successfully done setting XSCT server connection channel  
00:29:24 INFO  : Successfully done setting SDK workspace  
00:29:24 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper.hdf.
00:29:24 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
00:30:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:30:40 INFO  : 'fpga -state' command is executed.
00:30:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:41 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:30:41 INFO  : 'jtag frequency' command is executed.
00:30:41 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:30:41 INFO  : Context for 'APU' is selected.
00:30:41 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:30:41 INFO  : 'configparams force-mem-access 1' command is executed.
00:30:41 INFO  : Context for 'APU' is selected.
00:30:41 INFO  : 'stop' command is executed.
00:30:42 INFO  : 'ps7_init' command is executed.
00:30:42 INFO  : 'ps7_post_config' command is executed.
00:30:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:30:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:43 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:30:43 INFO  : 'configparams force-mem-access 0' command is executed.
00:30:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

00:30:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:43 INFO  : 'con' command is executed.
00:30:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:30:43 INFO  : Disconnected from the channel tcfchan#1.
00:31:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:31:29 INFO  : 'fpga -state' command is executed.
00:31:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:29 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:31:29 INFO  : 'jtag frequency' command is executed.
00:31:29 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:31:30 INFO  : Context for 'APU' is selected.
00:31:32 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:31:32 INFO  : 'configparams force-mem-access 1' command is executed.
00:31:32 INFO  : Context for 'APU' is selected.
00:31:32 INFO  : 'stop' command is executed.
00:31:33 INFO  : 'ps7_init' command is executed.
00:31:33 INFO  : 'ps7_post_config' command is executed.
00:31:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:31:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:34 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:31:34 INFO  : 'configparams force-mem-access 0' command is executed.
00:31:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

00:31:34 INFO  : Memory regions updated for context APU
00:31:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:34 INFO  : 'con' command is executed.
00:31:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:31:34 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_exercise_05.elf_on_local.tcl'
01:36:38 INFO  : Example project standalone_bsp_2_xscugic_example_1 has been created successfully.
01:36:38 INFO  : Example project standalone_bsp_2_xscugic_low_level_example_1 has been created successfully.
01:36:39 INFO  : Example project standalone_bsp_2_xscugic_tapp_example_1 has been created successfully.
02:02:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:02:51 INFO  : 'fpga -state' command is executed.
02:02:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:02:51 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:02:51 INFO  : 'jtag frequency' command is executed.
02:02:51 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:02:51 INFO  : Context for 'APU' is selected.
02:02:51 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:02:51 INFO  : 'configparams force-mem-access 1' command is executed.
02:02:51 INFO  : Context for 'APU' is selected.
02:02:51 INFO  : 'stop' command is executed.
02:02:51 INFO  : 'ps7_init' command is executed.
02:02:51 INFO  : 'ps7_post_config' command is executed.
02:02:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:02:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:02:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:02:52 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/standalone_bsp_2_xscugic_example_1/Debug/standalone_bsp_2_xscugic_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:02:52 INFO  : 'configparams force-mem-access 0' command is executed.
02:02:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/standalone_bsp_2_xscugic_example_1/Debug/standalone_bsp_2_xscugic_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

02:02:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:02:52 INFO  : 'con' command is executed.
02:02:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:02:52 INFO  : Disconnected from the channel tcfchan#2.
01:58:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:58:05 INFO  : 'fpga -state' command is executed.
01:58:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:58:05 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:58:05 INFO  : 'jtag frequency' command is executed.
01:58:05 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:58:05 INFO  : Context for 'APU' is selected.
01:58:05 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:58:05 INFO  : 'configparams force-mem-access 1' command is executed.
01:58:05 INFO  : Context for 'APU' is selected.
01:58:05 INFO  : 'stop' command is executed.
01:58:06 INFO  : 'ps7_init' command is executed.
01:58:06 INFO  : 'ps7_post_config' command is executed.
01:58:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:58:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:58:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:58:06 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/standalone_bsp_2_xgpio_intr_tapp_example_1/Debug/standalone_bsp_2_xgpio_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:58:06 INFO  : 'configparams force-mem-access 0' command is executed.
01:58:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/standalone_bsp_2_xgpio_intr_tapp_example_1/Debug/standalone_bsp_2_xgpio_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

01:58:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:58:06 INFO  : 'con' command is executed.
01:58:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

01:58:06 INFO  : Disconnected from the channel tcfchan#3.
02:11:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:11:08 INFO  : 'fpga -state' command is executed.
02:11:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:11:08 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:11:08 INFO  : 'jtag frequency' command is executed.
02:11:08 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:11:08 INFO  : Context for 'APU' is selected.
02:11:08 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:11:08 INFO  : 'configparams force-mem-access 1' command is executed.
02:11:08 INFO  : Context for 'APU' is selected.
02:11:08 INFO  : 'stop' command is executed.
02:11:08 INFO  : 'ps7_init' command is executed.
02:11:08 INFO  : 'ps7_post_config' command is executed.
02:11:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:11:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:11:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:11:09 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/standalone_bsp_2_xgpio_intr_tapp_example_1/Debug/standalone_bsp_2_xgpio_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:11:09 INFO  : 'configparams force-mem-access 0' command is executed.
02:11:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/standalone_bsp_2_xgpio_intr_tapp_example_1/Debug/standalone_bsp_2_xgpio_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

02:11:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:11:09 INFO  : 'con' command is executed.
02:11:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:11:09 INFO  : Disconnected from the channel tcfchan#4.
02:12:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:12:17 INFO  : 'fpga -state' command is executed.
02:12:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:12:17 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:12:17 INFO  : 'jtag frequency' command is executed.
02:12:17 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:12:17 INFO  : Context for 'APU' is selected.
02:12:17 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:12:17 INFO  : 'configparams force-mem-access 1' command is executed.
02:12:17 INFO  : Context for 'APU' is selected.
02:12:18 INFO  : 'stop' command is executed.
02:12:18 INFO  : 'ps7_init' command is executed.
02:12:18 INFO  : 'ps7_post_config' command is executed.
02:12:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:12:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:12:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:12:18 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/standalone_bsp_2_xgpio_intr_tapp_example_1/Debug/standalone_bsp_2_xgpio_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:12:18 INFO  : 'configparams force-mem-access 0' command is executed.
02:12:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/standalone_bsp_2_xgpio_intr_tapp_example_1/Debug/standalone_bsp_2_xgpio_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

02:12:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:12:18 INFO  : 'con' command is executed.
02:12:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:12:18 INFO  : Disconnected from the channel tcfchan#5.
02:14:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:14:11 INFO  : 'fpga -state' command is executed.
02:14:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:14:11 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:14:11 INFO  : 'jtag frequency' command is executed.
02:14:11 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:14:11 INFO  : Context for 'APU' is selected.
02:14:11 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:14:11 INFO  : 'configparams force-mem-access 1' command is executed.
02:14:11 INFO  : Context for 'APU' is selected.
02:14:11 INFO  : 'stop' command is executed.
02:14:11 INFO  : 'ps7_init' command is executed.
02:14:11 INFO  : 'ps7_post_config' command is executed.
02:14:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:14:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:14:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:14:12 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/standalone_bsp_2_xgpio_intr_tapp_example_1/Debug/standalone_bsp_2_xgpio_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:14:12 INFO  : 'configparams force-mem-access 0' command is executed.
02:14:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/standalone_bsp_2_xgpio_intr_tapp_example_1/Debug/standalone_bsp_2_xgpio_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

02:14:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:14:12 INFO  : 'con' command is executed.
02:14:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:14:12 INFO  : Disconnected from the channel tcfchan#6.
02:14:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:14:40 INFO  : 'fpga -state' command is executed.
02:14:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:14:40 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:14:40 INFO  : 'jtag frequency' command is executed.
02:14:40 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:14:40 INFO  : Context for 'APU' is selected.
02:14:41 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:14:41 INFO  : 'configparams force-mem-access 1' command is executed.
02:14:41 INFO  : Context for 'APU' is selected.
02:14:41 INFO  : 'stop' command is executed.
02:14:41 INFO  : 'ps7_init' command is executed.
02:14:41 INFO  : 'ps7_post_config' command is executed.
02:14:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:14:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:14:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:14:41 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/standalone_bsp_2_xgpio_intr_tapp_example_1/Debug/standalone_bsp_2_xgpio_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:14:41 INFO  : 'configparams force-mem-access 0' command is executed.
02:14:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/standalone_bsp_2_xgpio_intr_tapp_example_1/Debug/standalone_bsp_2_xgpio_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

02:14:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:14:41 INFO  : 'con' command is executed.
02:14:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:14:41 INFO  : Disconnected from the channel tcfchan#7.
02:14:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:14:54 INFO  : 'fpga -state' command is executed.
02:14:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:14:54 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:14:54 INFO  : 'jtag frequency' command is executed.
02:14:54 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:14:54 INFO  : Context for 'APU' is selected.
02:14:56 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:14:56 INFO  : 'configparams force-mem-access 1' command is executed.
02:14:56 INFO  : Context for 'APU' is selected.
02:14:56 INFO  : 'stop' command is executed.
02:14:57 INFO  : 'ps7_init' command is executed.
02:14:57 INFO  : 'ps7_post_config' command is executed.
02:14:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:14:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:14:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:14:57 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/standalone_bsp_2_xgpio_intr_tapp_example_1/Debug/standalone_bsp_2_xgpio_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:14:57 INFO  : 'configparams force-mem-access 0' command is executed.
02:14:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/standalone_bsp_2_xgpio_intr_tapp_example_1/Debug/standalone_bsp_2_xgpio_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

02:14:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:14:57 INFO  : 'con' command is executed.
02:14:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:14:57 INFO  : Disconnected from the channel tcfchan#8.
02:23:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:23:39 INFO  : 'fpga -state' command is executed.
02:23:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:23:39 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:23:40 INFO  : 'jtag frequency' command is executed.
02:23:40 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:23:40 INFO  : Context for 'APU' is selected.
02:23:40 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:23:40 INFO  : 'configparams force-mem-access 1' command is executed.
02:23:40 INFO  : Context for 'APU' is selected.
02:23:40 INFO  : 'stop' command is executed.
02:23:40 INFO  : 'ps7_init' command is executed.
02:23:40 INFO  : 'ps7_post_config' command is executed.
02:23:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:23:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:23:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:23:40 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:23:40 INFO  : 'configparams force-mem-access 0' command is executed.
02:23:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

02:23:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:23:40 INFO  : 'con' command is executed.
02:23:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:23:40 INFO  : Disconnected from the channel tcfchan#9.
02:24:41 WARN  : channel "tcfchan#2" closed
02:24:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:24:42 INFO  : 'fpga -state' command is executed.
02:24:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:24:42 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:24:42 INFO  : 'jtag frequency' command is executed.
02:24:42 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:24:42 INFO  : Context for 'APU' is selected.
02:24:42 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:24:42 INFO  : 'configparams force-mem-access 1' command is executed.
02:24:43 INFO  : Context for 'APU' is selected.
02:24:43 INFO  : 'stop' command is executed.
02:24:43 INFO  : 'ps7_init' command is executed.
02:24:43 INFO  : 'ps7_post_config' command is executed.
02:24:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:24:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:24:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:24:43 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:24:43 INFO  : 'configparams force-mem-access 0' command is executed.
02:24:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

02:24:43 INFO  : Memory regions updated for context APU
02:24:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:24:43 INFO  : 'con' command is executed.
02:24:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:24:43 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_exercise_05.elf_on_local.tcl'
03:03:17 INFO  : Disconnected from the channel tcfchan#10.
03:03:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
03:03:18 INFO  : 'fpga -state' command is executed.
03:03:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:03:19 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
03:03:19 INFO  : 'jtag frequency' command is executed.
03:03:19 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:03:19 INFO  : Context for 'APU' is selected.
03:03:20 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:03:20 INFO  : 'configparams force-mem-access 1' command is executed.
03:03:21 INFO  : Context for 'APU' is selected.
03:03:21 INFO  : 'stop' command is executed.
03:03:21 INFO  : 'ps7_init' command is executed.
03:03:21 INFO  : 'ps7_post_config' command is executed.
03:03:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:03:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:03:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:03:21 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/forum_code/Debug/forum_code.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:03:21 INFO  : 'configparams force-mem-access 0' command is executed.
03:03:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/forum_code/Debug/forum_code.elf
configparams force-mem-access 0
----------------End of Script----------------

03:03:21 INFO  : Memory regions updated for context APU
03:03:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:03:21 INFO  : 'con' command is executed.
03:03:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

03:03:21 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_forum_code.elf_on_local.tcl'
18:39:42 INFO  : Disconnected from the channel tcfchan#11.
18:39:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:39:43 INFO  : 'fpga -state' command is executed.
18:39:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:43 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:39:43 INFO  : 'jtag frequency' command is executed.
18:39:43 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:39:43 INFO  : Context for 'APU' is selected.
18:39:45 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:39:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:45 INFO  : Context for 'APU' is selected.
18:39:45 INFO  : 'stop' command is executed.
18:39:46 INFO  : 'ps7_init' command is executed.
18:39:46 INFO  : 'ps7_post_config' command is executed.
18:39:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:39:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:46 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:39:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:46 INFO  : Memory regions updated for context APU
18:39:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:46 INFO  : 'con' command is executed.
18:39:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:39:46 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_exercise_05.elf_on_local.tcl'
20:22:20 INFO  : Disconnected from the channel tcfchan#12.
20:22:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:22:21 INFO  : 'fpga -state' command is executed.
20:22:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:21 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:22:21 INFO  : 'jtag frequency' command is executed.
20:22:21 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:22:21 INFO  : Context for 'APU' is selected.
20:22:23 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:22:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:23 INFO  : Context for 'APU' is selected.
20:22:23 INFO  : 'stop' command is executed.
20:22:23 INFO  : 'ps7_init' command is executed.
20:22:23 INFO  : 'ps7_post_config' command is executed.
20:22:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:22:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:24 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:24 INFO  : Memory regions updated for context APU
20:22:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:24 INFO  : 'con' command is executed.
20:22:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:22:24 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_exercise_05.elf_on_local.tcl'
20:25:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:25:04 INFO  : 'fpga -state' command is executed.
20:25:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:04 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:25:04 INFO  : 'jtag frequency' command is executed.
20:25:04 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:25:04 INFO  : Context for 'APU' is selected.
20:25:04 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:25:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:25:04 INFO  : Context for 'APU' is selected.
20:25:04 INFO  : 'stop' command is executed.
20:25:04 INFO  : 'ps7_init' command is executed.
20:25:04 INFO  : 'ps7_post_config' command is executed.
20:25:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:25:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:04 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:25:04 INFO  : 'configparams force-mem-access 0' command is executed.
20:25:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

20:26:35 INFO  : Disconnected from the channel tcfchan#13.
20:26:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:26:36 INFO  : 'fpga -state' command is executed.
20:26:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:26:37 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:26:37 INFO  : 'jtag frequency' command is executed.
20:26:37 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:26:37 INFO  : Context for 'APU' is selected.
20:26:39 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:26:39 INFO  : 'configparams force-mem-access 1' command is executed.
20:26:39 INFO  : Context for 'APU' is selected.
20:26:39 INFO  : 'stop' command is executed.
20:26:39 INFO  : 'ps7_init' command is executed.
20:26:39 INFO  : 'ps7_post_config' command is executed.
20:26:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:26:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:40 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:26:40 INFO  : 'configparams force-mem-access 0' command is executed.
20:26:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

20:26:40 INFO  : Memory regions updated for context APU
20:26:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:40 INFO  : 'con' command is executed.
20:26:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:26:40 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_exercise_05.elf_on_local.tcl'
20:27:34 INFO  : Disconnected from the channel tcfchan#14.
20:27:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:27:36 INFO  : 'fpga -state' command is executed.
20:27:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:27:36 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:27:36 INFO  : 'jtag frequency' command is executed.
20:27:36 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:27:36 INFO  : Context for 'APU' is selected.
20:27:38 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:27:38 INFO  : 'configparams force-mem-access 1' command is executed.
20:27:38 INFO  : Context for 'APU' is selected.
20:27:38 INFO  : 'stop' command is executed.
20:27:38 INFO  : 'ps7_init' command is executed.
20:27:38 INFO  : 'ps7_post_config' command is executed.
20:27:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:27:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:38 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:27:38 INFO  : 'configparams force-mem-access 0' command is executed.
20:27:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

20:27:38 INFO  : Memory regions updated for context APU
20:27:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:39 INFO  : 'con' command is executed.
20:27:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:27:39 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_exercise_05.elf_on_local.tcl'
20:28:09 WARN  : channel "tcfchan#13" closed
20:28:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:28:10 INFO  : 'fpga -state' command is executed.
20:28:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:10 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:28:10 INFO  : 'jtag frequency' command is executed.
20:28:10 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:28:10 INFO  : Context for 'APU' is selected.
20:28:10 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:28:10 INFO  : 'configparams force-mem-access 1' command is executed.
20:28:10 INFO  : Context for 'APU' is selected.
20:28:10 INFO  : 'stop' command is executed.
20:28:10 INFO  : 'ps7_init' command is executed.
20:28:10 INFO  : 'ps7_post_config' command is executed.
20:28:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:28:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:11 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:28:11 INFO  : 'configparams force-mem-access 0' command is executed.
20:28:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

20:28:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:11 INFO  : 'con' command is executed.
20:28:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:28:11 INFO  : Disconnected from the channel tcfchan#15.
20:29:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:29:05 INFO  : 'fpga -state' command is executed.
20:29:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:05 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:29:05 INFO  : 'jtag frequency' command is executed.
20:29:05 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:29:05 INFO  : Context for 'APU' is selected.
20:29:05 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:29:05 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:05 INFO  : Context for 'APU' is selected.
20:29:05 INFO  : 'stop' command is executed.
20:29:06 INFO  : 'ps7_init' command is executed.
20:29:06 INFO  : 'ps7_post_config' command is executed.
20:29:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:29:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:06 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:06 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:06 INFO  : 'con' command is executed.
20:29:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:29:06 INFO  : Disconnected from the channel tcfchan#16.
20:29:38 WARN  : channel "tcfchan#15" closed
23:19:23 INFO  : Registering command handlers for SDK TCF services
23:19:24 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\temp_xsdb_launch_script.tcl
23:19:26 INFO  : XSCT server has started successfully.
23:19:26 INFO  : Successfully done setting XSCT server connection channel  
23:19:26 INFO  : Successfully done setting SDK workspace  
00:14:17 INFO  : Registering command handlers for SDK TCF services
00:14:18 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\temp_xsdb_launch_script.tcl
00:14:20 INFO  : XSCT server has started successfully.
00:14:20 INFO  : Successfully done setting XSCT server connection channel  
00:14:20 INFO  : Successfully done setting SDK workspace  
00:30:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:30:55 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:31:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:31:17 INFO  : 'fpga -state' command is executed.
00:31:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:17 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:31:17 INFO  : 'jtag frequency' command is executed.
00:31:17 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:31:17 INFO  : Context for 'APU' is selected.
00:31:17 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:31:17 INFO  : 'configparams force-mem-access 1' command is executed.
00:31:17 INFO  : Context for 'APU' is selected.
00:31:18 INFO  : 'stop' command is executed.
00:31:18 INFO  : 'ps7_init' command is executed.
00:31:18 INFO  : 'ps7_post_config' command is executed.
00:31:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:31:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:18 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:31:18 INFO  : 'configparams force-mem-access 0' command is executed.
00:31:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

00:31:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:18 INFO  : 'con' command is executed.
00:31:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:31:18 INFO  : Disconnected from the channel tcfchan#1.
00:36:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:36:19 INFO  : 'fpga -state' command is executed.
00:36:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:36:20 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:36:20 INFO  : 'jtag frequency' command is executed.
00:36:20 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:36:20 INFO  : Context for 'APU' is selected.
00:36:20 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:36:20 INFO  : 'configparams force-mem-access 1' command is executed.
00:36:20 INFO  : Context for 'APU' is selected.
00:36:20 INFO  : 'stop' command is executed.
00:36:21 INFO  : 'ps7_init' command is executed.
00:36:21 INFO  : 'ps7_post_config' command is executed.
00:36:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:36:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:22 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:36:22 INFO  : 'configparams force-mem-access 0' command is executed.
00:36:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

00:36:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:22 INFO  : 'con' command is executed.
00:36:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:36:22 INFO  : Disconnected from the channel tcfchan#2.
00:40:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:40:00 INFO  : 'fpga -state' command is executed.
00:40:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:40:01 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:40:01 INFO  : 'jtag frequency' command is executed.
00:40:01 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:40:01 INFO  : Context for 'APU' is selected.
00:40:01 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:40:01 INFO  : 'configparams force-mem-access 1' command is executed.
00:40:01 INFO  : Context for 'APU' is selected.
00:40:01 INFO  : 'stop' command is executed.
00:40:02 INFO  : 'ps7_init' command is executed.
00:40:02 INFO  : 'ps7_post_config' command is executed.
00:40:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:40:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:03 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:40:03 INFO  : 'configparams force-mem-access 0' command is executed.
00:40:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

00:40:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:03 INFO  : 'con' command is executed.
00:40:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:40:03 INFO  : Disconnected from the channel tcfchan#3.
01:15:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:15:19 INFO  : 'fpga -state' command is executed.
01:15:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:15:20 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:15:20 INFO  : 'jtag frequency' command is executed.
01:15:20 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:15:20 INFO  : Context for 'APU' is selected.
01:15:20 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:15:20 INFO  : 'configparams force-mem-access 1' command is executed.
01:15:20 INFO  : Context for 'APU' is selected.
01:15:20 INFO  : 'stop' command is executed.
01:15:21 INFO  : 'ps7_init' command is executed.
01:15:21 INFO  : 'ps7_post_config' command is executed.
01:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:21 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:15:21 INFO  : 'configparams force-mem-access 0' command is executed.
01:15:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

01:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:21 INFO  : 'con' command is executed.
01:15:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

01:15:21 INFO  : Disconnected from the channel tcfchan#4.
01:15:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:15:58 INFO  : 'fpga -state' command is executed.
01:15:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:15:58 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:15:58 INFO  : 'jtag frequency' command is executed.
01:15:58 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:15:59 INFO  : Context for 'APU' is selected.
01:15:59 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:15:59 INFO  : 'configparams force-mem-access 1' command is executed.
01:15:59 INFO  : Context for 'APU' is selected.
01:15:59 INFO  : 'stop' command is executed.
01:16:00 INFO  : 'ps7_init' command is executed.
01:16:00 INFO  : 'ps7_post_config' command is executed.
01:16:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:16:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:00 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:16:00 INFO  : 'configparams force-mem-access 0' command is executed.
01:16:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

01:16:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:00 INFO  : 'con' command is executed.
01:16:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

01:16:00 INFO  : Disconnected from the channel tcfchan#5.
01:38:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:38:34 INFO  : 'fpga -state' command is executed.
01:38:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:38:35 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:38:35 INFO  : 'jtag frequency' command is executed.
01:38:35 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:38:35 INFO  : Context for 'APU' is selected.
01:38:35 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:38:35 INFO  : 'configparams force-mem-access 1' command is executed.
01:38:35 INFO  : Context for 'APU' is selected.
01:38:35 INFO  : 'stop' command is executed.
01:38:36 INFO  : 'ps7_init' command is executed.
01:38:36 INFO  : 'ps7_post_config' command is executed.
01:38:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:38:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:37 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:38:37 INFO  : 'configparams force-mem-access 0' command is executed.
01:38:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

01:38:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:37 INFO  : 'con' command is executed.
01:38:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

01:38:37 INFO  : Disconnected from the channel tcfchan#6.
01:43:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:43:43 INFO  : 'fpga -state' command is executed.
01:43:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:43:43 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:43:43 INFO  : 'jtag frequency' command is executed.
01:43:43 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:43:43 INFO  : Context for 'APU' is selected.
01:43:44 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:43:44 INFO  : 'configparams force-mem-access 1' command is executed.
01:43:44 INFO  : Context for 'APU' is selected.
01:43:44 INFO  : 'stop' command is executed.
01:43:44 INFO  : 'ps7_init' command is executed.
01:43:44 INFO  : 'ps7_post_config' command is executed.
01:43:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:43:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:45 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:43:45 INFO  : 'configparams force-mem-access 0' command is executed.
01:43:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

01:43:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:45 INFO  : 'con' command is executed.
01:43:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

01:43:45 INFO  : Disconnected from the channel tcfchan#7.
01:49:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:49:40 INFO  : 'fpga -state' command is executed.
01:49:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:49:41 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:49:41 INFO  : 'jtag frequency' command is executed.
01:49:41 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:49:41 INFO  : Context for 'APU' is selected.
01:49:41 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:49:41 INFO  : 'configparams force-mem-access 1' command is executed.
01:49:41 INFO  : Context for 'APU' is selected.
01:49:41 INFO  : 'stop' command is executed.
01:49:42 INFO  : 'ps7_init' command is executed.
01:49:42 INFO  : 'ps7_post_config' command is executed.
01:49:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:49:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:49:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:49:43 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:49:43 INFO  : 'configparams force-mem-access 0' command is executed.
01:49:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

01:49:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:49:43 INFO  : 'con' command is executed.
01:49:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

01:49:43 INFO  : Disconnected from the channel tcfchan#8.
01:50:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:50:10 INFO  : 'fpga -state' command is executed.
01:50:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:50:11 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:50:11 INFO  : 'jtag frequency' command is executed.
01:50:11 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:50:11 INFO  : Context for 'APU' is selected.
01:50:11 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:50:11 INFO  : 'configparams force-mem-access 1' command is executed.
01:50:11 INFO  : Context for 'APU' is selected.
01:50:11 INFO  : 'stop' command is executed.
01:50:12 INFO  : 'ps7_init' command is executed.
01:50:12 INFO  : 'ps7_post_config' command is executed.
01:50:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:50:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:12 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:50:12 INFO  : 'configparams force-mem-access 0' command is executed.
01:50:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

01:50:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:12 INFO  : 'con' command is executed.
01:50:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

01:50:12 INFO  : Disconnected from the channel tcfchan#9.
01:59:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:59:25 INFO  : 'fpga -state' command is executed.
01:59:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:59:26 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:59:26 INFO  : 'jtag frequency' command is executed.
01:59:26 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:59:26 INFO  : Context for 'APU' is selected.
01:59:26 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:59:26 INFO  : 'configparams force-mem-access 1' command is executed.
01:59:26 INFO  : Context for 'APU' is selected.
01:59:26 INFO  : 'stop' command is executed.
01:59:27 INFO  : 'ps7_init' command is executed.
01:59:27 INFO  : 'ps7_post_config' command is executed.
01:59:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:59:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:59:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:59:28 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:59:28 INFO  : 'configparams force-mem-access 0' command is executed.
01:59:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

01:59:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:59:28 INFO  : 'con' command is executed.
01:59:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

01:59:28 INFO  : Disconnected from the channel tcfchan#10.
19:26:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1551324307983,  Project:1550734765885
19:26:17 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:26:53 INFO  : Copied contents of C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
19:26:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:26:59 INFO  : 
19:27:01 INFO  : 
19:27:03 INFO  : 
19:27:03 INFO  : Updating hardware inferred compiler options for exercise_01.
19:27:04 INFO  : Updating hardware inferred compiler options for exercise_02.
19:27:05 INFO  : Updating hardware inferred compiler options for exercise_03.
19:27:06 INFO  : Updating hardware inferred compiler options for standalone_bsp_00_xgpio_example_1.
19:27:06 INFO  : Updating hardware inferred compiler options for xgpiops_intr_example.
19:27:07 INFO  : Updating hardware inferred compiler options for xuartps_intr_example.
19:27:08 INFO  : Updating hardware inferred compiler options for xuartps_low_echo_example.
19:27:09 INFO  : Updating hardware inferred compiler options for exercise_05.
19:27:09 INFO  : Updating hardware inferred compiler options for forum_code.
19:27:10 INFO  : Updating hardware inferred compiler options for standalone_bsp_2_xgpio_example_1.
19:27:11 INFO  : Updating hardware inferred compiler options for standalone_bsp_2_xgpio_intr_tapp_example_1.
19:27:12 INFO  : Updating hardware inferred compiler options for standalone_bsp_2_xgpio_low_level_example_1.
19:27:12 INFO  : Updating hardware inferred compiler options for standalone_bsp_2_xgpio_tapp_example_1.
19:27:13 INFO  : Updating hardware inferred compiler options for standalone_bsp_2_xscugic_example_1.
19:27:14 INFO  : Updating hardware inferred compiler options for standalone_bsp_2_xscugic_low_level_example_1.
19:27:15 INFO  : Updating hardware inferred compiler options for standalone_bsp_2_xscugic_tapp_example_1.
19:27:15 INFO  : Clearing existing target manager status.
19:27:15 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_2
19:27:15 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_2
19:27:15 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:27:43 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:29:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:29:24 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:30:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:30:01 INFO  : 'fpga -state' command is executed.
19:30:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:02 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:30:02 INFO  : 'jtag frequency' command is executed.
19:30:02 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:30:02 INFO  : Context for 'APU' is selected.
19:30:02 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:30:02 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:02 INFO  : Context for 'APU' is selected.
19:30:02 INFO  : 'stop' command is executed.
19:30:02 INFO  : 'ps7_init' command is executed.
19:30:02 INFO  : 'ps7_post_config' command is executed.
19:30:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:30:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:02 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:03 INFO  : 'con' command is executed.
19:30:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:30:03 INFO  : Disconnected from the channel tcfchan#11.
19:31:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:31:24 INFO  : 'fpga -state' command is executed.
19:31:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:31:25 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:31:25 INFO  : 'jtag frequency' command is executed.
19:31:25 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:31:25 INFO  : Context for 'APU' is selected.
19:31:25 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:31:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:31:25 INFO  : Context for 'APU' is selected.
19:31:25 INFO  : 'stop' command is executed.
19:31:26 INFO  : 'ps7_init' command is executed.
19:31:26 INFO  : 'ps7_post_config' command is executed.
19:31:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:31:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:27 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:31:27 INFO  : 'configparams force-mem-access 0' command is executed.
19:31:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

19:31:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:27 INFO  : 'con' command is executed.
19:31:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:31:27 INFO  : Disconnected from the channel tcfchan#12.
20:00:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:00:12 INFO  : 'fpga -state' command is executed.
20:00:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:12 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:00:12 INFO  : 'jtag frequency' command is executed.
20:00:12 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:00:12 INFO  : Context for 'APU' is selected.
20:00:12 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:00:12 INFO  : 'configparams force-mem-access 1' command is executed.
20:00:13 INFO  : Context for 'APU' is selected.
20:00:13 INFO  : 'stop' command is executed.
20:00:13 INFO  : 'ps7_init' command is executed.
20:00:13 INFO  : 'ps7_post_config' command is executed.
20:00:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:00:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:14 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:00:14 INFO  : 'configparams force-mem-access 0' command is executed.
20:00:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

20:00:14 INFO  : Memory regions updated for context APU
20:00:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:14 INFO  : 'con' command is executed.
20:00:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:00:14 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_exercise_05.elf_on_local.tcl'
20:03:05 INFO  : Disconnected from the channel tcfchan#13.
20:03:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:03:06 INFO  : 'fpga -state' command is executed.
20:03:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:07 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:03:07 INFO  : 'jtag frequency' command is executed.
20:03:07 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:03:07 INFO  : Context for 'APU' is selected.
20:03:07 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:03:07 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:07 INFO  : Context for 'APU' is selected.
20:03:07 INFO  : 'stop' command is executed.
20:03:07 INFO  : 'ps7_init' command is executed.
20:03:07 INFO  : 'ps7_post_config' command is executed.
20:03:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:03:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:07 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:07 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:07 INFO  : Memory regions updated for context APU
20:03:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:08 INFO  : 'con' command is executed.
20:03:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:03:08 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_exercise_05.elf_on_local.tcl'
20:16:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:16:42 INFO  : 'fpga -state' command is executed.
20:16:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:42 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:16:42 INFO  : 'jtag frequency' command is executed.
20:16:42 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:16:42 INFO  : Context for 'APU' is selected.
20:16:42 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:16:42 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:42 INFO  : Context for 'APU' is selected.
20:16:42 INFO  : 'stop' command is executed.
20:16:42 INFO  : 'ps7_init' command is executed.
20:16:42 INFO  : 'ps7_post_config' command is executed.
20:16:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:16:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:43 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:16:43 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:43 INFO  : 'con' command is executed.
20:16:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

20:16:43 INFO  : Disconnected from the channel tcfchan#14.
21:51:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
21:51:32 INFO  : 'fpga -state' command is executed.
21:51:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:32 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
21:51:32 INFO  : 'jtag frequency' command is executed.
21:51:32 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:51:32 INFO  : Context for 'APU' is selected.
21:51:32 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:51:32 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:32 INFO  : Context for 'APU' is selected.
21:51:32 INFO  : 'stop' command is executed.
21:51:33 INFO  : 'ps7_init' command is executed.
21:51:33 INFO  : 'ps7_post_config' command is executed.
21:51:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:51:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:33 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:33 INFO  : 'con' command is executed.
21:51:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

21:51:33 INFO  : Disconnected from the channel tcfchan#15.
21:53:12 WARN  : channel "tcfchan#14" closed
21:53:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
21:53:13 INFO  : 'fpga -state' command is executed.
21:53:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:14 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
21:53:14 INFO  : 'jtag frequency' command is executed.
21:53:14 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:53:14 INFO  : Context for 'APU' is selected.
21:53:14 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:53:14 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:14 INFO  : Context for 'APU' is selected.
21:53:14 INFO  : 'stop' command is executed.
21:53:14 INFO  : 'ps7_init' command is executed.
21:53:14 INFO  : 'ps7_post_config' command is executed.
21:53:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:53:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:14 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:53:14 INFO  : 'configparams force-mem-access 0' command is executed.
21:53:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:14 INFO  : Memory regions updated for context APU
21:53:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:14 INFO  : 'con' command is executed.
21:53:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

21:53:14 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_exercise_05.elf_on_local.tcl'
21:58:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
21:58:31 INFO  : 'fpga -state' command is executed.
21:58:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:31 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
21:58:31 INFO  : 'jtag frequency' command is executed.
21:58:31 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:58:31 INFO  : Context for 'APU' is selected.
21:58:31 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:58:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:31 INFO  : Context for 'APU' is selected.
21:58:31 INFO  : 'stop' command is executed.
21:58:32 INFO  : 'ps7_init' command is executed.
21:58:32 INFO  : 'ps7_post_config' command is executed.
21:58:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:58:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:32 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:32 INFO  : 'con' command is executed.
21:58:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

21:58:32 INFO  : Disconnected from the channel tcfchan#16.
01:38:30 WARN  : channel "tcfchan#16" closed
01:59:31 INFO  : Registering command handlers for SDK TCF services
01:59:32 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\temp_xsdb_launch_script.tcl
01:59:34 INFO  : XSCT server has started successfully.
01:59:34 INFO  : Successfully done setting XSCT server connection channel  
01:59:34 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper.hdf.
01:59:34 INFO  : Successfully done setting SDK workspace  
01:59:34 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
02:03:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:03:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:03:31 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:07:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:07:04 INFO  : 'fpga -state' command is executed.
02:07:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:07:04 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:07:04 INFO  : 'jtag frequency' command is executed.
02:07:04 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:07:04 INFO  : Context for 'APU' is selected.
02:07:04 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:07:04 INFO  : 'configparams force-mem-access 1' command is executed.
02:07:04 INFO  : Context for 'APU' is selected.
02:07:04 INFO  : 'stop' command is executed.
02:07:04 INFO  : 'ps7_init' command is executed.
02:07:04 INFO  : 'ps7_post_config' command is executed.
02:07:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:07:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:07:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:07:05 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:07:05 INFO  : 'configparams force-mem-access 0' command is executed.
02:07:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

02:47:13 INFO  : Disconnected from the channel tcfchan#1.
02:49:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:49:51 INFO  : 'fpga -state' command is executed.
02:49:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:49:51 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:49:51 INFO  : 'jtag frequency' command is executed.
02:49:51 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:49:51 INFO  : Context for 'APU' is selected.
02:49:51 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:49:51 INFO  : 'configparams force-mem-access 1' command is executed.
02:49:51 INFO  : Context for 'APU' is selected.
02:49:51 INFO  : 'stop' command is executed.
02:49:52 INFO  : 'ps7_init' command is executed.
02:49:52 INFO  : 'ps7_post_config' command is executed.
02:49:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:49:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:49:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:49:53 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:49:53 INFO  : 'configparams force-mem-access 0' command is executed.
02:49:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

02:53:29 INFO  : Disconnected from the channel tcfchan#2.
02:53:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:53:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:53:42 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:54:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:54:52 INFO  : 'fpga -state' command is executed.
02:54:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:54:53 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:54:53 INFO  : 'jtag frequency' command is executed.
02:54:53 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:54:53 INFO  : Context for 'APU' is selected.
02:54:53 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:54:53 INFO  : 'configparams force-mem-access 1' command is executed.
02:54:53 INFO  : Context for 'APU' is selected.
02:54:53 INFO  : 'stop' command is executed.
02:54:53 INFO  : 'ps7_init' command is executed.
02:54:53 INFO  : 'ps7_post_config' command is executed.
02:54:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:54:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:54:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:54:53 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:54:53 INFO  : 'configparams force-mem-access 0' command is executed.
02:54:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

02:54:53 INFO  : Memory regions updated for context APU
02:54:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:54:54 INFO  : 'con' command is executed.
02:54:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:54:54 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_exercise_05.elf_on_local.tcl'
03:08:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:08:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
03:08:54 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:09:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
03:09:21 INFO  : 'fpga -state' command is executed.
03:09:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:09:21 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
03:09:21 INFO  : 'jtag frequency' command is executed.
03:09:21 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:09:21 INFO  : Context for 'APU' is selected.
03:09:21 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:09:21 INFO  : 'configparams force-mem-access 1' command is executed.
03:09:21 INFO  : Context for 'APU' is selected.
03:09:21 INFO  : 'stop' command is executed.
03:09:22 INFO  : 'ps7_init' command is executed.
03:09:22 INFO  : 'ps7_post_config' command is executed.
03:09:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:09:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:09:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:09:22 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:09:22 INFO  : 'configparams force-mem-access 0' command is executed.
03:09:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

03:11:04 INFO  : Disconnected from the channel tcfchan#3.
03:11:45 INFO  : Registering command handlers for SDK TCF services
03:11:46 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\temp_xsdb_launch_script.tcl
03:11:48 INFO  : XSCT server has started successfully.
03:11:48 INFO  : Successfully done setting XSCT server connection channel  
03:11:48 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper.hdf.
03:11:48 INFO  : Successfully done setting SDK workspace  
03:11:48 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
03:12:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:12:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
03:12:21 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:14:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
03:14:02 INFO  : 'fpga -state' command is executed.
03:14:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:14:02 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
03:14:02 INFO  : 'jtag frequency' command is executed.
03:14:02 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:14:02 INFO  : Context for 'APU' is selected.
03:14:02 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:14:02 INFO  : 'configparams force-mem-access 1' command is executed.
03:14:02 INFO  : Context for 'APU' is selected.
03:14:02 INFO  : 'stop' command is executed.
03:14:03 INFO  : 'ps7_init' command is executed.
03:14:03 INFO  : 'ps7_post_config' command is executed.
03:14:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:14:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:14:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:14:03 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:14:03 INFO  : 'configparams force-mem-access 0' command is executed.
03:14:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

03:23:16 INFO  : Disconnected from the channel tcfchan#1.
03:23:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
03:23:36 INFO  : 'fpga -state' command is executed.
03:23:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:23:37 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
03:23:37 INFO  : 'jtag frequency' command is executed.
03:23:37 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:23:37 INFO  : Context for 'APU' is selected.
03:23:37 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:23:37 INFO  : 'configparams force-mem-access 1' command is executed.
03:23:37 INFO  : Context for 'APU' is selected.
03:23:37 INFO  : 'stop' command is executed.
03:23:38 INFO  : 'ps7_init' command is executed.
03:23:38 INFO  : 'ps7_post_config' command is executed.
03:23:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:23:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:23:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:23:38 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:23:38 INFO  : 'configparams force-mem-access 0' command is executed.
03:23:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

17:53:09 INFO  : Disconnected from the channel tcfchan#2.
20:53:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:53:08 INFO  : 'fpga -state' command is executed.
20:53:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:09 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:53:09 INFO  : 'jtag frequency' command is executed.
20:53:09 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:53:09 INFO  : Context for 'APU' is selected.
20:53:09 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:53:09 INFO  : 'configparams force-mem-access 1' command is executed.
20:53:09 INFO  : Context for 'APU' is selected.
20:53:09 INFO  : 'stop' command is executed.
20:53:10 INFO  : 'ps7_init' command is executed.
20:53:10 INFO  : 'ps7_post_config' command is executed.
20:53:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:53:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:11 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:53:11 INFO  : 'configparams force-mem-access 0' command is executed.
20:53:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

20:58:55 INFO  : Disconnected from the channel tcfchan#3.
21:23:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
21:23:20 INFO  : 'fpga -state' command is executed.
21:23:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:23:21 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
21:23:21 INFO  : 'jtag frequency' command is executed.
21:23:21 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:23:21 INFO  : Context for 'APU' is selected.
21:23:21 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:23:21 INFO  : 'configparams force-mem-access 1' command is executed.
21:23:21 INFO  : Context for 'APU' is selected.
21:23:21 INFO  : 'stop' command is executed.
21:23:22 INFO  : 'ps7_init' command is executed.
21:23:22 INFO  : 'ps7_post_config' command is executed.
21:23:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:23:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:23 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:23:23 INFO  : 'configparams force-mem-access 0' command is executed.
21:23:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

21:30:01 INFO  : Disconnected from the channel tcfchan#4.
21:32:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
21:32:43 INFO  : 'fpga -state' command is executed.
21:32:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:44 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
21:32:44 INFO  : 'jtag frequency' command is executed.
21:32:44 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:32:44 INFO  : Context for 'APU' is selected.
21:32:44 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:32:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:32:44 INFO  : Context for 'APU' is selected.
21:32:44 INFO  : 'stop' command is executed.
21:32:45 INFO  : 'ps7_init' command is executed.
21:32:45 INFO  : 'ps7_post_config' command is executed.
21:32:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:32:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:45 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:32:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:32:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:07 INFO  : Disconnected from the channel tcfchan#5.
21:35:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
21:35:10 INFO  : 'fpga -state' command is executed.
21:35:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:10 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
21:35:10 INFO  : 'jtag frequency' command is executed.
21:35:11 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:35:11 INFO  : Context for 'APU' is selected.
21:35:11 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:35:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:11 INFO  : Context for 'APU' is selected.
21:35:11 INFO  : 'stop' command is executed.
21:35:11 INFO  : 'ps7_init' command is executed.
21:35:11 INFO  : 'ps7_post_config' command is executed.
21:35:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:35:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:12 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:12 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:13 INFO  : Memory regions updated for context APU
21:35:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:13 INFO  : 'con' command is executed.
21:35:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

21:35:13 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_exercise_05.elf_on_local.tcl'
21:40:03 INFO  : Disconnected from the channel tcfchan#6.
21:40:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
21:40:05 INFO  : 'fpga -state' command is executed.
21:40:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:05 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
21:40:05 INFO  : 'jtag frequency' command is executed.
21:40:05 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:40:05 INFO  : Context for 'APU' is selected.
21:40:07 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:40:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:40:07 INFO  : Context for 'APU' is selected.
21:40:07 INFO  : 'stop' command is executed.
21:40:07 INFO  : 'ps7_init' command is executed.
21:40:07 INFO  : 'ps7_post_config' command is executed.
21:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:08 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:40:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:40:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

21:40:08 INFO  : Memory regions updated for context APU
21:40:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:08 INFO  : 'con' command is executed.
21:40:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

21:40:08 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_exercise_05.elf_on_local.tcl'
21:41:43 INFO  : Disconnected from the channel tcfchan#7.
21:41:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
21:41:44 INFO  : 'fpga -state' command is executed.
21:41:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:44 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
21:41:44 INFO  : 'jtag frequency' command is executed.
21:41:44 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:41:44 INFO  : Context for 'APU' is selected.
21:41:47 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:41:47 INFO  : 'configparams force-mem-access 1' command is executed.
21:41:47 INFO  : Context for 'APU' is selected.
21:41:47 INFO  : 'stop' command is executed.
21:41:47 INFO  : 'ps7_init' command is executed.
21:41:47 INFO  : 'ps7_post_config' command is executed.
21:41:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:41:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:47 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:41:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:41:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

21:41:47 INFO  : Memory regions updated for context APU
21:41:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:48 INFO  : 'con' command is executed.
21:41:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

21:41:48 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_exercise_05.elf_on_local.tcl'
21:43:58 INFO  : Disconnected from the channel tcfchan#8.
21:43:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
21:43:59 INFO  : 'fpga -state' command is executed.
21:43:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:59 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
21:43:59 INFO  : 'jtag frequency' command is executed.
21:43:59 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:43:59 INFO  : Context for 'APU' is selected.
21:44:02 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:44:02 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:02 INFO  : Context for 'APU' is selected.
21:44:02 INFO  : 'stop' command is executed.
21:44:02 INFO  : 'ps7_init' command is executed.
21:44:02 INFO  : 'ps7_post_config' command is executed.
21:44:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:44:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:02 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:44:02 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:02 INFO  : Memory regions updated for context APU
21:44:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:02 INFO  : 'con' command is executed.
21:44:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

21:44:02 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_exercise_05.elf_on_local.tcl'
18:43:43 INFO  : Registering command handlers for SDK TCF services
18:43:44 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\temp_xsdb_launch_script.tcl
18:43:49 INFO  : XSCT server has started successfully.
18:43:51 INFO  : Successfully done setting XSCT server connection channel  
18:43:51 INFO  : Successfully done setting SDK workspace  
19:25:12 INFO  : Registering command handlers for SDK TCF services
19:25:12 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\temp_xsdb_launch_script.tcl
19:25:14 INFO  : XSCT server has started successfully.
19:25:15 INFO  : Successfully done setting XSCT server connection channel  
19:25:15 INFO  : Successfully done setting SDK workspace  
19:25:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:25:55 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:26:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:26:05 INFO  : 'fpga -state' command is executed.
19:26:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:05 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:26:05 INFO  : 'jtag frequency' command is executed.
19:26:05 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:26:05 INFO  : Context for 'APU' is selected.
19:26:06 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:26:06 INFO  : 'configparams force-mem-access 1' command is executed.
19:26:06 INFO  : Context for 'APU' is selected.
19:26:06 INFO  : 'stop' command is executed.
19:26:06 INFO  : 'ps7_init' command is executed.
19:26:06 INFO  : 'ps7_post_config' command is executed.
19:26:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:26:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:06 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:26:06 INFO  : 'configparams force-mem-access 0' command is executed.
19:26:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

19:26:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:06 INFO  : 'con' command is executed.
19:26:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:26:06 INFO  : Disconnected from the channel tcfchan#1.
19:27:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:27:13 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:27:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
19:27:33 INFO  : 'fpga -state' command is executed.
19:27:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:34 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
19:27:34 INFO  : 'jtag frequency' command is executed.
19:27:34 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:27:34 INFO  : Context for 'APU' is selected.
19:27:34 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:27:34 INFO  : 'configparams force-mem-access 1' command is executed.
19:27:34 INFO  : Context for 'APU' is selected.
19:27:34 INFO  : 'stop' command is executed.
19:27:34 INFO  : 'ps7_init' command is executed.
19:27:34 INFO  : 'ps7_post_config' command is executed.
19:27:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:27:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:35 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:27:35 INFO  : 'configparams force-mem-access 0' command is executed.
19:27:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

19:27:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:35 INFO  : 'con' command is executed.
19:27:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

19:27:35 INFO  : Disconnected from the channel tcfchan#2.
22:11:09 INFO  : Registering command handlers for SDK TCF services
22:11:10 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\temp_xsdb_launch_script.tcl
22:11:12 INFO  : XSCT server has started successfully.
22:11:12 INFO  : Successfully done setting XSCT server connection channel  
22:11:12 INFO  : Successfully done setting SDK workspace  
22:11:12 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper.hdf.
22:11:12 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:11:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1551852261576,  Project:1551324307983
22:11:14 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper.hdf.
22:11:14 INFO  : Copied contents of C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:11:17 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:11:23 INFO  : 
22:11:25 INFO  : 
22:11:27 INFO  : 
22:11:28 INFO  : Updating hardware inferred compiler options for exercise_01.
22:11:29 INFO  : Updating hardware inferred compiler options for exercise_02.
22:11:29 INFO  : Updating hardware inferred compiler options for exercise_03.
22:11:30 INFO  : Updating hardware inferred compiler options for standalone_bsp_00_xgpio_example_1.
22:11:31 INFO  : Updating hardware inferred compiler options for xgpiops_intr_example.
22:11:32 INFO  : Updating hardware inferred compiler options for xuartps_intr_example.
22:11:33 INFO  : Updating hardware inferred compiler options for xuartps_low_echo_example.
22:11:33 INFO  : Updating hardware inferred compiler options for exercise_05.
22:11:34 INFO  : Updating hardware inferred compiler options for forum_code.
22:11:35 INFO  : Updating hardware inferred compiler options for standalone_bsp_2_xgpio_example_1.
22:11:36 INFO  : Updating hardware inferred compiler options for standalone_bsp_2_xgpio_intr_tapp_example_1.
22:11:37 INFO  : Updating hardware inferred compiler options for standalone_bsp_2_xgpio_low_level_example_1.
22:11:37 INFO  : Updating hardware inferred compiler options for standalone_bsp_2_xgpio_tapp_example_1.
22:11:38 INFO  : Updating hardware inferred compiler options for standalone_bsp_2_xscugic_example_1.
22:11:39 INFO  : Updating hardware inferred compiler options for standalone_bsp_2_xscugic_low_level_example_1.
22:11:40 INFO  : Updating hardware inferred compiler options for standalone_bsp_2_xscugic_tapp_example_1.
22:11:40 INFO  : Clearing existing target manager status.
22:12:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:12:08 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:23:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:23:27 INFO  : 'fpga -state' command is executed.
22:23:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:28 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:23:28 INFO  : 'jtag frequency' command is executed.
22:23:28 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:23:28 INFO  : Context for 'APU' is selected.
22:23:28 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:23:28 INFO  : 'configparams force-mem-access 1' command is executed.
22:23:28 INFO  : Context for 'APU' is selected.
22:23:28 INFO  : 'stop' command is executed.
22:23:28 INFO  : 'ps7_init' command is executed.
22:23:28 INFO  : 'ps7_post_config' command is executed.
22:23:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:23:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:29 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:23:29 INFO  : 'configparams force-mem-access 0' command is executed.
22:23:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

22:25:30 INFO  : Disconnected from the channel tcfchan#1.
22:25:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:25:42 INFO  : 'fpga -state' command is executed.
22:25:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:43 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:25:43 INFO  : 'jtag frequency' command is executed.
22:25:43 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:25:43 INFO  : Context for 'APU' is selected.
22:25:43 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:25:43 INFO  : 'configparams force-mem-access 1' command is executed.
22:25:43 INFO  : Context for 'APU' is selected.
22:25:43 INFO  : 'stop' command is executed.
22:25:44 INFO  : 'ps7_init' command is executed.
22:25:44 INFO  : 'ps7_post_config' command is executed.
22:25:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:25:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:45 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:25:45 INFO  : 'configparams force-mem-access 0' command is executed.
22:25:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

22:25:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:45 INFO  : 'con' command is executed.
22:25:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

22:25:45 INFO  : Disconnected from the channel tcfchan#2.
00:37:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:37:28 INFO  : 'fpga -state' command is executed.
00:37:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:37:29 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:37:29 INFO  : 'jtag frequency' command is executed.
00:37:29 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:37:29 INFO  : Context for 'APU' is selected.
00:37:29 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:37:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:37:29 INFO  : Context for 'APU' is selected.
00:37:29 INFO  : 'stop' command is executed.
00:37:29 INFO  : 'ps7_init' command is executed.
00:37:29 INFO  : 'ps7_post_config' command is executed.
00:37:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:37:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:30 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:37:30 INFO  : 'configparams force-mem-access 0' command is executed.
00:37:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf
configparams force-mem-access 0
----------------End of Script----------------

00:37:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:30 INFO  : 'con' command is executed.
00:37:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:37:30 INFO  : Disconnected from the channel tcfchan#3.
00:51:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:51:13 INFO  : 'fpga -state' command is executed.
00:51:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:51:13 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:51:13 INFO  : 'jtag frequency' command is executed.
00:51:13 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:51:13 INFO  : Context for 'APU' is selected.
00:51:13 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:51:13 INFO  : 'configparams force-mem-access 1' command is executed.
00:51:14 INFO  : Context for 'APU' is selected.
00:51:14 INFO  : 'stop' command is executed.
00:51:14 INFO  : 'ps7_init' command is executed.
00:51:14 INFO  : 'ps7_post_config' command is executed.
00:51:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:51:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:15 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:51:15 INFO  : 'configparams force-mem-access 0' command is executed.
00:51:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf
configparams force-mem-access 0
----------------End of Script----------------

00:51:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:15 INFO  : 'con' command is executed.
00:51:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:51:15 INFO  : Disconnected from the channel tcfchan#4.
00:52:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:52:22 INFO  : 'fpga -state' command is executed.
00:52:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:52:22 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:52:22 INFO  : 'jtag frequency' command is executed.
00:52:22 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:52:22 INFO  : Context for 'APU' is selected.
00:52:22 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:52:22 INFO  : 'configparams force-mem-access 1' command is executed.
00:52:22 INFO  : Context for 'APU' is selected.
00:52:23 INFO  : 'stop' command is executed.
00:52:23 INFO  : 'ps7_init' command is executed.
00:52:23 INFO  : 'ps7_post_config' command is executed.
00:52:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:52:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:24 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:52:24 INFO  : 'configparams force-mem-access 0' command is executed.
00:52:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf
configparams force-mem-access 0
----------------End of Script----------------

00:52:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:24 INFO  : 'con' command is executed.
00:52:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:52:24 INFO  : Disconnected from the channel tcfchan#5.
00:53:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:53:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:53:48 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:54:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:54:20 INFO  : 'fpga -state' command is executed.
00:54:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:54:20 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:54:20 INFO  : 'jtag frequency' command is executed.
00:54:20 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:54:20 INFO  : Context for 'APU' is selected.
00:54:20 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:54:20 INFO  : 'configparams force-mem-access 1' command is executed.
00:54:20 INFO  : Context for 'APU' is selected.
00:54:20 INFO  : 'stop' command is executed.
00:54:21 INFO  : 'ps7_init' command is executed.
00:54:21 INFO  : 'ps7_post_config' command is executed.
00:54:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:54:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:21 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:54:21 INFO  : 'configparams force-mem-access 0' command is executed.
00:54:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf
configparams force-mem-access 0
----------------End of Script----------------

00:54:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:21 INFO  : 'con' command is executed.
00:54:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:54:21 INFO  : Disconnected from the channel tcfchan#6.
00:54:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:54:57 INFO  : 'fpga -state' command is executed.
00:54:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:54:58 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:54:58 INFO  : 'jtag frequency' command is executed.
00:54:58 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:54:58 INFO  : Context for 'APU' is selected.
00:54:58 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:54:58 INFO  : 'configparams force-mem-access 1' command is executed.
00:54:58 INFO  : Context for 'APU' is selected.
00:54:58 INFO  : 'stop' command is executed.
00:54:59 INFO  : 'ps7_init' command is executed.
00:54:59 INFO  : 'ps7_post_config' command is executed.
00:54:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:54:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:00 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:55:00 INFO  : 'configparams force-mem-access 0' command is executed.
00:55:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf
configparams force-mem-access 0
----------------End of Script----------------

00:55:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:00 INFO  : 'con' command is executed.
00:55:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:55:00 INFO  : Disconnected from the channel tcfchan#7.
00:55:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:55:28 INFO  : 'fpga -state' command is executed.
00:55:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:55:29 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:55:29 INFO  : 'jtag frequency' command is executed.
00:55:29 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:55:29 INFO  : Context for 'APU' is selected.
00:55:29 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:55:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:55:29 INFO  : Context for 'APU' is selected.
00:55:29 INFO  : 'stop' command is executed.
00:55:30 INFO  : 'ps7_init' command is executed.
00:55:30 INFO  : 'ps7_post_config' command is executed.
00:55:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:55:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:30 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:55:30 INFO  : 'configparams force-mem-access 0' command is executed.
00:55:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

00:55:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:31 INFO  : 'con' command is executed.
00:55:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:55:31 INFO  : Disconnected from the channel tcfchan#8.
01:04:39 INFO  : Example project standalone_bsp_2_xuartps_intr_example_1 has been created successfully.
01:05:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:05:44 INFO  : 'fpga -state' command is executed.
01:05:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:05:44 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:05:44 INFO  : 'jtag frequency' command is executed.
01:05:44 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:05:45 INFO  : Context for 'APU' is selected.
01:05:45 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:05:45 INFO  : 'configparams force-mem-access 1' command is executed.
01:05:45 INFO  : Context for 'APU' is selected.
01:05:45 INFO  : 'stop' command is executed.
01:05:46 INFO  : 'ps7_init' command is executed.
01:05:46 INFO  : 'ps7_post_config' command is executed.
01:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:46 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:05:46 INFO  : 'configparams force-mem-access 0' command is executed.
01:05:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

01:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:46 INFO  : 'con' command is executed.
01:05:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

01:05:46 INFO  : Disconnected from the channel tcfchan#9.
01:09:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:09:38 INFO  : 'fpga -state' command is executed.
01:09:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:09:38 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:09:38 INFO  : 'jtag frequency' command is executed.
01:09:38 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:09:38 INFO  : Context for 'APU' is selected.
01:09:38 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:09:38 INFO  : 'configparams force-mem-access 1' command is executed.
01:09:39 INFO  : Context for 'APU' is selected.
01:09:39 INFO  : 'stop' command is executed.
01:09:39 INFO  : 'ps7_init' command is executed.
01:09:39 INFO  : 'ps7_post_config' command is executed.
01:09:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:09:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:09:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:09:40 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:09:40 INFO  : 'configparams force-mem-access 0' command is executed.
01:09:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

01:13:36 INFO  : Disconnected from the channel tcfchan#10.
01:13:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:13:37 INFO  : 'fpga -state' command is executed.
01:13:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:13:38 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:13:38 INFO  : 'jtag frequency' command is executed.
01:13:38 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:13:38 INFO  : Context for 'APU' is selected.
01:13:38 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:13:38 INFO  : 'configparams force-mem-access 1' command is executed.
01:13:38 INFO  : Context for 'APU' is selected.
01:13:38 INFO  : 'stop' command is executed.
01:13:38 INFO  : 'ps7_init' command is executed.
01:13:38 INFO  : 'ps7_post_config' command is executed.
01:13:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:13:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:38 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:13:38 INFO  : 'configparams force-mem-access 0' command is executed.
01:13:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

01:13:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:38 INFO  : 'con' command is executed.
01:13:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

01:13:38 INFO  : Disconnected from the channel tcfchan#11.
01:16:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:16:46 INFO  : 'fpga -state' command is executed.
01:16:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:16:46 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:16:46 INFO  : 'jtag frequency' command is executed.
01:16:46 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:16:46 INFO  : Context for 'APU' is selected.
01:16:47 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:16:47 INFO  : 'configparams force-mem-access 1' command is executed.
01:16:47 INFO  : Context for 'APU' is selected.
01:16:47 INFO  : 'stop' command is executed.
01:16:47 INFO  : 'ps7_init' command is executed.
01:16:47 INFO  : 'ps7_post_config' command is executed.
01:16:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:16:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:48 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:16:48 INFO  : 'configparams force-mem-access 0' command is executed.
01:16:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

01:16:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:48 INFO  : 'con' command is executed.
01:16:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

01:16:48 INFO  : Disconnected from the channel tcfchan#12.
01:17:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:17:13 INFO  : 'fpga -state' command is executed.
01:17:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:17:14 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:17:14 INFO  : 'jtag frequency' command is executed.
01:17:14 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:17:14 INFO  : Context for 'APU' is selected.
01:17:14 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:17:14 INFO  : 'configparams force-mem-access 1' command is executed.
01:17:14 INFO  : Context for 'APU' is selected.
01:17:14 INFO  : 'stop' command is executed.
01:17:15 INFO  : 'ps7_init' command is executed.
01:17:15 INFO  : 'ps7_post_config' command is executed.
01:17:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:17:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:17:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:17:15 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:17:15 INFO  : 'configparams force-mem-access 0' command is executed.
01:17:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

01:17:50 INFO  : Registering command handlers for SDK TCF services
01:17:50 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\temp_xsdb_launch_script.tcl
01:17:52 INFO  : XSCT server has started successfully.
01:17:52 INFO  : Successfully done setting XSCT server connection channel  
01:17:52 INFO  : Successfully done setting SDK workspace  
01:33:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:33:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:33:10 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:33:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:33:23 INFO  : 'fpga -state' command is executed.
01:33:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:33:23 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:33:23 INFO  : 'jtag frequency' command is executed.
01:33:23 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:33:23 INFO  : Context for 'APU' is selected.
01:33:23 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:33:23 INFO  : 'configparams force-mem-access 1' command is executed.
01:33:23 INFO  : Context for 'APU' is selected.
01:33:23 INFO  : 'stop' command is executed.
01:33:23 INFO  : 'ps7_init' command is executed.
01:33:23 INFO  : 'ps7_post_config' command is executed.
01:33:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:33:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:33:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:33:24 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:33:24 INFO  : 'configparams force-mem-access 0' command is executed.
01:33:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

01:33:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:33:24 INFO  : 'con' command is executed.
01:33:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

01:33:24 INFO  : Disconnected from the channel tcfchan#1.
02:26:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:26:49 INFO  : 'fpga -state' command is executed.
02:26:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:26:50 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:26:50 INFO  : 'jtag frequency' command is executed.
02:26:50 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:26:50 INFO  : Context for 'APU' is selected.
02:26:50 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:26:50 INFO  : 'configparams force-mem-access 1' command is executed.
02:26:50 INFO  : Context for 'APU' is selected.
02:26:50 INFO  : 'stop' command is executed.
02:26:51 INFO  : 'ps7_init' command is executed.
02:26:51 INFO  : 'ps7_post_config' command is executed.
02:26:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:26:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:52 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:26:52 INFO  : 'configparams force-mem-access 0' command is executed.
02:26:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf
configparams force-mem-access 0
----------------End of Script----------------

02:26:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:53 INFO  : 'con' command is executed.
02:26:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:26:53 INFO  : Disconnected from the channel tcfchan#2.
02:27:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:27:04 INFO  : 'fpga -state' command is executed.
02:27:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:27:04 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:27:04 INFO  : 'jtag frequency' command is executed.
02:27:04 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:27:04 INFO  : Context for 'APU' is selected.
02:27:04 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:27:04 INFO  : 'configparams force-mem-access 1' command is executed.
02:27:04 INFO  : Context for 'APU' is selected.
02:27:04 INFO  : 'stop' command is executed.
02:27:04 INFO  : 'ps7_init' command is executed.
02:27:04 INFO  : 'ps7_post_config' command is executed.
02:27:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:27:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:05 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:27:05 INFO  : 'configparams force-mem-access 0' command is executed.
02:27:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf
configparams force-mem-access 0
----------------End of Script----------------

02:27:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:05 INFO  : 'con' command is executed.
02:27:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:27:05 INFO  : Disconnected from the channel tcfchan#3.
22:03:53 INFO  : Registering command handlers for SDK TCF services
22:03:53 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\temp_xsdb_launch_script.tcl
22:03:55 INFO  : XSCT server has started successfully.
22:03:55 INFO  : Successfully done setting XSCT server connection channel  
22:03:56 INFO  : Successfully done setting SDK workspace  
23:10:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:10:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
23:10:16 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:10:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
23:10:52 INFO  : 'fpga -state' command is executed.
23:10:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:10:53 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
23:10:53 INFO  : 'jtag frequency' command is executed.
23:10:53 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:10:53 INFO  : Context for 'APU' is selected.
23:10:53 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:10:53 INFO  : 'configparams force-mem-access 1' command is executed.
23:10:53 INFO  : Context for 'APU' is selected.
23:10:53 INFO  : 'stop' command is executed.
23:10:53 INFO  : 'ps7_init' command is executed.
23:10:53 INFO  : 'ps7_post_config' command is executed.
23:10:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:10:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:54 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:10:54 INFO  : 'configparams force-mem-access 0' command is executed.
23:10:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf
configparams force-mem-access 0
----------------End of Script----------------

23:10:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:54 INFO  : 'con' command is executed.
23:10:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

23:10:54 INFO  : Disconnected from the channel tcfchan#1.
23:15:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
23:15:41 INFO  : 'fpga -state' command is executed.
23:15:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:42 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
23:15:42 INFO  : 'jtag frequency' command is executed.
23:15:42 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:15:42 INFO  : Context for 'APU' is selected.
23:15:42 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:15:42 INFO  : 'configparams force-mem-access 1' command is executed.
23:15:42 INFO  : Context for 'APU' is selected.
23:15:42 INFO  : 'stop' command is executed.
23:15:43 INFO  : 'ps7_init' command is executed.
23:15:43 INFO  : 'ps7_post_config' command is executed.
23:15:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:15:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:43 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:15:43 INFO  : 'configparams force-mem-access 0' command is executed.
23:15:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf
configparams force-mem-access 0
----------------End of Script----------------

23:15:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:43 INFO  : 'con' command is executed.
23:15:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

23:15:43 INFO  : Disconnected from the channel tcfchan#2.
00:52:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:52:36 INFO  : 'fpga -state' command is executed.
00:52:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:52:37 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:52:37 INFO  : 'jtag frequency' command is executed.
00:52:37 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:52:37 INFO  : Context for 'APU' is selected.
00:52:37 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:52:37 INFO  : 'configparams force-mem-access 1' command is executed.
00:52:37 INFO  : Context for 'APU' is selected.
00:52:37 INFO  : 'stop' command is executed.
00:52:38 INFO  : 'ps7_init' command is executed.
00:52:38 INFO  : 'ps7_post_config' command is executed.
00:52:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:52:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:38 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:52:38 INFO  : 'configparams force-mem-access 0' command is executed.
00:52:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf
configparams force-mem-access 0
----------------End of Script----------------

00:52:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:39 INFO  : 'con' command is executed.
00:52:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:52:39 INFO  : Disconnected from the channel tcfchan#3.
00:52:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:52:50 INFO  : 'fpga -state' command is executed.
00:52:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:52:50 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:52:50 INFO  : 'jtag frequency' command is executed.
00:52:50 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:52:50 INFO  : Context for 'APU' is selected.
00:52:52 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:52:52 INFO  : 'configparams force-mem-access 1' command is executed.
00:52:52 INFO  : Context for 'APU' is selected.
00:52:52 INFO  : 'stop' command is executed.
00:52:53 INFO  : 'ps7_init' command is executed.
00:52:53 INFO  : 'ps7_post_config' command is executed.
00:52:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:52:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:53 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:52:53 INFO  : 'configparams force-mem-access 0' command is executed.
00:52:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf
configparams force-mem-access 0
----------------End of Script----------------

00:52:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:53 INFO  : 'con' command is executed.
00:52:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:52:53 INFO  : Disconnected from the channel tcfchan#4.
00:53:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:53:52 INFO  : 'fpga -state' command is executed.
00:53:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:53:53 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:53:53 INFO  : 'jtag frequency' command is executed.
00:53:53 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:53:53 INFO  : Context for 'APU' is selected.
00:53:56 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:53:56 INFO  : 'configparams force-mem-access 1' command is executed.
00:53:56 INFO  : Context for 'APU' is selected.
00:53:56 INFO  : 'stop' command is executed.
00:53:56 INFO  : 'ps7_init' command is executed.
00:53:56 INFO  : 'ps7_post_config' command is executed.
00:53:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:53:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:57 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:53:57 INFO  : 'configparams force-mem-access 0' command is executed.
00:53:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

00:53:57 INFO  : Memory regions updated for context APU
00:53:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:57 INFO  : 'con' command is executed.
00:53:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:53:57 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_exercise_05.elf_on_local.tcl'
00:54:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:54:34 INFO  : 'fpga -state' command is executed.
00:54:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:54:35 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:54:35 INFO  : 'jtag frequency' command is executed.
00:54:35 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:54:35 INFO  : Context for 'APU' is selected.
00:54:35 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:54:35 INFO  : 'configparams force-mem-access 1' command is executed.
00:54:35 INFO  : Context for 'APU' is selected.
00:54:35 INFO  : 'stop' command is executed.
00:54:35 INFO  : 'ps7_init' command is executed.
00:54:35 INFO  : 'ps7_post_config' command is executed.
00:54:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:54:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:35 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:54:35 INFO  : 'configparams force-mem-access 0' command is executed.
00:54:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf
configparams force-mem-access 0
----------------End of Script----------------

00:54:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:36 INFO  : 'con' command is executed.
00:54:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:54:36 INFO  : Disconnected from the channel tcfchan#5.
00:55:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:55:03 INFO  : 'fpga -state' command is executed.
00:55:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:55:03 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:55:03 INFO  : 'jtag frequency' command is executed.
00:55:03 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:55:03 INFO  : Context for 'APU' is selected.
00:55:05 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:55:05 INFO  : 'configparams force-mem-access 1' command is executed.
00:55:05 INFO  : Context for 'APU' is selected.
00:55:05 INFO  : 'stop' command is executed.
00:55:05 INFO  : 'ps7_init' command is executed.
00:55:05 INFO  : 'ps7_post_config' command is executed.
00:55:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:55:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:06 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:55:06 INFO  : 'configparams force-mem-access 0' command is executed.
00:55:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf
configparams force-mem-access 0
----------------End of Script----------------

00:55:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:06 INFO  : 'con' command is executed.
00:55:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:55:06 INFO  : Disconnected from the channel tcfchan#6.
00:58:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:58:40 INFO  : 'fpga -state' command is executed.
00:58:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:58:40 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:58:40 INFO  : 'jtag frequency' command is executed.
00:58:40 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:58:40 INFO  : Context for 'APU' is selected.
00:58:40 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:58:40 INFO  : 'configparams force-mem-access 1' command is executed.
00:58:40 INFO  : Context for 'APU' is selected.
00:58:40 INFO  : 'stop' command is executed.
00:58:41 INFO  : 'ps7_init' command is executed.
00:58:41 INFO  : 'ps7_post_config' command is executed.
00:58:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:58:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:41 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:58:41 INFO  : 'configparams force-mem-access 0' command is executed.
00:58:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf
configparams force-mem-access 0
----------------End of Script----------------

00:58:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:41 INFO  : 'con' command is executed.
00:58:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:58:41 INFO  : Disconnected from the channel tcfchan#7.
01:00:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:00:22 INFO  : 'fpga -state' command is executed.
01:00:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:00:23 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:00:23 INFO  : 'jtag frequency' command is executed.
01:00:23 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:00:23 INFO  : Context for 'APU' is selected.
01:00:23 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:00:23 INFO  : 'configparams force-mem-access 1' command is executed.
01:00:23 INFO  : Context for 'APU' is selected.
01:00:23 INFO  : 'stop' command is executed.
01:00:23 INFO  : 'ps7_init' command is executed.
01:00:23 INFO  : 'ps7_post_config' command is executed.
01:00:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:00:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:24 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:00:24 INFO  : 'configparams force-mem-access 0' command is executed.
01:00:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf
configparams force-mem-access 0
----------------End of Script----------------

01:00:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:24 INFO  : 'con' command is executed.
01:00:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

01:00:24 INFO  : Disconnected from the channel tcfchan#8.
01:01:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:01:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:01:38 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:02:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:02:07 INFO  : 'fpga -state' command is executed.
01:02:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:02:07 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:02:07 INFO  : 'jtag frequency' command is executed.
01:02:07 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:02:07 INFO  : Context for 'APU' is selected.
01:02:07 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:02:07 INFO  : 'configparams force-mem-access 1' command is executed.
01:02:07 INFO  : Context for 'APU' is selected.
01:02:07 INFO  : 'stop' command is executed.
01:02:08 INFO  : 'ps7_init' command is executed.
01:02:08 INFO  : 'ps7_post_config' command is executed.
01:02:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:02:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:02:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:02:08 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:02:08 INFO  : 'configparams force-mem-access 0' command is executed.
01:02:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf
configparams force-mem-access 0
----------------End of Script----------------

01:02:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:02:08 INFO  : 'con' command is executed.
01:02:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

01:02:08 INFO  : Disconnected from the channel tcfchan#9.
02:10:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:10:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:10:25 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:11:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:11:05 INFO  : 'fpga -state' command is executed.
02:11:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:11:05 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:11:05 INFO  : 'jtag frequency' command is executed.
02:11:05 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:11:05 INFO  : Context for 'APU' is selected.
02:11:05 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:11:05 INFO  : 'configparams force-mem-access 1' command is executed.
02:11:05 INFO  : Context for 'APU' is selected.
02:11:06 INFO  : 'stop' command is executed.
02:11:06 INFO  : 'ps7_init' command is executed.
02:11:06 INFO  : 'ps7_post_config' command is executed.
02:11:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:11:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:11:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:11:06 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:11:06 INFO  : 'configparams force-mem-access 0' command is executed.
02:11:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf
configparams force-mem-access 0
----------------End of Script----------------

02:11:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:11:06 INFO  : 'con' command is executed.
02:11:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:11:06 INFO  : Disconnected from the channel tcfchan#10.
02:11:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:11:56 INFO  : 'fpga -state' command is executed.
02:11:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:11:56 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:11:56 INFO  : 'jtag frequency' command is executed.
02:11:56 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:11:56 INFO  : Context for 'APU' is selected.
02:11:56 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:11:56 INFO  : 'configparams force-mem-access 1' command is executed.
02:11:56 INFO  : Context for 'APU' is selected.
02:11:56 INFO  : 'stop' command is executed.
02:11:57 INFO  : 'ps7_init' command is executed.
02:11:57 INFO  : 'ps7_post_config' command is executed.
02:11:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:11:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:11:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:11:57 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:11:57 INFO  : 'configparams force-mem-access 0' command is executed.
02:11:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf
configparams force-mem-access 0
----------------End of Script----------------

02:11:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:11:57 INFO  : 'con' command is executed.
02:11:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:11:57 INFO  : Disconnected from the channel tcfchan#11.
02:13:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:13:01 INFO  : 'fpga -state' command is executed.
02:13:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:13:01 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:13:01 INFO  : 'jtag frequency' command is executed.
02:13:01 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:13:01 INFO  : Context for 'APU' is selected.
02:13:01 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:13:02 INFO  : 'configparams force-mem-access 1' command is executed.
02:13:02 INFO  : Context for 'APU' is selected.
02:13:02 INFO  : 'stop' command is executed.
02:13:02 INFO  : 'ps7_init' command is executed.
02:13:02 INFO  : 'ps7_post_config' command is executed.
02:13:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:13:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:02 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:13:02 INFO  : 'configparams force-mem-access 0' command is executed.
02:13:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf
configparams force-mem-access 0
----------------End of Script----------------

02:13:50 WARN  : channel "tcfchan#5" closed
02:14:34 INFO  : Registering command handlers for SDK TCF services
02:14:34 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\temp_xsdb_launch_script.tcl
02:14:36 INFO  : XSCT server has started successfully.
02:14:37 INFO  : Successfully done setting XSCT server connection channel  
02:14:37 INFO  : Successfully done setting SDK workspace  
02:15:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:15:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:15:33 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:16:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:16:01 INFO  : 'fpga -state' command is executed.
02:16:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:16:01 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:16:01 INFO  : 'jtag frequency' command is executed.
02:16:01 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:16:01 INFO  : Context for 'APU' is selected.
02:16:01 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:16:01 INFO  : 'configparams force-mem-access 1' command is executed.
02:16:01 INFO  : Context for 'APU' is selected.
02:16:01 INFO  : 'stop' command is executed.
02:16:01 INFO  : 'ps7_init' command is executed.
02:16:01 INFO  : 'ps7_post_config' command is executed.
02:16:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:16:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:16:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:16:02 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:16:02 INFO  : 'configparams force-mem-access 0' command is executed.
02:16:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf
configparams force-mem-access 0
----------------End of Script----------------

17:15:15 INFO  : Disconnected from the channel tcfchan#1.
17:21:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:21:27 INFO  : 'fpga -state' command is executed.
17:21:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:27 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:21:27 INFO  : 'jtag frequency' command is executed.
17:21:27 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:21:27 INFO  : Context for 'APU' is selected.
17:21:27 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:21:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:27 INFO  : Context for 'APU' is selected.
17:21:27 INFO  : 'stop' command is executed.
17:21:28 INFO  : 'ps7_init' command is executed.
17:21:28 INFO  : 'ps7_post_config' command is executed.
17:21:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:21:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:29 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:29 INFO  : 'con' command is executed.
17:21:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:21:29 INFO  : Disconnected from the channel tcfchan#2.
17:23:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:23:21 INFO  : 'fpga -state' command is executed.
17:23:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:21 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:23:21 INFO  : 'jtag frequency' command is executed.
17:23:21 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:23:21 INFO  : Context for 'APU' is selected.
17:23:21 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:23:21 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:22 INFO  : Context for 'APU' is selected.
17:23:22 INFO  : 'stop' command is executed.
17:23:22 INFO  : 'ps7_init' command is executed.
17:23:22 INFO  : 'ps7_post_config' command is executed.
17:23:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:23:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:23 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:23:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:23 INFO  : 'con' command is executed.
17:23:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:23:23 INFO  : Disconnected from the channel tcfchan#3.
17:31:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:31:53 INFO  : 'fpga -state' command is executed.
17:31:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:53 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:31:53 INFO  : 'jtag frequency' command is executed.
17:31:53 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:31:54 INFO  : Context for 'APU' is selected.
17:31:54 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:31:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:54 INFO  : Context for 'APU' is selected.
17:31:54 INFO  : 'stop' command is executed.
17:31:55 INFO  : 'ps7_init' command is executed.
17:31:55 INFO  : 'ps7_post_config' command is executed.
17:31:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:31:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:55 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:31:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:56 INFO  : 'con' command is executed.
17:31:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:31:56 INFO  : Disconnected from the channel tcfchan#4.
17:33:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:33:19 INFO  : 'fpga -state' command is executed.
17:33:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:20 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:33:20 INFO  : 'jtag frequency' command is executed.
17:33:20 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:33:20 INFO  : Context for 'APU' is selected.
17:33:23 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:33:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:23 INFO  : Context for 'APU' is selected.
17:33:23 INFO  : 'stop' command is executed.
17:33:24 INFO  : 'ps7_init' command is executed.
17:33:24 INFO  : 'ps7_post_config' command is executed.
17:33:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:33:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:25 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:25 INFO  : Memory regions updated for context APU
17:33:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:25 INFO  : 'con' command is executed.
17:33:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:33:25 INFO  : Launch script is exported to file 'C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_exercise_05.elf_on_local.tcl'
17:33:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:33:57 INFO  : 'fpga -state' command is executed.
17:33:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:57 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:33:57 INFO  : 'jtag frequency' command is executed.
17:33:57 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:33:57 INFO  : Context for 'APU' is selected.
17:33:57 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:33:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:57 INFO  : Context for 'APU' is selected.
17:33:57 INFO  : 'stop' command is executed.
17:33:58 INFO  : 'ps7_init' command is executed.
17:33:58 INFO  : 'ps7_post_config' command is executed.
17:33:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:33:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:58 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:58 INFO  : 'con' command is executed.
17:33:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:33:58 INFO  : Disconnected from the channel tcfchan#5.
17:34:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:34:26 INFO  : 'fpga -state' command is executed.
17:34:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:27 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:34:27 INFO  : 'jtag frequency' command is executed.
17:34:27 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:34:27 INFO  : Context for 'APU' is selected.
17:34:27 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:34:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:27 INFO  : Context for 'APU' is selected.
17:34:27 INFO  : 'stop' command is executed.
17:34:27 INFO  : 'ps7_init' command is executed.
17:34:27 INFO  : 'ps7_post_config' command is executed.
17:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:27 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:28 INFO  : 'con' command is executed.
17:34:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:34:28 INFO  : Disconnected from the channel tcfchan#6.
17:39:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:39:10 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:39:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:39:35 INFO  : 'fpga -state' command is executed.
17:39:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:35 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:39:35 INFO  : 'jtag frequency' command is executed.
17:39:35 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:39:35 INFO  : Context for 'APU' is selected.
17:39:35 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:39:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:35 INFO  : Context for 'APU' is selected.
17:39:35 INFO  : 'stop' command is executed.
17:39:36 INFO  : 'ps7_init' command is executed.
17:39:36 INFO  : 'ps7_post_config' command is executed.
17:39:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:39:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:36 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:36 INFO  : 'con' command is executed.
17:39:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:39:36 INFO  : Disconnected from the channel tcfchan#7.
17:47:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:47:37 INFO  : 'fpga -state' command is executed.
17:47:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:38 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:47:38 INFO  : 'jtag frequency' command is executed.
17:47:38 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:47:38 INFO  : Context for 'APU' is selected.
17:47:38 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:47:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:47:38 INFO  : Context for 'APU' is selected.
17:47:38 INFO  : 'stop' command is executed.
17:47:38 INFO  : 'ps7_init' command is executed.
17:47:38 INFO  : 'ps7_post_config' command is executed.
17:47:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:47:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:38 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_low_echo_example/Debug/xuartps_low_echo_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:47:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:47:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_low_echo_example/Debug/xuartps_low_echo_example.elf
configparams force-mem-access 0
----------------End of Script----------------

17:47:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:38 INFO  : 'con' command is executed.
17:47:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:47:38 INFO  : Disconnected from the channel tcfchan#8.
17:59:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
17:59:49 INFO  : 'fpga -state' command is executed.
17:59:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:49 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
17:59:49 INFO  : 'jtag frequency' command is executed.
17:59:49 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:59:49 INFO  : Context for 'APU' is selected.
17:59:49 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:59:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:49 INFO  : Context for 'APU' is selected.
17:59:49 INFO  : 'stop' command is executed.
17:59:50 INFO  : 'ps7_init' command is executed.
17:59:50 INFO  : 'ps7_post_config' command is executed.
17:59:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:59:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:50 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:59:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example/Debug/xuartps_intr_example.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:50 INFO  : 'con' command is executed.
17:59:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

17:59:50 INFO  : Disconnected from the channel tcfchan#9.
18:01:31 INFO  : Example project standalone_bsp_2_xuartps_intr_example_1 has been created successfully.
18:07:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:07:01 INFO  : 'fpga -state' command is executed.
18:07:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:02 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:07:02 INFO  : 'jtag frequency' command is executed.
18:07:02 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:07:02 INFO  : Context for 'APU' is selected.
18:07:02 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:07:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:02 INFO  : Context for 'APU' is selected.
18:07:02 INFO  : 'stop' command is executed.
18:07:02 INFO  : 'ps7_init' command is executed.
18:07:02 INFO  : 'ps7_post_config' command is executed.
18:07:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:07:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:02 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example_modified/Debug/xuartps_intr_example_modified.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:07:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example_modified/Debug/xuartps_intr_example_modified.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:02 INFO  : 'con' command is executed.
18:07:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:07:02 INFO  : Disconnected from the channel tcfchan#10.
18:12:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:12:21 INFO  : 'fpga -state' command is executed.
18:12:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:22 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:12:22 INFO  : 'jtag frequency' command is executed.
18:12:22 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:12:22 INFO  : Context for 'APU' is selected.
18:12:22 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:12:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:12:22 INFO  : Context for 'APU' is selected.
18:12:22 INFO  : 'stop' command is executed.
18:12:22 INFO  : 'ps7_init' command is executed.
18:12:22 INFO  : 'ps7_post_config' command is executed.
18:12:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:12:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:23 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example_modified/Debug/xuartps_intr_example_modified.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:12:23 INFO  : 'configparams force-mem-access 0' command is executed.
18:12:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example_modified/Debug/xuartps_intr_example_modified.elf
configparams force-mem-access 0
----------------End of Script----------------

18:12:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:23 INFO  : 'con' command is executed.
18:12:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:12:23 INFO  : Disconnected from the channel tcfchan#11.
18:13:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:13:42 INFO  : 'fpga -state' command is executed.
18:13:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:43 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:13:43 INFO  : 'jtag frequency' command is executed.
18:13:43 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:13:43 INFO  : Context for 'APU' is selected.
18:13:43 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:13:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:43 INFO  : Context for 'APU' is selected.
18:13:43 INFO  : 'stop' command is executed.
18:13:43 INFO  : 'ps7_init' command is executed.
18:13:43 INFO  : 'ps7_post_config' command is executed.
18:13:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:13:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:43 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example_modified/Debug/xuartps_intr_example_modified.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:43 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example_modified/Debug/xuartps_intr_example_modified.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:44 INFO  : 'con' command is executed.
18:13:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:13:44 INFO  : Disconnected from the channel tcfchan#12.
18:15:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:15:02 INFO  : 'fpga -state' command is executed.
18:15:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:02 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:15:02 INFO  : 'jtag frequency' command is executed.
18:15:02 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:15:02 INFO  : Context for 'APU' is selected.
18:15:02 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:15:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:02 INFO  : Context for 'APU' is selected.
18:15:02 INFO  : 'stop' command is executed.
18:15:03 INFO  : 'ps7_init' command is executed.
18:15:03 INFO  : 'ps7_post_config' command is executed.
18:15:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:15:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:03 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example_modified/Debug/xuartps_intr_example_modified.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:15:03 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example_modified/Debug/xuartps_intr_example_modified.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:27 WARN  : channel "tcfchan#5" closed
18:16:36 INFO  : Disconnected from the channel tcfchan#13.
18:18:03 INFO  : Registering command handlers for SDK TCF services
18:18:03 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\temp_xsdb_launch_script.tcl
18:18:05 INFO  : XSCT server has started successfully.
18:18:05 INFO  : Successfully done setting XSCT server connection channel  
18:18:06 INFO  : Successfully done setting SDK workspace  
18:18:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:18:37 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:22:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:22:25 INFO  : 'fpga -state' command is executed.
18:22:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:25 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:22:25 INFO  : 'jtag frequency' command is executed.
18:22:25 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:22:25 INFO  : Context for 'APU' is selected.
18:22:25 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:22:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:25 INFO  : Context for 'APU' is selected.
18:22:25 INFO  : 'stop' command is executed.
18:22:26 INFO  : 'ps7_init' command is executed.
18:22:26 INFO  : 'ps7_post_config' command is executed.
18:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:26 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example_modified/Debug/xuartps_intr_example_modified.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example_modified/Debug/xuartps_intr_example_modified.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:25 INFO  : Disconnected from the channel tcfchan#1.
18:32:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:32:20 INFO  : 'fpga -state' command is executed.
18:32:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:21 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:32:21 INFO  : 'jtag frequency' command is executed.
18:32:21 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:32:21 INFO  : Context for 'APU' is selected.
18:32:21 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:32:21 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:21 INFO  : Context for 'APU' is selected.
18:32:21 INFO  : 'stop' command is executed.
18:32:22 INFO  : 'ps7_init' command is executed.
18:32:22 INFO  : 'ps7_post_config' command is executed.
18:32:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:32:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:23 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example_modified/Debug/xuartps_intr_example_modified.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:23 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example_modified/Debug/xuartps_intr_example_modified.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:23 INFO  : 'con' command is executed.
18:32:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

18:32:23 INFO  : Disconnected from the channel tcfchan#2.
18:35:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
18:35:03 INFO  : 'fpga -state' command is executed.
18:35:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:04 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:35:04 INFO  : 'jtag frequency' command is executed.
18:35:04 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:35:04 INFO  : Context for 'APU' is selected.
18:35:04 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:35:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:04 INFO  : Context for 'APU' is selected.
18:35:04 INFO  : 'stop' command is executed.
18:35:05 INFO  : 'ps7_init' command is executed.
18:35:05 INFO  : 'ps7_post_config' command is executed.
18:35:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:35:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:06 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example_modified/Debug/xuartps_intr_example_modified.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:35:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_example_modified/Debug/xuartps_intr_example_modified.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:33 INFO  : Disconnected from the channel tcfchan#3.
01:23:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:23:59 INFO  : 'fpga -state' command is executed.
01:23:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:23:59 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:23:59 INFO  : 'jtag frequency' command is executed.
01:23:59 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:23:59 INFO  : Context for 'APU' is selected.
01:24:00 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:24:00 INFO  : 'configparams force-mem-access 1' command is executed.
01:24:00 INFO  : Context for 'APU' is selected.
01:24:00 INFO  : 'stop' command is executed.
01:24:00 INFO  : 'ps7_init' command is executed.
01:24:00 INFO  : 'ps7_post_config' command is executed.
01:24:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:24:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:01 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_test/Debug/xuartps_intr_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:24:01 INFO  : 'configparams force-mem-access 0' command is executed.
01:24:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_test/Debug/xuartps_intr_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:24:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:01 INFO  : 'con' command is executed.
01:24:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

01:24:01 INFO  : Disconnected from the channel tcfchan#4.
01:33:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:33:23 INFO  : 'fpga -state' command is executed.
01:33:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:33:24 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:33:24 INFO  : 'jtag frequency' command is executed.
01:33:24 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:33:24 INFO  : Context for 'APU' is selected.
01:33:24 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:33:24 INFO  : 'configparams force-mem-access 1' command is executed.
01:33:24 INFO  : Context for 'APU' is selected.
01:33:24 INFO  : 'stop' command is executed.
01:33:25 INFO  : 'ps7_init' command is executed.
01:33:25 INFO  : 'ps7_post_config' command is executed.
01:33:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:33:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:33:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:33:26 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_test/Debug/xuartps_intr_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:33:26 INFO  : 'configparams force-mem-access 0' command is executed.
01:33:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/xuartps_intr_test/Debug/xuartps_intr_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:42:53 INFO  : Disconnected from the channel tcfchan#5.
01:43:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:43:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:43:09 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:43:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:43:57 INFO  : 'fpga -state' command is executed.
01:43:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:43:58 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:43:58 INFO  : 'jtag frequency' command is executed.
01:43:58 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:43:58 INFO  : Context for 'APU' is selected.
01:43:58 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:43:58 INFO  : 'configparams force-mem-access 1' command is executed.
01:43:58 INFO  : Context for 'APU' is selected.
01:43:58 INFO  : 'stop' command is executed.
01:43:58 INFO  : 'ps7_init' command is executed.
01:43:58 INFO  : 'ps7_post_config' command is executed.
01:43:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:43:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:58 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/zed_LEDs/Debug/zed_LEDs.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:43:58 INFO  : 'configparams force-mem-access 0' command is executed.
01:43:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/zed_LEDs/Debug/zed_LEDs.elf
configparams force-mem-access 0
----------------End of Script----------------

01:45:28 INFO  : Disconnected from the channel tcfchan#6.
01:45:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:45:29 INFO  : 'fpga -state' command is executed.
01:45:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:45:29 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:45:29 INFO  : 'jtag frequency' command is executed.
01:45:29 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:45:29 INFO  : Context for 'APU' is selected.
01:45:31 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:45:31 INFO  : 'configparams force-mem-access 1' command is executed.
01:45:31 INFO  : Context for 'APU' is selected.
01:45:31 INFO  : 'stop' command is executed.
01:45:31 INFO  : 'ps7_init' command is executed.
01:45:31 INFO  : 'ps7_post_config' command is executed.
01:45:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:45:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:45:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:45:32 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/zed_LEDs/Debug/zed_LEDs.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:45:32 INFO  : 'configparams force-mem-access 0' command is executed.
01:45:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/zed_LEDs/Debug/zed_LEDs.elf
configparams force-mem-access 0
----------------End of Script----------------

01:48:08 INFO  : Disconnected from the channel tcfchan#7.
01:48:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:48:39 INFO  : 'fpga -state' command is executed.
01:48:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:48:40 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:48:40 INFO  : 'jtag frequency' command is executed.
01:48:40 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:48:40 INFO  : Context for 'APU' is selected.
01:48:40 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:48:40 INFO  : 'configparams force-mem-access 1' command is executed.
01:48:40 INFO  : Context for 'APU' is selected.
01:48:40 INFO  : 'stop' command is executed.
01:48:41 INFO  : 'ps7_init' command is executed.
01:48:41 INFO  : 'ps7_post_config' command is executed.
01:48:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:48:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:48:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:48:42 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/zed_LEDs/Debug/zed_LEDs.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:48:42 INFO  : 'configparams force-mem-access 0' command is executed.
01:48:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/zed_LEDs/Debug/zed_LEDs.elf
configparams force-mem-access 0
----------------End of Script----------------

01:49:55 INFO  : Disconnected from the channel tcfchan#8.
01:50:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:50:10 INFO  : 'fpga -state' command is executed.
01:50:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:50:10 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:50:10 INFO  : 'jtag frequency' command is executed.
01:50:10 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:50:10 INFO  : Context for 'APU' is selected.
01:50:10 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:50:10 INFO  : 'configparams force-mem-access 1' command is executed.
01:50:11 INFO  : Context for 'APU' is selected.
01:50:11 INFO  : 'stop' command is executed.
01:50:11 INFO  : 'ps7_init' command is executed.
01:50:11 INFO  : 'ps7_post_config' command is executed.
01:50:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:50:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:12 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/zed_LEDs/Debug/zed_LEDs.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:50:12 INFO  : 'configparams force-mem-access 0' command is executed.
01:50:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/zed_LEDs/Debug/zed_LEDs.elf
configparams force-mem-access 0
----------------End of Script----------------

22:03:09 INFO  : Registering command handlers for SDK TCF services
22:03:09 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\vivado_tutorial_project_2\vivado_tutorial_project_2.sdk\temp_xsdb_launch_script.tcl
22:03:11 INFO  : XSCT server has started successfully.
22:03:12 INFO  : Successfully done setting XSCT server connection channel  
22:03:12 INFO  : Successfully done setting SDK workspace  
22:04:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:04:06 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:04:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:04:25 INFO  : 'fpga -state' command is executed.
22:04:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:25 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:04:25 INFO  : 'jtag frequency' command is executed.
22:04:25 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:04:25 INFO  : Context for 'APU' is selected.
22:04:25 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:04:25 INFO  : 'configparams force-mem-access 1' command is executed.
22:04:25 INFO  : Context for 'APU' is selected.
22:04:25 INFO  : 'stop' command is executed.
22:04:25 INFO  : 'ps7_init' command is executed.
22:04:25 INFO  : 'ps7_post_config' command is executed.
22:04:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:04:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:26 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/zed_LEDs/Debug/zed_LEDs.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:04:26 INFO  : 'configparams force-mem-access 0' command is executed.
22:04:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/zed_LEDs/Debug/zed_LEDs.elf
configparams force-mem-access 0
----------------End of Script----------------

22:11:32 INFO  : Disconnected from the channel tcfchan#1.
22:12:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:12:04 INFO  : 'fpga -state' command is executed.
22:12:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:04 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:12:04 INFO  : 'jtag frequency' command is executed.
22:12:04 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:12:05 INFO  : Context for 'APU' is selected.
22:12:05 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:12:05 INFO  : 'configparams force-mem-access 1' command is executed.
22:12:05 INFO  : Context for 'APU' is selected.
22:12:05 INFO  : 'stop' command is executed.
22:12:05 INFO  : 'ps7_init' command is executed.
22:12:05 INFO  : 'ps7_post_config' command is executed.
22:12:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:12:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:06 INFO  : The application 'C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:12:06 INFO  : 'configparams force-mem-access 0' command is executed.
22:12:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

22:13:44 INFO  : Disconnected from the channel tcfchan#2.
22:42:06 INFO  : Registering command handlers for SDK TCF services
22:42:07 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\zed_LEDs\zed_LEDs.sdk\temp_xsdb_launch_script.tcl
22:42:09 INFO  : XSCT server has started successfully.
22:42:09 INFO  : Successfully done setting XSCT server connection channel  
22:42:09 INFO  : Successfully done setting SDK workspace  
22:59:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:59:27 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:59:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:59:37 INFO  : 'fpga -state' command is executed.
22:59:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:37 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:59:37 INFO  : 'jtag frequency' command is executed.
22:59:37 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:59:37 INFO  : Context for 'APU' is selected.
22:59:37 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:59:37 INFO  : 'configparams force-mem-access 1' command is executed.
22:59:37 INFO  : Context for 'APU' is selected.
22:59:37 INFO  : 'stop' command is executed.
22:59:38 INFO  : 'ps7_init' command is executed.
22:59:38 INFO  : 'ps7_post_config' command is executed.
22:59:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:59:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:38 INFO  : The application 'C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/zed_LEDs/Debug/zed_LEDs.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:59:38 INFO  : 'configparams force-mem-access 0' command is executed.
22:59:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/zed_LEDs/Debug/zed_LEDs.elf
configparams force-mem-access 0
----------------End of Script----------------

22:59:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:38 INFO  : 'con' command is executed.
22:59:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

22:59:38 INFO  : Disconnected from the channel tcfchan#1.
23:00:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
23:00:28 INFO  : 'fpga -state' command is executed.
23:00:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:00:29 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
23:00:29 INFO  : 'jtag frequency' command is executed.
23:00:29 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:00:29 INFO  : Context for 'APU' is selected.
23:00:29 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:00:29 INFO  : 'configparams force-mem-access 1' command is executed.
23:00:29 INFO  : Context for 'APU' is selected.
23:00:29 INFO  : 'stop' command is executed.
23:00:30 INFO  : 'ps7_init' command is executed.
23:00:30 INFO  : 'ps7_post_config' command is executed.
23:00:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:00:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:31 INFO  : The application 'C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/exercise_05/Debug/exercise_05.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:00:31 INFO  : 'configparams force-mem-access 0' command is executed.
23:00:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/exercise_05/Debug/exercise_05.elf
configparams force-mem-access 0
----------------End of Script----------------

23:00:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:31 INFO  : 'con' command is executed.
23:00:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

23:00:31 INFO  : Disconnected from the channel tcfchan#2.
00:25:57 INFO  : Registering command handlers for SDK TCF services
00:25:58 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\zed_LEDs\zed_LEDs.sdk\temp_xsdb_launch_script.tcl
00:26:00 INFO  : XSCT server has started successfully.
00:26:00 INFO  : Successfully done setting XSCT server connection channel  
00:26:00 INFO  : Successfully done setting SDK workspace  
00:26:05 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1552631122680,  Project:1551852261576
00:26:05 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/projects/vivado_tutorial_project_2/vivado_tutorial_project_2.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:26:49 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification location will not be monitored anymore.
00:29:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:29:06 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:29:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:29:31 INFO  : 'fpga -state' command is executed.
00:29:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:31 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:29:31 INFO  : 'jtag frequency' command is executed.
00:29:31 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:29:31 INFO  : Context for 'APU' is selected.
00:29:31 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:29:31 INFO  : 'configparams force-mem-access 1' command is executed.
00:29:31 INFO  : Context for 'APU' is selected.
00:29:31 INFO  : 'stop' command is executed.
00:29:32 INFO  : 'ps7_init' command is executed.
00:29:32 INFO  : 'ps7_post_config' command is executed.
00:29:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:29:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:32 INFO  : The application 'C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/zed_LEDs/Debug/zed_LEDs.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:29:32 INFO  : 'configparams force-mem-access 0' command is executed.
00:29:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/zed_LEDs/Debug/zed_LEDs.elf
configparams force-mem-access 0
----------------End of Script----------------

00:29:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:32 INFO  : 'con' command is executed.
00:29:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

00:29:32 INFO  : Disconnected from the channel tcfchan#1.
00:30:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:30:05 INFO  : 'fpga -state' command is executed.
00:30:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:05 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:30:05 INFO  : 'jtag frequency' command is executed.
00:30:05 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:30:05 INFO  : Context for 'APU' is selected.
00:30:05 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:30:05 INFO  : 'configparams force-mem-access 1' command is executed.
00:30:05 INFO  : Context for 'APU' is selected.
00:30:06 INFO  : 'stop' command is executed.
00:30:06 INFO  : 'ps7_init' command is executed.
00:30:06 INFO  : 'ps7_post_config' command is executed.
00:30:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:30:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:07 INFO  : The application 'C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/zed_LEDs/Debug/zed_LEDs.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:30:07 INFO  : 'configparams force-mem-access 0' command is executed.
00:30:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/zed_LEDs/Debug/zed_LEDs.elf
configparams force-mem-access 0
----------------End of Script----------------

00:40:31 INFO  : Disconnected from the channel tcfchan#2.
00:41:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
00:41:38 INFO  : 'fpga -state' command is executed.
00:41:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:41:39 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
00:41:39 INFO  : 'jtag frequency' command is executed.
00:41:39 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:41:39 INFO  : Context for 'APU' is selected.
00:41:39 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:41:39 INFO  : 'configparams force-mem-access 1' command is executed.
00:41:39 INFO  : Context for 'APU' is selected.
00:41:39 INFO  : 'stop' command is executed.
00:41:40 INFO  : 'ps7_init' command is executed.
00:41:40 INFO  : 'ps7_post_config' command is executed.
00:41:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:41:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:41 INFO  : The application 'C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/zed_LEDs/Debug/zed_LEDs.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:41:41 INFO  : 'configparams force-mem-access 0' command is executed.
00:41:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/zed_LEDs/Debug/zed_LEDs.elf
configparams force-mem-access 0
----------------End of Script----------------

19:54:21 INFO  : Disconnected from the channel tcfchan#3.
20:20:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
20:20:03 INFO  : 'fpga -state' command is executed.
20:20:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:03 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:20:03 INFO  : 'jtag frequency' command is executed.
20:20:03 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:20:03 INFO  : Context for 'APU' is selected.
20:20:05 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:20:05 INFO  : 'configparams force-mem-access 1' command is executed.
20:20:06 INFO  : Context for 'APU' is selected.
20:20:06 INFO  : 'stop' command is executed.
20:20:07 INFO  : 'ps7_init' command is executed.
20:20:07 INFO  : 'ps7_post_config' command is executed.
20:20:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:20:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:07 INFO  : The application 'C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/zed_LEDs/Debug/zed_LEDs.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:20:07 INFO  : 'configparams force-mem-access 0' command is executed.
20:20:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/zed_LEDs/Debug/zed_LEDs.elf
configparams force-mem-access 0
----------------End of Script----------------

21:59:32 INFO  : Registering command handlers for SDK TCF services
21:59:32 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\projects\zed_LEDs\zed_LEDs.sdk\temp_xsdb_launch_script.tcl
21:59:34 INFO  : XSCT server has started successfully.
21:59:34 INFO  : Successfully done setting XSCT server connection channel  
21:59:35 INFO  : Successfully done setting SDK workspace  
22:02:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:02:26 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:02:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
22:02:46 INFO  : 'fpga -state' command is executed.
22:02:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:47 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:02:47 INFO  : 'jtag frequency' command is executed.
22:02:47 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:02:47 INFO  : Context for 'APU' is selected.
22:02:47 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:02:47 INFO  : 'configparams force-mem-access 1' command is executed.
22:02:47 INFO  : Context for 'APU' is selected.
22:02:47 INFO  : 'stop' command is executed.
22:02:47 INFO  : 'ps7_init' command is executed.
22:02:47 INFO  : 'ps7_post_config' command is executed.
22:02:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:02:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:48 INFO  : The application 'C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/zed_LEDs/Debug/zed_LEDs.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:02:48 INFO  : 'configparams force-mem-access 0' command is executed.
22:02:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/zed_LEDs/Debug/zed_LEDs.elf
configparams force-mem-access 0
----------------End of Script----------------

22:02:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:48 INFO  : 'con' command is executed.
22:02:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

22:02:48 INFO  : Disconnected from the channel tcfchan#1.
01:08:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
01:08:56 INFO  : 'fpga -state' command is executed.
01:08:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:08:56 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:08:56 INFO  : 'jtag frequency' command is executed.
01:08:56 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:08:56 INFO  : Context for 'APU' is selected.
01:08:56 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:08:56 INFO  : 'configparams force-mem-access 1' command is executed.
01:08:57 INFO  : Context for 'APU' is selected.
01:08:57 INFO  : 'stop' command is executed.
01:08:57 INFO  : 'ps7_init' command is executed.
01:08:57 INFO  : 'ps7_post_config' command is executed.
01:08:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:08:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:58 INFO  : The application 'C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/zed_LEDs/Debug/zed_LEDs.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:08:58 INFO  : 'configparams force-mem-access 0' command is executed.
01:08:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/zed_LEDs/Debug/zed_LEDs.elf
configparams force-mem-access 0
----------------End of Script----------------

01:08:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:58 INFO  : 'con' command is executed.
01:08:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

01:08:58 INFO  : Disconnected from the channel tcfchan#2.
02:17:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0} -index 1' command is executed.
02:17:44 INFO  : 'fpga -state' command is executed.
02:17:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:17:45 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:17:45 INFO  : 'jtag frequency' command is executed.
02:17:45 INFO  : Sourcing of 'C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:17:45 INFO  : Context for 'APU' is selected.
02:17:45 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:17:45 INFO  : 'configparams force-mem-access 1' command is executed.
02:17:45 INFO  : Context for 'APU' is selected.
02:17:45 INFO  : 'stop' command is executed.
02:17:46 INFO  : 'ps7_init' command is executed.
02:17:46 INFO  : 'ps7_post_config' command is executed.
02:17:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:17:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:17:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:17:47 INFO  : The application 'C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/zed_LEDs/Debug/zed_LEDs.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:17:47 INFO  : 'configparams force-mem-access 0' command is executed.
02:17:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
loadhw -hw C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
dow C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.sdk/zed_LEDs/Debug/zed_LEDs.elf
configparams force-mem-access 0
----------------End of Script----------------

02:17:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:17:47 INFO  : 'con' command is executed.
02:17:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA3C5B"} -index 0
con
----------------End of Script----------------

02:17:47 INFO  : Disconnected from the channel tcfchan#3.
