#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Dec  2 14:43:07 2018
# Process ID: 15412
# Current directory: D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.runs/synth_1
# Command line: vivado.exe -log controlador.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source controlador.tcl
# Log file: D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.runs/synth_1/controlador.vds
# Journal file: D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source controlador.tcl -notrace
Command: synth_design -top controlador -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11852 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 342.301 ; gain = 70.684
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'controlador' [D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.srcs/sources_1/new/controlador.vhd:40]
INFO: [Synth 8-3491] module 'clk_12_Meg' declared at 'D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.runs/synth_1/.Xil/Vivado-15412-DESKTOP-CQ2ECPO/realtime/clk_12_Meg_stub.vhdl:5' bound to instance 'utt0' of component 'clk_12_Meg' [D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.srcs/sources_1/new/controlador.vhd:90]
INFO: [Synth 8-638] synthesizing module 'clk_12_Meg' [D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.runs/synth_1/.Xil/Vivado-15412-DESKTOP-CQ2ECPO/realtime/clk_12_Meg_stub.vhdl:14]
INFO: [Synth 8-3491] module 'en_4_clycles' declared at 'D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.srcs/sources_1/new/en_4_clycles.vhd:26' bound to instance 'utt1' of component 'en_4_clycles' [D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.srcs/sources_1/new/controlador.vhd:96]
INFO: [Synth 8-638] synthesizing module 'en_4_clycles' [D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.srcs/sources_1/new/en_4_clycles.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element en_2_cycles_out_reg was removed.  [D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.srcs/sources_1/new/en_4_clycles.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'en_4_clycles' (1#1) [D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.srcs/sources_1/new/en_4_clycles.vhd:34]
INFO: [Synth 8-3491] module 'FSMD_microphone' declared at 'D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.srcs/sources_1/new/FSMD_microphone.vhd:7' bound to instance 'uut2' of component 'FSMD_microphone' [D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.srcs/sources_1/new/controlador.vhd:104]
INFO: [Synth 8-638] synthesizing module 'FSMD_microphone' [D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.srcs/sources_1/new/FSMD_microphone.vhd:16]
WARNING: [Synth 8-614] signal 'sample_out_reg' is read in the process but is not in the sensitivity list [D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.srcs/sources_1/new/FSMD_microphone.vhd:91]
WARNING: [Synth 8-614] signal 'sample_out_ready_reg' is read in the process but is not in the sensitivity list [D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.srcs/sources_1/new/FSMD_microphone.vhd:91]
WARNING: [Synth 8-614] signal 'en4c_reg' is read in the process but is not in the sensitivity list [D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.srcs/sources_1/new/FSMD_microphone.vhd:91]
WARNING: [Synth 8-614] signal 'md_reg' is read in the process but is not in the sensitivity list [D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.srcs/sources_1/new/FSMD_microphone.vhd:91]
WARNING: [Synth 8-614] signal 'primer_ciclo' is read in the process but is not in the sensitivity list [D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.srcs/sources_1/new/FSMD_microphone.vhd:91]
WARNING: [Synth 8-614] signal 'state_n' is read in the process but is not in the sensitivity list [D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.srcs/sources_1/new/FSMD_microphone.vhd:91]
WARNING: [Synth 8-614] signal 'src0_data1' is read in the process but is not in the sensitivity list [D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.srcs/sources_1/new/FSMD_microphone.vhd:91]
WARNING: [Synth 8-614] signal 'src1_data1' is read in the process but is not in the sensitivity list [D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.srcs/sources_1/new/FSMD_microphone.vhd:91]
WARNING: [Synth 8-614] signal 'src0_data2' is read in the process but is not in the sensitivity list [D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.srcs/sources_1/new/FSMD_microphone.vhd:91]
WARNING: [Synth 8-614] signal 'src1_data2' is read in the process but is not in the sensitivity list [D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.srcs/sources_1/new/FSMD_microphone.vhd:91]
WARNING: [Synth 8-614] signal 'src0_cuenta' is read in the process but is not in the sensitivity list [D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.srcs/sources_1/new/FSMD_microphone.vhd:91]
WARNING: [Synth 8-614] signal 'src1_cuenta' is read in the process but is not in the sensitivity list [D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.srcs/sources_1/new/FSMD_microphone.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'FSMD_microphone' (2#1) [D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.srcs/sources_1/new/FSMD_microphone.vhd:16]
INFO: [Synth 8-3491] module 'pwm' declared at 'D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.srcs/sources_1/new/PWM.vhd:34' bound to instance 'uut3' of component 'PWM' [D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.srcs/sources_1/new/controlador.vhd:112]
INFO: [Synth 8-638] synthesizing module 'pwm' [D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.srcs/sources_1/new/PWM.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'pwm' (3#1) [D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.srcs/sources_1/new/PWM.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'controlador' (4#1) [D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.srcs/sources_1/new/controlador.vhd:40]
WARNING: [Synth 8-3917] design controlador has port micro_LR driven by constant 1
WARNING: [Synth 8-3917] design controlador has port jack_sd driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 383.379 ; gain = 111.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 383.379 ; gain = 111.762
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.runs/synth_1/.Xil/Vivado-15412-DESKTOP-CQ2ECPO/dcp3/clk_100Mhz_in_context.xdc] for cell 'utt0'
Finished Parsing XDC File [D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.runs/synth_1/.Xil/Vivado-15412-DESKTOP-CQ2ECPO/dcp3/clk_100Mhz_in_context.xdc] for cell 'utt0'
Parsing XDC File [C:/Users/Alejo/Downloads/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Alejo/Downloads/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Alejo/Downloads/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/controlador_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/controlador_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 694.605 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 694.605 ; gain = 422.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 694.605 ; gain = 422.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100Mhz. (constraint file  D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.runs/synth_1/.Xil/Vivado-15412-DESKTOP-CQ2ECPO/dcp3/clk_100Mhz_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100Mhz. (constraint file  D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.runs/synth_1/.Xil/Vivado-15412-DESKTOP-CQ2ECPO/dcp3/clk_100Mhz_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for utt0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 694.605 ; gain = 422.988
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "state_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "src1_cuenta" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sample_out_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "primer_ciclo_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sample_request" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element r_reg_reg was removed.  [D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.srcs/sources_1/new/PWM.vhd:55]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 694.605 ; gain = 422.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module en_4_clycles 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module FSMD_microphone 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uut2/sample_out_ready_reg_reg was removed.  [D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.srcs/sources_1/new/FSMD_microphone.vhd:35]
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uut2/src1_cuenta" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uut3/r_reg_reg was removed.  [D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.srcs/sources_1/new/PWM.vhd:55]
WARNING: [Synth 8-3917] design controlador has port micro_LR driven by constant 1
WARNING: [Synth 8-3917] design controlador has port jack_sd driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 694.605 ; gain = 422.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'utt0/clk_out1' to pin 'utt0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 694.605 ; gain = 422.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 694.605 ; gain = 422.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 694.605 ; gain = 422.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 694.605 ; gain = 422.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 694.605 ; gain = 422.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 694.605 ; gain = 422.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 694.605 ; gain = 422.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 694.605 ; gain = 422.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 694.605 ; gain = 422.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_12_Meg    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |clk_12_Meg_bbox |     1|
|2     |CARRY4          |     2|
|3     |LUT1            |     4|
|4     |LUT2            |     4|
|5     |LUT3            |    19|
|6     |LUT4            |    19|
|7     |LUT5            |    17|
|8     |LUT6            |    21|
|9     |FDCE            |    37|
|10    |FDRE            |    14|
|11    |IBUF            |     2|
|12    |OBUF            |    12|
+------+----------------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |   152|
|2     |  utt1   |en_4_clycles    |     7|
|3     |  uut2   |FSMD_microphone |   105|
|4     |  uut3   |pwm             |    25|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 694.605 ; gain = 422.988
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 694.605 ; gain = 111.762
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 694.605 ; gain = 422.988
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

33 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 694.605 ; gain = 434.203
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive/Documentos/Universidad/DSED/DSED_PROJ/DSED_FINAL.runs/synth_1/controlador.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 694.605 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec  2 14:44:16 2018...
