{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1539176036947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539176036948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 10 09:53:56 2018 " "Processing started: Wed Oct 10 09:53:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539176036948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1539176036948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exercicio01 -c exercicio01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exercicio01 -c exercicio01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1539176036948 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1539176037896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/reg10b_clk_level_behavioral/reg10bhlb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/reg10b_clk_level_behavioral/reg10bhlb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg10bhlb-behavioral " "Found design unit 1: reg10bhlb-behavioral" {  } { { "../reg10b_clk_level_behavioral/reg10bhlb.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/reg10b_clk_level_behavioral/reg10bhlb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176039015 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg10bhlb " "Found entity 1: reg10bhlb" {  } { { "../reg10b_clk_level_behavioral/reg10bhlb.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/reg10b_clk_level_behavioral/reg10bhlb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176039015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539176039015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dbreg " "Found entity 1: dbreg" {  } { { "../double_reg_key_pushb/dbreg.bdf" "" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176039034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539176039034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux2x1-arch " "Found design unit 1: demux2x1-arch" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176039053 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux2x1 " "Found entity 1: demux2x1" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176039053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539176039053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e2mod-arch " "Found design unit 1: e2mod-arch" {  } { { "../exercicio02_mod/e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176039087 ""} { "Info" "ISGN_ENTITY_NAME" "1 e2mod " "Found entity 1: e2mod" {  } { { "../exercicio02_mod/e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176039087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539176039087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/retry_mux2x1_default/mux_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/retry_mux2x1_default/mux_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1-behavioral " "Found design unit 1: mux_2x1-behavioral" {  } { { "../retry_mux2x1_default/mux_2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/retry_mux2x1_default/mux_2x1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176039125 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "../retry_mux2x1_default/mux_2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/retry_mux2x1_default/mux_2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176039125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539176039125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/exercicio02/exercicio02.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/exercicio02/exercicio02.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exercicio02-arch " "Found design unit 1: exercicio02-arch" {  } { { "../exercicio02/exercicio02.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02/exercicio02.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176039166 ""} { "Info" "ISGN_ENTITY_NAME" "1 exercicio02 " "Found entity 1: exercicio02" {  } { { "../exercicio02/exercicio02.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02/exercicio02.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176039166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539176039166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-Behavior " "Found design unit 1: clk_div-Behavior" {  } { { "../CLK_DIV.VHD" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/CLK_DIV.VHD" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176039186 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../CLK_DIV.VHD" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/CLK_DIV.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176039186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539176039186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/half_adder_structural/half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/half_adder_structural/half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-estrutura " "Found design unit 1: half_adder-estrutura" {  } { { "../half_adder_structural/half_adder.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/half_adder_structural/half_adder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176039205 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "../half_adder_structural/half_adder.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/half_adder_structural/half_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176039205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539176039205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/full_adder_structural/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/full_adder_structural/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-arquitetura " "Found design unit 1: full_adder-arquitetura" {  } { { "../full_adder_structural/full_adder.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/full_adder_structural/full_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176039237 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../full_adder_structural/full_adder.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/full_adder_structural/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176039237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539176039237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/sum10b/sum10b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/sum10b/sum10b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum10b-arch " "Found design unit 1: sum10b-arch" {  } { { "../sum10b/sum10b.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/sum10b/sum10b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176039250 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum10b " "Found entity 1: sum10b" {  } { { "../sum10b/sum10b.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/sum10b/sum10b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176039250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539176039250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/dff_behavioral/dff_behavioral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/dff_behavioral/dff_behavioral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_behavioral-comportamento " "Found design unit 1: dff_behavioral-comportamento" {  } { { "../dff_behavioral/dff_behavioral.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/dff_behavioral/dff_behavioral.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176039255 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_behavioral " "Found entity 1: dff_behavioral" {  } { { "../dff_behavioral/dff_behavioral.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/dff_behavioral/dff_behavioral.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176039255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539176039255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/reg10b_structural/reg10b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/reg10b_structural/reg10b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg10b-comportamento " "Found design unit 1: reg10b-comportamento" {  } { { "../reg10b_structural/reg10b.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/reg10b_structural/reg10b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176039260 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg10b " "Found entity 1: reg10b" {  } { { "../reg10b_structural/reg10b.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/reg10b_structural/reg10b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176039260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539176039260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/mux2x1x10_structural/mux2x1x10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/mux2x1x10_structural/mux2x1x10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2x1x10-arch " "Found design unit 1: Mux2x1x10-arch" {  } { { "../Mux2x1x10_structural/Mux2x1x10.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/Mux2x1x10_structural/Mux2x1x10.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176039269 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1x10 " "Found entity 1: Mux2x1x10" {  } { { "../Mux2x1x10_structural/Mux2x1x10.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/Mux2x1x10_structural/Mux2x1x10.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176039269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539176039269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/sub1_structural/sub1_structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/sub1_structural/sub1_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sub1_structural-arch " "Found design unit 1: Sub1_structural-arch" {  } { { "../Sub1_structural/Sub1_structural.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/Sub1_structural/Sub1_structural.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176039298 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sub1_structural " "Found entity 1: Sub1_structural" {  } { { "../Sub1_structural/Sub1_structural.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/Sub1_structural/Sub1_structural.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176039298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539176039298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercicio01.bdf 1 1 " "Found 1 design units, including 1 entities, in source file exercicio01.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 exercicio01 " "Found entity 1: exercicio01" {  } { { "exercicio01.bdf" "" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/exercicio01_beta/exercicio01.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176039309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539176039309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exercicio01 " "Elaborating entity \"exercicio01\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1539176039421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg10b reg10b:inst4 " "Elaborating entity \"reg10b\" for hierarchy \"reg10b:inst4\"" {  } { { "exercicio01.bdf" "inst4" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/exercicio01_beta/exercicio01.bdf" { { -72 896 1008 80 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176039581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_behavioral reg10b:inst4\|dff_behavioral:ff9 " "Elaborating entity \"dff_behavioral\" for hierarchy \"reg10b:inst4\|dff_behavioral:ff9\"" {  } { { "../reg10b_structural/reg10b.vhd" "ff9" { Text "C:/Users/User/Desktop/design_of_digital_circuits/reg10b_structural/reg10b.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176039585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1x10 Mux2x1x10:inst2 " "Elaborating entity \"Mux2x1x10\" for hierarchy \"Mux2x1x10:inst2\"" {  } { { "exercicio01.bdf" "inst2" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/exercicio01_beta/exercicio01.bdf" { { 48 640 792 160 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176039606 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_e0 Mux2x1x10.vhd(16) " "Verilog HDL or VHDL warning at Mux2x1x10.vhd(16): object \"s_e0\" assigned a value but never read" {  } { { "../Mux2x1x10_structural/Mux2x1x10.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/Mux2x1x10_structural/Mux2x1x10.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539176039608 "|exercicio01|Mux2x1x10:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_e1 Mux2x1x10.vhd(16) " "Verilog HDL or VHDL warning at Mux2x1x10.vhd(16): object \"s_e1\" assigned a value but never read" {  } { { "../Mux2x1x10_structural/Mux2x1x10.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/Mux2x1x10_structural/Mux2x1x10.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539176039608 "|exercicio01|Mux2x1x10:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sub1_structural Sub1_structural:inst17 " "Elaborating entity \"Sub1_structural\" for hierarchy \"Sub1_structural:inst17\"" {  } { { "exercicio01.bdf" "inst17" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/exercicio01_beta/exercicio01.bdf" { { -56 424 576 24 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176039610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum10b Sub1_structural:inst17\|sum10b:sum " "Elaborating entity \"sum10b\" for hierarchy \"Sub1_structural:inst17\|sum10b:sum\"" {  } { { "../Sub1_structural/Sub1_structural.vhd" "sum" { Text "C:/Users/User/Desktop/design_of_digital_circuits/Sub1_structural/Sub1_structural.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176039613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder Sub1_structural:inst17\|sum10b:sum\|half_adder:ha_0 " "Elaborating entity \"half_adder\" for hierarchy \"Sub1_structural:inst17\|sum10b:sum\|half_adder:ha_0\"" {  } { { "../sum10b/sum10b.vhd" "ha_0" { Text "C:/Users/User/Desktop/design_of_digital_circuits/sum10b/sum10b.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176039621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder Sub1_structural:inst17\|sum10b:sum\|full_adder:fa_1 " "Elaborating entity \"full_adder\" for hierarchy \"Sub1_structural:inst17\|sum10b:sum\|full_adder:fa_1\"" {  } { { "../sum10b/sum10b.vhd" "fa_1" { Text "C:/Users/User/Desktop/design_of_digital_circuits/sum10b/sum10b.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176039624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dbreg dbreg:inst1 " "Elaborating entity \"dbreg\" for hierarchy \"dbreg:inst1\"" {  } { { "exercicio01.bdf" "inst1" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/exercicio01_beta/exercicio01.bdf" { { 40 392 528 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176039644 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "s " "Converted elements in bus name \"s\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[9\] s9 " "Converted element name(s) from \"s\[9\]\" to \"s9\"" {  } { { "../double_reg_key_pushb/dbreg.bdf" "" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf" { { -192 872 912 -176 "s\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176039648 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[8\] s8 " "Converted element name(s) from \"s\[8\]\" to \"s8\"" {  } { { "../double_reg_key_pushb/dbreg.bdf" "" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf" { { -176 872 912 -160 "s\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176039648 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[7\] s7 " "Converted element name(s) from \"s\[7\]\" to \"s7\"" {  } { { "../double_reg_key_pushb/dbreg.bdf" "" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf" { { -160 872 912 -144 "s\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176039648 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[6\] s6 " "Converted element name(s) from \"s\[6\]\" to \"s6\"" {  } { { "../double_reg_key_pushb/dbreg.bdf" "" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf" { { -144 872 912 -128 "s\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176039648 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[5\] s5 " "Converted element name(s) from \"s\[5\]\" to \"s5\"" {  } { { "../double_reg_key_pushb/dbreg.bdf" "" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf" { { -128 872 912 -112 "s\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176039648 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[4\] s4 " "Converted element name(s) from \"s\[4\]\" to \"s4\"" {  } { { "../double_reg_key_pushb/dbreg.bdf" "" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf" { { -112 872 912 -96 "s\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176039648 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[3\] s3 " "Converted element name(s) from \"s\[3\]\" to \"s3\"" {  } { { "../double_reg_key_pushb/dbreg.bdf" "" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf" { { -96 872 912 -80 "s\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176039648 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[2\] s2 " "Converted element name(s) from \"s\[2\]\" to \"s2\"" {  } { { "../double_reg_key_pushb/dbreg.bdf" "" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf" { { -80 872 912 -64 "s\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176039648 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[1\] s1 " "Converted element name(s) from \"s\[1\]\" to \"s1\"" {  } { { "../double_reg_key_pushb/dbreg.bdf" "" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf" { { -64 872 912 -48 "s\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176039648 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[0\] s0 " "Converted element name(s) from \"s\[0\]\" to \"s0\"" {  } { { "../double_reg_key_pushb/dbreg.bdf" "" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf" { { -48 872 912 -32 "s\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176039648 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[9..0\] s9..0 " "Converted element name(s) from \"s\[9..0\]\" to \"s9..0\"" {  } { { "../double_reg_key_pushb/dbreg.bdf" "" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf" { { -112 824 855 -96 "s\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176039648 ""}  } { { "../double_reg_key_pushb/dbreg.bdf" "" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf" { { -192 872 912 -176 "s\[9\]" "" } { -176 872 912 -160 "s\[8\]" "" } { -160 872 912 -144 "s\[7\]" "" } { -144 872 912 -128 "s\[6\]" "" } { -128 872 912 -112 "s\[5\]" "" } { -112 872 912 -96 "s\[4\]" "" } { -96 872 912 -80 "s\[3\]" "" } { -80 872 912 -64 "s\[2\]" "" } { -64 872 912 -48 "s\[1\]" "" } { -48 872 912 -32 "s\[0\]" "" } { -112 824 855 -96 "s\[9..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1539176039648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg10bhlb dbreg:inst1\|reg10bhlb:inst6 " "Elaborating entity \"reg10bhlb\" for hierarchy \"dbreg:inst1\|reg10bhlb:inst6\"" {  } { { "../double_reg_key_pushb/dbreg.bdf" "inst6" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf" { { -176 456 608 -64 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176039672 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s reg10bhlb.vhd(12) " "VHDL Process Statement warning at reg10bhlb.vhd(12): inferring latch(es) for signal or variable \"s\", which holds its previous value in one or more paths through the process" {  } { { "../reg10b_clk_level_behavioral/reg10bhlb.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/reg10b_clk_level_behavioral/reg10bhlb.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1539176039674 "|exercicio01|dbreg:inst1|reg10bhlb:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] reg10bhlb.vhd(12) " "Inferred latch for \"s\[0\]\" at reg10bhlb.vhd(12)" {  } { { "../reg10b_clk_level_behavioral/reg10bhlb.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/reg10b_clk_level_behavioral/reg10bhlb.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039674 "|exercicio01|dbreg:inst1|reg10bhlb:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] reg10bhlb.vhd(12) " "Inferred latch for \"s\[1\]\" at reg10bhlb.vhd(12)" {  } { { "../reg10b_clk_level_behavioral/reg10bhlb.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/reg10b_clk_level_behavioral/reg10bhlb.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039674 "|exercicio01|dbreg:inst1|reg10bhlb:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\] reg10bhlb.vhd(12) " "Inferred latch for \"s\[2\]\" at reg10bhlb.vhd(12)" {  } { { "../reg10b_clk_level_behavioral/reg10bhlb.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/reg10b_clk_level_behavioral/reg10bhlb.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039674 "|exercicio01|dbreg:inst1|reg10bhlb:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\] reg10bhlb.vhd(12) " "Inferred latch for \"s\[3\]\" at reg10bhlb.vhd(12)" {  } { { "../reg10b_clk_level_behavioral/reg10bhlb.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/reg10b_clk_level_behavioral/reg10bhlb.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039675 "|exercicio01|dbreg:inst1|reg10bhlb:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\] reg10bhlb.vhd(12) " "Inferred latch for \"s\[4\]\" at reg10bhlb.vhd(12)" {  } { { "../reg10b_clk_level_behavioral/reg10bhlb.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/reg10b_clk_level_behavioral/reg10bhlb.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039675 "|exercicio01|dbreg:inst1|reg10bhlb:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\] reg10bhlb.vhd(12) " "Inferred latch for \"s\[5\]\" at reg10bhlb.vhd(12)" {  } { { "../reg10b_clk_level_behavioral/reg10bhlb.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/reg10b_clk_level_behavioral/reg10bhlb.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039675 "|exercicio01|dbreg:inst1|reg10bhlb:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\] reg10bhlb.vhd(12) " "Inferred latch for \"s\[6\]\" at reg10bhlb.vhd(12)" {  } { { "../reg10b_clk_level_behavioral/reg10bhlb.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/reg10b_clk_level_behavioral/reg10bhlb.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039675 "|exercicio01|dbreg:inst1|reg10bhlb:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\] reg10bhlb.vhd(12) " "Inferred latch for \"s\[7\]\" at reg10bhlb.vhd(12)" {  } { { "../reg10b_clk_level_behavioral/reg10bhlb.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/reg10b_clk_level_behavioral/reg10bhlb.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039675 "|exercicio01|dbreg:inst1|reg10bhlb:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[8\] reg10bhlb.vhd(12) " "Inferred latch for \"s\[8\]\" at reg10bhlb.vhd(12)" {  } { { "../reg10b_clk_level_behavioral/reg10bhlb.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/reg10b_clk_level_behavioral/reg10bhlb.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039676 "|exercicio01|dbreg:inst1|reg10bhlb:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[9\] reg10bhlb.vhd(12) " "Inferred latch for \"s\[9\]\" at reg10bhlb.vhd(12)" {  } { { "../reg10b_clk_level_behavioral/reg10bhlb.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/reg10b_clk_level_behavioral/reg10bhlb.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039676 "|exercicio01|dbreg:inst1|reg10bhlb:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux2x1 dbreg:inst1\|demux2x1:inst2 " "Elaborating entity \"demux2x1\" for hierarchy \"dbreg:inst1\|demux2x1:inst2\"" {  } { { "../double_reg_key_pushb/dbreg.bdf" "inst2" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf" { { 24 360 440 176 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176039678 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[0\] demux2x1.vhd(13) " "Inferred latch for \"s1\[0\]\" at demux2x1.vhd(13)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039680 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[1\] demux2x1.vhd(13) " "Inferred latch for \"s1\[1\]\" at demux2x1.vhd(13)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039680 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[2\] demux2x1.vhd(13) " "Inferred latch for \"s1\[2\]\" at demux2x1.vhd(13)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039680 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[3\] demux2x1.vhd(13) " "Inferred latch for \"s1\[3\]\" at demux2x1.vhd(13)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039680 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[4\] demux2x1.vhd(13) " "Inferred latch for \"s1\[4\]\" at demux2x1.vhd(13)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039681 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[5\] demux2x1.vhd(13) " "Inferred latch for \"s1\[5\]\" at demux2x1.vhd(13)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039681 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[6\] demux2x1.vhd(13) " "Inferred latch for \"s1\[6\]\" at demux2x1.vhd(13)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039681 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[7\] demux2x1.vhd(13) " "Inferred latch for \"s1\[7\]\" at demux2x1.vhd(13)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039681 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[8\] demux2x1.vhd(13) " "Inferred latch for \"s1\[8\]\" at demux2x1.vhd(13)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039681 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[9\] demux2x1.vhd(13) " "Inferred latch for \"s1\[9\]\" at demux2x1.vhd(13)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039681 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0\[0\] demux2x1.vhd(12) " "Inferred latch for \"s0\[0\]\" at demux2x1.vhd(12)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039681 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0\[1\] demux2x1.vhd(12) " "Inferred latch for \"s0\[1\]\" at demux2x1.vhd(12)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039682 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0\[2\] demux2x1.vhd(12) " "Inferred latch for \"s0\[2\]\" at demux2x1.vhd(12)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039682 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0\[3\] demux2x1.vhd(12) " "Inferred latch for \"s0\[3\]\" at demux2x1.vhd(12)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039682 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0\[4\] demux2x1.vhd(12) " "Inferred latch for \"s0\[4\]\" at demux2x1.vhd(12)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039682 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0\[5\] demux2x1.vhd(12) " "Inferred latch for \"s0\[5\]\" at demux2x1.vhd(12)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039682 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0\[6\] demux2x1.vhd(12) " "Inferred latch for \"s0\[6\]\" at demux2x1.vhd(12)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039682 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0\[7\] demux2x1.vhd(12) " "Inferred latch for \"s0\[7\]\" at demux2x1.vhd(12)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039682 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0\[8\] demux2x1.vhd(12) " "Inferred latch for \"s0\[8\]\" at demux2x1.vhd(12)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039683 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0\[9\] demux2x1.vhd(12) " "Inferred latch for \"s0\[9\]\" at demux2x1.vhd(12)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039683 "|exercicio01|demux2x1:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e2mod dbreg:inst1\|e2mod:inst " "Elaborating entity \"e2mod\" for hierarchy \"dbreg:inst1\|e2mod:inst\"" {  } { { "../double_reg_key_pushb/dbreg.bdf" "inst" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf" { { 176 216 376 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176039685 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s e2mod.vhd(12) " "VHDL Process Statement warning at e2mod.vhd(12): inferring latch(es) for signal or variable \"s\", which holds its previous value in one or more paths through the process" {  } { { "../exercicio02_mod/e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1539176039688 "|exercicio01|e2mod:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] e2mod.vhd(12) " "Inferred latch for \"s\[0\]\" at e2mod.vhd(12)" {  } { { "../exercicio02_mod/e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039688 "|exercicio01|e2mod:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] e2mod.vhd(12) " "Inferred latch for \"s\[1\]\" at e2mod.vhd(12)" {  } { { "../exercicio02_mod/e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039688 "|exercicio01|e2mod:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\] e2mod.vhd(12) " "Inferred latch for \"s\[2\]\" at e2mod.vhd(12)" {  } { { "../exercicio02_mod/e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039688 "|exercicio01|e2mod:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\] e2mod.vhd(12) " "Inferred latch for \"s\[3\]\" at e2mod.vhd(12)" {  } { { "../exercicio02_mod/e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039688 "|exercicio01|e2mod:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\] e2mod.vhd(12) " "Inferred latch for \"s\[4\]\" at e2mod.vhd(12)" {  } { { "../exercicio02_mod/e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039688 "|exercicio01|e2mod:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\] e2mod.vhd(12) " "Inferred latch for \"s\[5\]\" at e2mod.vhd(12)" {  } { { "../exercicio02_mod/e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039689 "|exercicio01|e2mod:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\] e2mod.vhd(12) " "Inferred latch for \"s\[6\]\" at e2mod.vhd(12)" {  } { { "../exercicio02_mod/e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039689 "|exercicio01|e2mod:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\] e2mod.vhd(12) " "Inferred latch for \"s\[7\]\" at e2mod.vhd(12)" {  } { { "../exercicio02_mod/e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039689 "|exercicio01|e2mod:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[8\] e2mod.vhd(12) " "Inferred latch for \"s\[8\]\" at e2mod.vhd(12)" {  } { { "../exercicio02_mod/e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039689 "|exercicio01|e2mod:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[9\] e2mod.vhd(12) " "Inferred latch for \"s\[9\]\" at e2mod.vhd(12)" {  } { { "../exercicio02_mod/e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176039689 "|exercicio01|e2mod:inst13"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1539176042205 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1539176043256 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539176043256 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "101 " "Implemented 101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1539176043615 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1539176043615 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1539176043615 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1539176043615 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "532 " "Peak virtual memory: 532 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539176043994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 10 09:54:03 2018 " "Processing ended: Wed Oct 10 09:54:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539176043994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539176043994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539176043994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539176043994 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1539176047181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539176047204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 10 09:54:06 2018 " "Processing started: Wed Oct 10 09:54:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539176047204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1539176047204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off exercicio01 -c exercicio01 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off exercicio01 -c exercicio01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1539176047205 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1539176047442 ""}
{ "Info" "0" "" "Project  = exercicio01" {  } {  } 0 0 "Project  = exercicio01" 0 0 "Fitter" 0 0 1539176047443 ""}
{ "Info" "0" "" "Revision = exercicio01" {  } {  } 0 0 "Revision = exercicio01" 0 0 "Fitter" 0 0 1539176047444 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1539176047711 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "exercicio01 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"exercicio01\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1539176047720 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1539176047910 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1539176047911 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1539176047911 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1539176048259 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1539176048291 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1539176049311 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1539176049311 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1539176049311 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1539176049311 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1539176049311 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1539176049311 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1539176049311 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1539176049311 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1539176049311 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1539176049311 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/design_of_digital_circuits/exercicio01_beta/" { { 0 { 0 ""} 0 201 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1539176049315 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/design_of_digital_circuits/exercicio01_beta/" { { 0 { 0 ""} 0 203 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1539176049315 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/design_of_digital_circuits/exercicio01_beta/" { { 0 { 0 ""} 0 205 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1539176049315 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/design_of_digital_circuits/exercicio01_beta/" { { 0 { 0 ""} 0 207 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1539176049315 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/design_of_digital_circuits/exercicio01_beta/" { { 0 { 0 ""} 0 209 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1539176049315 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1539176049315 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1539176049318 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "50 " "TimeQuest Timing Analyzer is analyzing 50 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1539176054806 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "exercicio01.sdc " "Synopsys Design Constraints File file not found: 'exercicio01.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1539176054808 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1539176054809 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1539176054813 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1539176054815 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1539176054816 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "signal~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node signal~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1539176054833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg10b:inst4\|dff_behavioral:ff9\|q " "Destination node reg10b:inst4\|dff_behavioral:ff9\|q" {  } { { "../dff_behavioral/dff_behavioral.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/dff_behavioral/dff_behavioral.vhd" 6 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg10b:inst4|dff_behavioral:ff9|q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/design_of_digital_circuits/exercicio01_beta/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1539176054833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg10b:inst4\|dff_behavioral:ff8\|q " "Destination node reg10b:inst4\|dff_behavioral:ff8\|q" {  } { { "../dff_behavioral/dff_behavioral.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/dff_behavioral/dff_behavioral.vhd" 6 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg10b:inst4|dff_behavioral:ff8|q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/design_of_digital_circuits/exercicio01_beta/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1539176054833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg10b:inst4\|dff_behavioral:ff7\|q " "Destination node reg10b:inst4\|dff_behavioral:ff7\|q" {  } { { "../dff_behavioral/dff_behavioral.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/dff_behavioral/dff_behavioral.vhd" 6 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg10b:inst4|dff_behavioral:ff7|q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/design_of_digital_circuits/exercicio01_beta/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1539176054833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg10b:inst4\|dff_behavioral:ff6\|q " "Destination node reg10b:inst4\|dff_behavioral:ff6\|q" {  } { { "../dff_behavioral/dff_behavioral.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/dff_behavioral/dff_behavioral.vhd" 6 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg10b:inst4|dff_behavioral:ff6|q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/design_of_digital_circuits/exercicio01_beta/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1539176054833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg10b:inst4\|dff_behavioral:ff5\|q " "Destination node reg10b:inst4\|dff_behavioral:ff5\|q" {  } { { "../dff_behavioral/dff_behavioral.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/dff_behavioral/dff_behavioral.vhd" 6 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg10b:inst4|dff_behavioral:ff5|q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/design_of_digital_circuits/exercicio01_beta/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1539176054833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg10b:inst4\|dff_behavioral:ff4\|q " "Destination node reg10b:inst4\|dff_behavioral:ff4\|q" {  } { { "../dff_behavioral/dff_behavioral.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/dff_behavioral/dff_behavioral.vhd" 6 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg10b:inst4|dff_behavioral:ff4|q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/design_of_digital_circuits/exercicio01_beta/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1539176054833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg10b:inst4\|dff_behavioral:ff3\|q " "Destination node reg10b:inst4\|dff_behavioral:ff3\|q" {  } { { "../dff_behavioral/dff_behavioral.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/dff_behavioral/dff_behavioral.vhd" 6 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg10b:inst4|dff_behavioral:ff3|q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/design_of_digital_circuits/exercicio01_beta/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1539176054833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg10b:inst4\|dff_behavioral:ff2\|q " "Destination node reg10b:inst4\|dff_behavioral:ff2\|q" {  } { { "../dff_behavioral/dff_behavioral.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/dff_behavioral/dff_behavioral.vhd" 6 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg10b:inst4|dff_behavioral:ff2|q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/design_of_digital_circuits/exercicio01_beta/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1539176054833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg10b:inst4\|dff_behavioral:ff1\|q " "Destination node reg10b:inst4\|dff_behavioral:ff1\|q" {  } { { "../dff_behavioral/dff_behavioral.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/dff_behavioral/dff_behavioral.vhd" 6 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg10b:inst4|dff_behavioral:ff1|q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/design_of_digital_circuits/exercicio01_beta/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1539176054833 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1539176054833 ""}  } { { "exercicio01.bdf" "" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/exercicio01_beta/exercicio01.bdf" { { 416 -624 -456 432 "signal" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { signal~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/design_of_digital_circuits/exercicio01_beta/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1539176054833 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1539176055558 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1539176055559 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1539176055559 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1539176055561 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1539176055561 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1539176055562 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1539176055562 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1539176055563 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1539176055565 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1539176055566 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1539176055566 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539176055617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1539176067171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539176067793 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1539176067821 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1539176075443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539176075444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1539176076344 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X104_Y12 X115_Y23 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } { { "loc" "" { Generic "C:/Users/User/Desktop/design_of_digital_circuits/exercicio01_beta/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} 104 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1539176084107 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1539176084107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539176090031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1539176090031 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1539176090031 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.59 " "Total time spent on timing analysis during the Fitter is 0.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1539176090095 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1539176090314 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1539176091259 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1539176091453 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1539176092289 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539176093210 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/design_of_digital_circuits/exercicio01_beta/output_files/exercicio01.fit.smsg " "Generated suppressed messages file C:/Users/User/Desktop/design_of_digital_circuits/exercicio01_beta/output_files/exercicio01.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1539176098948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1147 " "Peak virtual memory: 1147 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539176101735 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 10 09:55:01 2018 " "Processing ended: Wed Oct 10 09:55:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539176101735 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539176101735 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539176101735 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1539176101735 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1539176104766 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539176104767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 10 09:55:04 2018 " "Processing started: Wed Oct 10 09:55:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539176104767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1539176104767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off exercicio01 -c exercicio01 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off exercicio01 -c exercicio01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1539176104767 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1539176114828 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1539176115165 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "481 " "Peak virtual memory: 481 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539176118021 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 10 09:55:18 2018 " "Processing ended: Wed Oct 10 09:55:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539176118021 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539176118021 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539176118021 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1539176118021 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1539176119110 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1539176121789 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539176121807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 10 09:55:20 2018 " "Processing started: Wed Oct 10 09:55:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539176121807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1539176121807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta exercicio01 -c exercicio01 " "Command: quartus_sta exercicio01 -c exercicio01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1539176121808 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1539176122183 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1539176122803 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1539176122804 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1539176123013 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1539176123013 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "50 " "TimeQuest Timing Analyzer is analyzing 50 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1539176123768 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "exercicio01.sdc " "Synopsys Design Constraints File file not found: 'exercicio01.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1539176124106 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1539176124107 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name signal signal " "create_clock -period 1.000 -name signal signal" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1539176124109 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reg10b:inst4\|dff_behavioral:ff0\|q reg10b:inst4\|dff_behavioral:ff0\|q " "create_clock -period 1.000 -name reg10b:inst4\|dff_behavioral:ff0\|q reg10b:inst4\|dff_behavioral:ff0\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1539176124109 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name key key " "create_clock -period 1.000 -name key key" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1539176124109 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name push_button push_button " "create_clock -period 1.000 -name push_button push_button" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1539176124109 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1539176124109 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1539176125028 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1539176125037 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1539176125040 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1539176125087 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1539176125187 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1539176125187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.732 " "Worst-case setup slack is -3.732" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176125219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176125219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.732             -34.842 signal  " "   -3.732             -34.842 signal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176125219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.890             -26.839 key  " "   -1.890             -26.839 key " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176125219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.679              -7.992 push_button  " "   -0.679              -7.992 push_button " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176125219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 reg10b:inst4\|dff_behavioral:ff0\|q  " "    0.210               0.000 reg10b:inst4\|dff_behavioral:ff0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176125219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539176125219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.959 " "Worst-case hold slack is -0.959" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176125374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176125374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.959              -8.418 signal  " "   -0.959              -8.418 signal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176125374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060               0.000 push_button  " "    0.060               0.000 push_button " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176125374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 key  " "    0.397               0.000 key " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176125374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 reg10b:inst4\|dff_behavioral:ff0\|q  " "    0.445               0.000 reg10b:inst4\|dff_behavioral:ff0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176125374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539176125374 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1539176125471 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1539176125495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176125504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176125504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.135 signal  " "   -3.000             -17.135 signal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176125504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 key  " "   -3.000              -3.000 key " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176125504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 push_button  " "   -3.000              -3.000 push_button " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176125504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 reg10b:inst4\|dff_behavioral:ff0\|q  " "   -1.285              -1.285 reg10b:inst4\|dff_behavioral:ff0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176125504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539176125503 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1539176126816 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1539176126898 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1539176128241 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1539176128450 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1539176128577 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1539176128577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.312 " "Worst-case setup slack is -3.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176128655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176128655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.312             -31.170 signal  " "   -3.312             -31.170 signal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176128655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.601             -22.395 key  " "   -1.601             -22.395 key " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176128655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.670              -7.323 push_button  " "   -0.670              -7.323 push_button " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176128655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 reg10b:inst4\|dff_behavioral:ff0\|q  " "    0.297               0.000 reg10b:inst4\|dff_behavioral:ff0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176128655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539176128655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.905 " "Worst-case hold slack is -0.905" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176128684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176128684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.905              -7.598 signal  " "   -0.905              -7.598 signal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176128684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.050               0.000 push_button  " "    0.050               0.000 push_button " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176128684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 key  " "    0.339               0.000 key " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176128684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 reg10b:inst4\|dff_behavioral:ff0\|q  " "    0.398               0.000 reg10b:inst4\|dff_behavioral:ff0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176128684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539176128684 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1539176128711 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1539176128795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176128818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176128818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.135 signal  " "   -3.000             -17.135 signal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176128818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 key  " "   -3.000              -3.000 key " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176128818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 push_button  " "   -3.000              -3.000 push_button " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176128818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 reg10b:inst4\|dff_behavioral:ff0\|q  " "   -1.285              -1.285 reg10b:inst4\|dff_behavioral:ff0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176128818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539176128818 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1539176130167 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1539176130620 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1539176130625 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1539176130625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.435 " "Worst-case setup slack is -1.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176130652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176130652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.435             -11.638 signal  " "   -1.435             -11.638 signal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176130652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.133             -10.356 key  " "   -1.133             -10.356 key " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176130652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 push_button  " "    0.267               0.000 push_button " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176130652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.624               0.000 reg10b:inst4\|dff_behavioral:ff0\|q  " "    0.624               0.000 reg10b:inst4\|dff_behavioral:ff0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176130652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539176130652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.790 " "Worst-case hold slack is -0.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176130786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176130786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.790              -7.549 signal  " "   -0.790              -7.549 signal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176130786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.206              -1.397 push_button  " "   -0.206              -1.397 push_button " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176130786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 key  " "    0.129               0.000 key " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176130786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 reg10b:inst4\|dff_behavioral:ff0\|q  " "    0.206               0.000 reg10b:inst4\|dff_behavioral:ff0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176130786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539176130786 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1539176130928 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1539176131062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176131134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176131134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.120 signal  " "   -3.000             -14.120 signal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176131134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.133 push_button  " "   -3.000              -3.133 push_button " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176131134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 key  " "   -3.000              -3.000 key " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176131134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 reg10b:inst4\|dff_behavioral:ff0\|q  " "   -1.000              -1.000 reg10b:inst4\|dff_behavioral:ff0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539176131134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539176131134 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1539176133386 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1539176133387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "563 " "Peak virtual memory: 563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539176133862 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 10 09:55:33 2018 " "Processing ended: Wed Oct 10 09:55:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539176133862 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539176133862 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539176133862 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539176133862 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1539176137312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539176137313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 10 09:55:36 2018 " "Processing started: Wed Oct 10 09:55:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539176137313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1539176137313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off exercicio01 -c exercicio01 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off exercicio01 -c exercicio01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1539176137313 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exercicio01.vo C:/Users/User/Desktop/design_of_digital_circuits/exercicio01_beta/simulation/qsim// simulation " "Generated file exercicio01.vo in folder \"C:/Users/User/Desktop/design_of_digital_circuits/exercicio01_beta/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1539176138649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "438 " "Peak virtual memory: 438 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539176138939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 10 09:55:38 2018 " "Processing ended: Wed Oct 10 09:55:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539176138939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539176138939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539176138939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539176138939 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus II Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539176140792 ""}
