#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: grp_matrix_multiply_full_fu_8390.B_249_V_load_reg_14392[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.reg_var[62].reg_i[0].C[5] (pirdsp2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_249_V_load_reg_14392[2].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_249_V_load_reg_14392[2].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$122444$new_n13517_.in[2] (.names)                                                                         3.150     4.336
$abc$122444$new_n13517_.out[0] (.names)                                                                        0.068     4.404
$abc$122444$new_n13515_.in[4] (.names)                                                                         0.431     4.835
$abc$122444$new_n13515_.out[0] (.names)                                                                        0.235     5.070
$abc$122444$new_n13542_.in[2] (.names)                                                                         0.462     5.532
$abc$122444$new_n13542_.out[0] (.names)                                                                        0.235     5.767
$auto$maccmap.cc:240:synth$51738.DI[7].in[0] (.names)                                                          0.321     6.088
$auto$maccmap.cc:240:synth$51738.DI[7].out[0] (.names)                                                         0.068     6.156
$techmap117940$auto$maccmap.cc:240:synth$51738.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.318     6.474
$techmap117940$auto$maccmap.cc:240:synth$51738.slice[1].carry4_full.CO[0].O[1] (CARRY4)                        0.456     6.930
grp_matrix_multiply_full_fu_8390.reg_var[62].reg_i[0].C[5] (pirdsp2)                                           3.465    10.395
data arrival time                                                                                                       10.395

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.reg_var[62].reg_i[0].CLK[0] (pirdsp2)                                         0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.395
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.908


#Path 2
Startpoint: grp_matrix_multiply_full_fu_8390.B_249_V_load_reg_14392[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.reg_var[62].reg_i[0].C[4] (pirdsp2 clocked by ap_clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                                      0.000     0.000
grp_matrix_multiply_full_fu_8390.B_249_V_load_reg_14392[2].C[0] (FDRE)                                        0.846     0.846
grp_matrix_multiply_full_fu_8390.B_249_V_load_reg_14392[2].Q[0] (FDRE) [clock-to-output]                      0.340     1.186
$abc$122444$new_n13517_.in[2] (.names)                                                                        3.150     4.336
$abc$122444$new_n13517_.out[0] (.names)                                                                       0.068     4.404
$abc$122444$new_n13515_.in[4] (.names)                                                                        0.431     4.835
$abc$122444$new_n13515_.out[0] (.names)                                                                       0.235     5.070
$abc$122444$new_n13514_.in[1] (.names)                                                                        0.462     5.532
$abc$122444$new_n13514_.out[0] (.names)                                                                       0.235     5.767
$auto$maccmap.cc:240:synth$51738.S[5].in[1] (.names)                                                          0.318     6.085
$auto$maccmap.cc:240:synth$51738.S[5].out[0] (.names)                                                         0.235     6.320
$techmap117940$auto$maccmap.cc:240:synth$51738.slice[1].carry4_full.CO[0].S[1] (CARRY4)                       0.380     6.700
$techmap117940$auto$maccmap.cc:240:synth$51738.slice[1].carry4_full.CO[0].O[0] (CARRY4)                       0.528     7.228
grp_matrix_multiply_full_fu_8390.reg_var[62].reg_i[0].C[4] (pirdsp2)                                          2.599     9.827
data arrival time                                                                                                       9.827

clock ap_clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                                      0.000     0.000
grp_matrix_multiply_full_fu_8390.reg_var[62].reg_i[0].CLK[0] (pirdsp2)                                        0.846     0.846
clock uncertainty                                                                                             0.000     0.846
cell setup time                                                                                              -0.359     0.487
data required time                                                                                                      0.487
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.487
data arrival time                                                                                                      -9.827
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -9.340


#Path 3
Startpoint: grp_matrix_multiply_full_fu_8390.reg_var[20].reg_i[0].P[24] (pirdsp2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp35_reg_16617[4].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                     0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                 0.000     0.000
grp_matrix_multiply_full_fu_8390.reg_var[20].reg_i[0].CLK[0] (pirdsp2)                                                   0.846     0.846
grp_matrix_multiply_full_fu_8390.reg_var[20].reg_i[0].P[24] (pirdsp2) [clock-to-output]                                  0.882     1.728
$abc$122444$new_n14361_.in[4] (.names)                                                                                   3.350     5.078
$abc$122444$new_n14361_.out[0] (.names)                                                                                  0.068     5.146
$abc$122444$new_n14360_.in[1] (.names)                                                                                   2.118     7.264
$abc$122444$new_n14360_.out[0] (.names)                                                                                  0.235     7.499
$auto$maccmap.cc:240:synth$48878.S[1].in[0] (.names)                                                                     0.318     7.817
$auto$maccmap.cc:240:synth$48878.S[1].out[0] (.names)                                                                    0.235     8.052
$techmap117987$auto$maccmap.cc:240:synth$48878.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                              0.178     8.230
$techmap117987$auto$maccmap.cc:240:synth$48878.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.528     8.758
$techmap117988$auto$maccmap.cc:240:synth$48878.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     8.758
$techmap117988$auto$maccmap.cc:240:synth$48878.slice[1].carry4_full.CO[0].O[0] (CARRY4)                                  0.222     8.980
grp_matrix_multiply_full_fu_8390.tmp35_reg_16617[4].D[0] (FDRE)                                                          1.049    10.029
data arrival time                                                                                                                 10.029

clock ap_clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                     0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                 0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp35_reg_16617[4].C[0] (FDRE)                                                          0.846     0.846
clock uncertainty                                                                                                        0.000     0.846
cell setup time                                                                                                          0.045     0.891
data required time                                                                                                                 0.891
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 0.891
data arrival time                                                                                                                -10.029
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -9.138


#Path 4
Startpoint: grp_matrix_multiply_full_fu_8390.B_179_V_load_reg_11612[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.reg_var[12].reg_i[0].C[15] (pirdsp2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_179_V_load_reg_11612[0].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_179_V_load_reg_11612[0].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$122444$new_n18388_.in[0] (.names)                                                                         2.550     3.736
$abc$122444$new_n18388_.out[0] (.names)                                                                        0.235     3.971
$abc$122444$new_n18395_.in[2] (.names)                                                                         0.312     4.283
$abc$122444$new_n18395_.out[0] (.names)                                                                        0.235     4.518
$abc$122444$new_n18393_.in[2] (.names)                                                                         0.713     5.231
$abc$122444$new_n18393_.out[0] (.names)                                                                        0.235     5.466
$auto$maccmap.cc:240:synth$52438.DI[6].in[0] (.names)                                                          0.512     5.978
$auto$maccmap.cc:240:synth$52438.DI[6].out[0] (.names)                                                         0.235     6.213
$techmap118272$auto$maccmap.cc:240:synth$52438.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.428     6.641
$techmap118272$auto$maccmap.cc:240:synth$52438.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     7.013
grp_matrix_multiply_full_fu_8390.reg_var[12].reg_i[0].C[15] (pirdsp2)                                          2.455     9.468
data arrival time                                                                                                        9.468

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.reg_var[12].reg_i[0].CLK[0] (pirdsp2)                                         0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.468
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.981


#Path 5
Startpoint: grp_matrix_multiply_full_fu_8390.reg_var[63].reg_i[0].P[0] (pirdsp2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp240_reg_16702[6].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                     0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                 0.000     0.000
grp_matrix_multiply_full_fu_8390.reg_var[63].reg_i[0].CLK[0] (pirdsp2)                                                   0.846     0.846
grp_matrix_multiply_full_fu_8390.reg_var[63].reg_i[0].P[0] (pirdsp2) [clock-to-output]                                   0.882     1.728
$abc$122444$new_n14184_.in[2] (.names)                                                                                   0.700     2.428
$abc$122444$new_n14184_.out[0] (.names)                                                                                  0.235     2.663
$abc$122444$new_n14183_.in[1] (.names)                                                                                   0.513     3.176
$abc$122444$new_n14183_.out[0] (.names)                                                                                  0.235     3.411
$abc$122444$new_n14192_.in[4] (.names)                                                                                   0.318     3.729
$abc$122444$new_n14192_.out[0] (.names)                                                                                  0.235     3.964
$auto$maccmap.cc:240:synth$48859.S[2].in[3] (.names)                                                                     0.422     4.386
$auto$maccmap.cc:240:synth$48859.S[2].out[0] (.names)                                                                    0.235     4.621
$techmap117978$auto$maccmap.cc:240:synth$48859.slice[0].carry4_1st_full.CO[0].S[2] (CARRY4)                              0.553     5.174
$techmap117978$auto$maccmap.cc:240:synth$48859.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.376     5.550
$techmap117979$auto$maccmap.cc:240:synth$48859.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     5.550
$techmap117979$auto$maccmap.cc:240:synth$48859.slice[1].carry4_full.CO[0].O[2] (CARRY4)                                  0.239     5.789
grp_matrix_multiply_full_fu_8390.tmp240_reg_16702[6].D[0] (FDRE)                                                         4.055     9.844
data arrival time                                                                                                                  9.844

clock ap_clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                     0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                 0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp240_reg_16702[6].C[0] (FDRE)                                                         0.846     0.846
clock uncertainty                                                                                                        0.000     0.846
cell setup time                                                                                                          0.045     0.891
data required time                                                                                                                 0.891
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 0.891
data arrival time                                                                                                                 -9.844
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -8.953


#Path 6
Startpoint: grp_matrix_multiply_full_fu_8390.A_23_V_load_reg_12237[6].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.reg_var[16].reg_i[0].C[15] (pirdsp2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_23_V_load_reg_12237[6].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_23_V_load_reg_12237[6].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$122444$new_n18459_.in[3] (.names)                                                                         4.400     5.586
$abc$122444$new_n18459_.out[0] (.names)                                                                        0.068     5.654
$abc$122444$new_n18458_.in[2] (.names)                                                                         0.318     5.972
$abc$122444$new_n18458_.out[0] (.names)                                                                        0.235     6.207
$abc$122444$new_n18454_.in[2] (.names)                                                                         0.502     6.709
$abc$122444$new_n18454_.out[0] (.names)                                                                        0.068     6.777
$auto$maccmap.cc:240:synth$50515.DI[7].in[1] (.names)                                                          0.355     7.132
$auto$maccmap.cc:240:synth$50515.DI[7].out[0] (.names)                                                         0.235     7.367
$techmap118275$auto$maccmap.cc:240:synth$50515.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.486     7.853
$techmap118275$auto$maccmap.cc:240:synth$50515.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     8.309
grp_matrix_multiply_full_fu_8390.reg_var[16].reg_i[0].C[15] (pirdsp2)                                          1.125     9.434
data arrival time                                                                                                        9.434

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.reg_var[16].reg_i[0].CLK[0] (pirdsp2)                                         0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.434
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.947


#Path 7
Startpoint: grp_matrix_multiply_full_fu_8390.reg_var[20].reg_i[0].P[24] (pirdsp2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp35_reg_16617[7].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                     0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                 0.000     0.000
grp_matrix_multiply_full_fu_8390.reg_var[20].reg_i[0].CLK[0] (pirdsp2)                                                   0.846     0.846
grp_matrix_multiply_full_fu_8390.reg_var[20].reg_i[0].P[24] (pirdsp2) [clock-to-output]                                  0.882     1.728
$abc$122444$new_n14361_.in[4] (.names)                                                                                   3.350     5.078
$abc$122444$new_n14361_.out[0] (.names)                                                                                  0.068     5.146
$abc$122444$new_n14360_.in[1] (.names)                                                                                   2.118     7.264
$abc$122444$new_n14360_.out[0] (.names)                                                                                  0.235     7.499
$auto$maccmap.cc:240:synth$48878.S[1].in[0] (.names)                                                                     0.318     7.817
$auto$maccmap.cc:240:synth$48878.S[1].out[0] (.names)                                                                    0.235     8.052
$techmap117987$auto$maccmap.cc:240:synth$48878.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                              0.178     8.230
$techmap117987$auto$maccmap.cc:240:synth$48878.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.528     8.758
$techmap117988$auto$maccmap.cc:240:synth$48878.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     8.758
$techmap117988$auto$maccmap.cc:240:synth$48878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                                  0.313     9.071
grp_matrix_multiply_full_fu_8390.tmp35_reg_16617[7].D[0] (FDRE)                                                          0.615     9.686
data arrival time                                                                                                                  9.686

clock ap_clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                     0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                 0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp35_reg_16617[7].C[0] (FDRE)                                                          0.846     0.846
clock uncertainty                                                                                                        0.000     0.846
cell setup time                                                                                                          0.045     0.891
data required time                                                                                                                 0.891
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 0.891
data arrival time                                                                                                                 -9.686
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -8.795


#Path 8
Startpoint: grp_matrix_multiply_full_fu_8390.reg_var[20].reg_i[0].P[24] (pirdsp2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp35_reg_16617[5].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                     0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                 0.000     0.000
grp_matrix_multiply_full_fu_8390.reg_var[20].reg_i[0].CLK[0] (pirdsp2)                                                   0.846     0.846
grp_matrix_multiply_full_fu_8390.reg_var[20].reg_i[0].P[24] (pirdsp2) [clock-to-output]                                  0.882     1.728
$abc$122444$new_n14361_.in[4] (.names)                                                                                   3.350     5.078
$abc$122444$new_n14361_.out[0] (.names)                                                                                  0.068     5.146
$abc$122444$new_n14360_.in[1] (.names)                                                                                   2.118     7.264
$abc$122444$new_n14360_.out[0] (.names)                                                                                  0.235     7.499
$auto$maccmap.cc:240:synth$48878.S[1].in[0] (.names)                                                                     0.318     7.817
$auto$maccmap.cc:240:synth$48878.S[1].out[0] (.names)                                                                    0.235     8.052
$techmap117987$auto$maccmap.cc:240:synth$48878.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                              0.178     8.230
$techmap117987$auto$maccmap.cc:240:synth$48878.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.528     8.758
$techmap117988$auto$maccmap.cc:240:synth$48878.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     8.758
$techmap117988$auto$maccmap.cc:240:synth$48878.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                  0.334     9.092
grp_matrix_multiply_full_fu_8390.tmp35_reg_16617[5].D[0] (FDRE)                                                          0.555     9.647
data arrival time                                                                                                                  9.647

clock ap_clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                     0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                 0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp35_reg_16617[5].C[0] (FDRE)                                                          0.846     0.846
clock uncertainty                                                                                                        0.000     0.846
cell setup time                                                                                                          0.045     0.891
data required time                                                                                                                 0.891
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 0.891
data arrival time                                                                                                                 -9.647
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -8.756


#Path 9
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_143_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                                                                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                                                                                                                               0.340     1.186
$abc$122444$new_n9490_.in[2] (.names)                                                                                                                                                        0.750     1.936
$abc$122444$new_n9490_.out[0] (.names)                                                                                                                                                       0.235     2.171
$abc$122444$new_n9488_.in[0] (.names)                                                                                                                                                        1.460     3.631
$abc$122444$new_n9488_.out[0] (.names)                                                                                                                                                       0.235     3.866
$abc$122444$flatten\a_i_143_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3176_EN[7:0]$3180[7].in[1] (.names)                        2.232     6.098
$abc$122444$flatten\a_i_143_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3176_EN[7:0]$3180[7].out[0] (.names)                       0.235     6.333
a_i_143_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2)                                                                                                                             2.718     9.051
data arrival time                                                                                                                                                                                      9.051

clock ap_clk (rise edge)                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                     0.000     0.000
a_i_143_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                         0.846     0.846
clock uncertainty                                                                                                                                                                            0.000     0.846
cell setup time                                                                                                                                                                             -0.532     0.314
data required time                                                                                                                                                                                     0.314
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                     0.314
data arrival time                                                                                                                                                                                     -9.051
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                      -8.737


#Path 10
Startpoint: grp_matrix_multiply_full_fu_8390.A_23_V_load_reg_12237[6].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.reg_var[16].reg_i[0].C[13] (pirdsp2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_23_V_load_reg_12237[6].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_23_V_load_reg_12237[6].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$122444$new_n18459_.in[3] (.names)                                                                         4.400     5.586
$abc$122444$new_n18459_.out[0] (.names)                                                                        0.068     5.654
$abc$122444$new_n18458_.in[2] (.names)                                                                         0.318     5.972
$abc$122444$new_n18458_.out[0] (.names)                                                                        0.235     6.207
$abc$122444$new_n18454_.in[2] (.names)                                                                         0.502     6.709
$abc$122444$new_n18454_.out[0] (.names)                                                                        0.068     6.777
$auto$maccmap.cc:240:synth$50515.DI[7].in[1] (.names)                                                          0.355     7.132
$auto$maccmap.cc:240:synth$50515.DI[7].out[0] (.names)                                                         0.235     7.367
$techmap118275$auto$maccmap.cc:240:synth$50515.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.486     7.853
$techmap118275$auto$maccmap.cc:240:synth$50515.slice[1].carry4_full.CO[0].O[1] (CARRY4)                        0.456     8.309
grp_matrix_multiply_full_fu_8390.reg_var[16].reg_i[0].C[13] (pirdsp2)                                          0.915     9.224
data arrival time                                                                                                        9.224

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.reg_var[16].reg_i[0].CLK[0] (pirdsp2)                                         0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.224
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.737


#Path 11
Startpoint: grp_matrix_multiply_full_fu_8390.reg_var[20].reg_i[0].P[24] (pirdsp2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp35_reg_16617[1].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.reg_var[20].reg_i[0].CLK[0] (pirdsp2)                                             0.846     0.846
grp_matrix_multiply_full_fu_8390.reg_var[20].reg_i[0].P[24] (pirdsp2) [clock-to-output]                            0.882     1.728
$abc$122444$new_n14361_.in[4] (.names)                                                                             3.350     5.078
$abc$122444$new_n14361_.out[0] (.names)                                                                            0.068     5.146
$abc$122444$new_n14360_.in[1] (.names)                                                                             2.118     7.264
$abc$122444$new_n14360_.out[0] (.names)                                                                            0.235     7.499
$auto$maccmap.cc:240:synth$48878.DI[1].in[0] (.names)                                                              0.318     7.817
$auto$maccmap.cc:240:synth$48878.DI[1].out[0] (.names)                                                             0.235     8.052
$techmap117987$auto$maccmap.cc:240:synth$48878.slice[0].carry4_1st_full.CO[0].DI[1] (CARRY4)                       0.150     8.202
$techmap117987$auto$maccmap.cc:240:synth$48878.slice[0].carry4_1st_full.CO[0].O[1] (CARRY4)                        0.456     8.658
grp_matrix_multiply_full_fu_8390.tmp35_reg_16617[1].D[0] (FDRE)                                                    0.954     9.612
data arrival time                                                                                                            9.612

clock ap_clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp35_reg_16617[1].C[0] (FDRE)                                                    0.846     0.846
clock uncertainty                                                                                                  0.000     0.846
cell setup time                                                                                                    0.045     0.891
data required time                                                                                                           0.891
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           0.891
data arrival time                                                                                                           -9.612
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -8.721


#Path 12
Startpoint: tmp_12_reg_10881[6].Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_66_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                    0.000     0.000
tmp_12_reg_10881[6].C[0] (FDRE)                                                                                                                                                             0.846     0.846
tmp_12_reg_10881[6].Q[0] (FDRE) [clock-to-output]                                                                                                                                           0.340     1.186
$abc$122444$new_n9735_.in[0] (.names)                                                                                                                                                       1.200     2.386
$abc$122444$new_n9735_.out[0] (.names)                                                                                                                                                      0.235     2.621
$abc$122444$new_n9790_.in[0] (.names)                                                                                                                                                       0.318     2.939
$abc$122444$new_n9790_.out[0] (.names)                                                                                                                                                      0.235     3.174
$abc$122444$flatten\a_i_66_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3176_EN[7:0]$3180[7].in[0] (.names)                        0.422     3.596
$abc$122444$flatten\a_i_66_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3176_EN[7:0]$3180[7].out[0] (.names)                       0.235     3.831
a_i_66_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2)                                                                                                                             5.203     9.034
data arrival time                                                                                                                                                                                     9.034

clock ap_clk (rise edge)                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                    0.000     0.000
a_i_66_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                         0.846     0.846
clock uncertainty                                                                                                                                                                           0.000     0.846
cell setup time                                                                                                                                                                            -0.532     0.314
data required time                                                                                                                                                                                    0.314
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    0.314
data arrival time                                                                                                                                                                                    -9.034
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -8.720


#Path 13
Startpoint: grp_matrix_multiply_full_fu_8390.reg_var[23].reg_i[0].P[0] (pirdsp2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp50_reg_16622[6].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                     0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                 0.000     0.000
grp_matrix_multiply_full_fu_8390.reg_var[23].reg_i[0].CLK[0] (pirdsp2)                                                   0.846     0.846
grp_matrix_multiply_full_fu_8390.reg_var[23].reg_i[0].P[0] (pirdsp2) [clock-to-output]                                   0.882     1.728
$abc$122444$new_n14735_.in[5] (.names)                                                                                   1.710     3.438
$abc$122444$new_n14735_.out[0] (.names)                                                                                  0.068     3.506
$abc$122444$new_n14734_.in[1] (.names)                                                                                   2.208     5.714
$abc$122444$new_n14734_.out[0] (.names)                                                                                  0.235     5.949
$auto$maccmap.cc:240:synth$48983.S[1].in[0] (.names)                                                                     0.538     6.487
$auto$maccmap.cc:240:synth$48983.S[1].out[0] (.names)                                                                    0.235     6.722
$techmap118005$auto$maccmap.cc:240:synth$48983.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                              0.178     6.900
$techmap118005$auto$maccmap.cc:240:synth$48983.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.528     7.428
$techmap118006$auto$maccmap.cc:240:synth$48983.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     7.428
$techmap118006$auto$maccmap.cc:240:synth$48983.slice[1].carry4_full.CO[0].O[2] (CARRY4)                                  0.239     7.667
grp_matrix_multiply_full_fu_8390.tmp50_reg_16622[6].D[0] (FDRE)                                                          1.925     9.592
data arrival time                                                                                                                  9.592

clock ap_clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                     0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                 0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp50_reg_16622[6].C[0] (FDRE)                                                          0.846     0.846
clock uncertainty                                                                                                        0.000     0.846
cell setup time                                                                                                          0.045     0.891
data required time                                                                                                                 0.891
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 0.891
data arrival time                                                                                                                 -9.592
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -8.701


#Path 14
Startpoint: grp_matrix_multiply_full_fu_8390.reg_var[20].reg_i[0].P[24] (pirdsp2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp35_reg_16617[6].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                     0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                 0.000     0.000
grp_matrix_multiply_full_fu_8390.reg_var[20].reg_i[0].CLK[0] (pirdsp2)                                                   0.846     0.846
grp_matrix_multiply_full_fu_8390.reg_var[20].reg_i[0].P[24] (pirdsp2) [clock-to-output]                                  0.882     1.728
$abc$122444$new_n14361_.in[4] (.names)                                                                                   3.350     5.078
$abc$122444$new_n14361_.out[0] (.names)                                                                                  0.068     5.146
$abc$122444$new_n14360_.in[1] (.names)                                                                                   2.118     7.264
$abc$122444$new_n14360_.out[0] (.names)                                                                                  0.235     7.499
$auto$maccmap.cc:240:synth$48878.S[1].in[0] (.names)                                                                     0.318     7.817
$auto$maccmap.cc:240:synth$48878.S[1].out[0] (.names)                                                                    0.235     8.052
$techmap117987$auto$maccmap.cc:240:synth$48878.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                              0.178     8.230
$techmap117987$auto$maccmap.cc:240:synth$48878.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.528     8.758
$techmap117988$auto$maccmap.cc:240:synth$48878.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     8.758
$techmap117988$auto$maccmap.cc:240:synth$48878.slice[1].carry4_full.CO[0].O[2] (CARRY4)                                  0.239     8.997
grp_matrix_multiply_full_fu_8390.tmp35_reg_16617[6].D[0] (FDRE)                                                          0.589     9.586
data arrival time                                                                                                                  9.586

clock ap_clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                     0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                 0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp35_reg_16617[6].C[0] (FDRE)                                                          0.846     0.846
clock uncertainty                                                                                                        0.000     0.846
cell setup time                                                                                                          0.045     0.891
data required time                                                                                                                 0.891
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 0.891
data arrival time                                                                                                                 -9.586
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -8.695


#Path 15
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_47_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                    0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                                                                                                                0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                                                                                                                              0.340     1.186
$abc$122444$new_n9490_.in[2] (.names)                                                                                                                                                       0.750     1.936
$abc$122444$new_n9490_.out[0] (.names)                                                                                                                                                      0.235     2.171
$abc$122444$new_n9488_.in[0] (.names)                                                                                                                                                       1.460     3.631
$abc$122444$new_n9488_.out[0] (.names)                                                                                                                                                      0.235     3.866
$abc$122444$flatten\a_i_47_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3176_EN[7:0]$3180[7].in[1] (.names)                        2.232     6.098
$abc$122444$flatten\a_i_47_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3176_EN[7:0]$3180[7].out[0] (.names)                       0.235     6.333
$abc$122444$auto$opt_dff.cc:242:make_patterns_logic$28544.in[0] (.names)                                                                                                                    0.110     6.443
$abc$122444$auto$opt_dff.cc:242:make_patterns_logic$28544.out[0] (.names)                                                                                                                   0.235     6.678
a_i_47_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2)                                                                                                                           2.363     9.041
data arrival time                                                                                                                                                                                     9.041

clock ap_clk (rise edge)                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                    0.000     0.000
a_i_47_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                         0.846     0.846
clock uncertainty                                                                                                                                                                           0.000     0.846
cell setup time                                                                                                                                                                            -0.443     0.403
data required time                                                                                                                                                                                    0.403
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    0.403
data arrival time                                                                                                                                                                                    -9.041
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -8.638


#Path 16
Startpoint: grp_matrix_multiply_full_fu_8390.reg_var[20].reg_i[0].P[24] (pirdsp2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp35_reg_16617[0].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                              0.000     0.000
ap_clk.inpad[0] (.input)                                                                                          0.000     0.000
grp_matrix_multiply_full_fu_8390.reg_var[20].reg_i[0].CLK[0] (pirdsp2)                                            0.846     0.846
grp_matrix_multiply_full_fu_8390.reg_var[20].reg_i[0].P[24] (pirdsp2) [clock-to-output]                           0.882     1.728
$abc$122444$new_n14361_.in[4] (.names)                                                                            3.350     5.078
$abc$122444$new_n14361_.out[0] (.names)                                                                           0.068     5.146
$abc$122444$new_n14360_.in[1] (.names)                                                                            2.118     7.264
$abc$122444$new_n14360_.out[0] (.names)                                                                           0.235     7.499
$auto$maccmap.cc:240:synth$48878.S[1].in[0] (.names)                                                              0.318     7.817
$auto$maccmap.cc:240:synth$48878.S[1].out[0] (.names)                                                             0.235     8.052
$techmap117987$auto$maccmap.cc:240:synth$48878.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                       0.178     8.230
$techmap117987$auto$maccmap.cc:240:synth$48878.slice[0].carry4_1st_full.CO[0].O[0] (CARRY4)                       0.528     8.758
grp_matrix_multiply_full_fu_8390.tmp35_reg_16617[0].D[0] (FDRE)                                                   0.755     9.513
data arrival time                                                                                                           9.513

clock ap_clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                              0.000     0.000
ap_clk.inpad[0] (.input)                                                                                          0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp35_reg_16617[0].C[0] (FDRE)                                                   0.846     0.846
clock uncertainty                                                                                                 0.000     0.846
cell setup time                                                                                                   0.045     0.891
data required time                                                                                                          0.891
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          0.891
data arrival time                                                                                                          -9.513
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -8.622


#Path 17
Startpoint: grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter1_reg.Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.A_79_V_load_reg_12757[6].CE[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter1_reg.C[0] (FDRE)                       0.846     0.846
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter1_reg.Q[0] (FDRE) [clock-to-output]     0.340     1.186
$abc$122444$auto$rtlil.cc:2281:NotGate$120849.in[0] (.names)                                               2.560     3.746
$abc$122444$auto$rtlil.cc:2281:NotGate$120849.out[0] (.names)                                              0.235     3.981
grp_matrix_multiply_full_fu_8390.A_79_V_load_reg_12757[6].CE[0] (FDRE)                                     5.358     9.339
data arrival time                                                                                                    9.339

clock ap_clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.A_79_V_load_reg_12757[6].C[0] (FDRE)                                      0.846     0.846
clock uncertainty                                                                                          0.000     0.846
cell setup time                                                                                           -0.109     0.737
data required time                                                                                                   0.737
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   0.737
data arrival time                                                                                                   -9.339
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -8.602


#Path 18
Startpoint: grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter1_reg.Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.A_77_V_load_reg_12737[2].CE[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter1_reg.C[0] (FDRE)                       0.846     0.846
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter1_reg.Q[0] (FDRE) [clock-to-output]     0.340     1.186
$abc$122444$auto$rtlil.cc:2281:NotGate$120873.in[0] (.names)                                               2.560     3.746
$abc$122444$auto$rtlil.cc:2281:NotGate$120873.out[0] (.names)                                              0.235     3.981
grp_matrix_multiply_full_fu_8390.A_77_V_load_reg_12737[2].CE[0] (FDRE)                                     5.350     9.331
data arrival time                                                                                                    9.331

clock ap_clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.A_77_V_load_reg_12737[2].C[0] (FDRE)                                      0.846     0.846
clock uncertainty                                                                                          0.000     0.846
cell setup time                                                                                           -0.109     0.737
data required time                                                                                                   0.737
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   0.737
data arrival time                                                                                                   -9.331
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -8.594


#Path 19
Startpoint: grp_matrix_multiply_full_fu_8390.reg_var[20].reg_i[0].P[24] (pirdsp2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp35_reg_16617[2].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                              0.000     0.000
ap_clk.inpad[0] (.input)                                                                                          0.000     0.000
grp_matrix_multiply_full_fu_8390.reg_var[20].reg_i[0].CLK[0] (pirdsp2)                                            0.846     0.846
grp_matrix_multiply_full_fu_8390.reg_var[20].reg_i[0].P[24] (pirdsp2) [clock-to-output]                           0.882     1.728
$abc$122444$new_n14361_.in[4] (.names)                                                                            3.350     5.078
$abc$122444$new_n14361_.out[0] (.names)                                                                           0.068     5.146
$abc$122444$new_n14360_.in[1] (.names)                                                                            2.118     7.264
$abc$122444$new_n14360_.out[0] (.names)                                                                           0.235     7.499
$auto$maccmap.cc:240:synth$48878.S[1].in[0] (.names)                                                              0.318     7.817
$auto$maccmap.cc:240:synth$48878.S[1].out[0] (.names)                                                             0.235     8.052
$techmap117987$auto$maccmap.cc:240:synth$48878.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                       0.178     8.230
$techmap117987$auto$maccmap.cc:240:synth$48878.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                       0.558     8.788
grp_matrix_multiply_full_fu_8390.tmp35_reg_16617[2].D[0] (FDRE)                                                   0.685     9.473
data arrival time                                                                                                           9.473

clock ap_clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                              0.000     0.000
ap_clk.inpad[0] (.input)                                                                                          0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp35_reg_16617[2].C[0] (FDRE)                                                   0.846     0.846
clock uncertainty                                                                                                 0.000     0.846
cell setup time                                                                                                   0.045     0.891
data required time                                                                                                          0.891
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          0.891
data arrival time                                                                                                          -9.473
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -8.582


#Path 20
Startpoint: grp_matrix_multiply_full_fu_8390.A_145_V_load_reg_13397[5].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.reg_var[41].reg_i[0].C[4] (pirdsp2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_145_V_load_reg_13397[5].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.A_145_V_load_reg_13397[5].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$122444$new_n12231_.in[1] (.names)                                                                         3.310     4.496
$abc$122444$new_n12231_.out[0] (.names)                                                                        0.068     4.564
$abc$122444$new_n12230_.in[2] (.names)                                                                         0.555     5.119
$abc$122444$new_n12230_.out[0] (.names)                                                                        0.068     5.187
$abc$122444$new_n12237_.in[0] (.names)                                                                         0.425     5.612
$abc$122444$new_n12237_.out[0] (.names)                                                                        0.068     5.680
$auto$maccmap.cc:240:synth$32845.DI[7].in[2] (.names)                                                          0.505     6.185
$auto$maccmap.cc:240:synth$32845.DI[7].out[0] (.names)                                                         0.235     6.420
$techmap118434$auto$maccmap.cc:240:synth$32845.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.423     6.843
$techmap118434$auto$maccmap.cc:240:synth$32845.slice[1].carry4_full.CO[0].O[0] (CARRY4)                        0.456     7.299
grp_matrix_multiply_full_fu_8390.reg_var[41].reg_i[0].C[4] (pirdsp2)                                           1.759     9.058
data arrival time                                                                                                        9.058

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.reg_var[41].reg_i[0].CLK[0] (pirdsp2)                                         0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.058
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.571


#Path 21
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_47_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                    0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                                                                                                                0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                                                                                                                              0.340     1.186
$abc$122444$new_n9490_.in[2] (.names)                                                                                                                                                       0.750     1.936
$abc$122444$new_n9490_.out[0] (.names)                                                                                                                                                      0.235     2.171
$abc$122444$new_n9488_.in[0] (.names)                                                                                                                                                       1.460     3.631
$abc$122444$new_n9488_.out[0] (.names)                                                                                                                                                      0.235     3.866
$abc$122444$flatten\a_i_47_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3176_EN[7:0]$3180[7].in[1] (.names)                        2.232     6.098
$abc$122444$flatten\a_i_47_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3176_EN[7:0]$3180[7].out[0] (.names)                       0.235     6.333
a_i_47_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2)                                                                                                                             2.500     8.833
data arrival time                                                                                                                                                                                     8.833

clock ap_clk (rise edge)                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                    0.000     0.000
a_i_47_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                         0.846     0.846
clock uncertainty                                                                                                                                                                           0.000     0.846
cell setup time                                                                                                                                                                            -0.532     0.314
data required time                                                                                                                                                                                    0.314
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    0.314
data arrival time                                                                                                                                                                                    -8.833
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -8.519


#Path 22
Startpoint: grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter3_reg.Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.reg_var[26].reg_i[0].CEP[0] (pirdsp2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                               0.000     0.000
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter3_reg.C[0] (FDRE)                                                                                   0.846     0.846
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter3_reg.Q[0] (FDRE) [clock-to-output]                                                                 0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:7166$112_Y.in[1] (.names)                        4.780     5.966
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:7166$112_Y.out[0] (.names)                       0.235     6.201
grp_matrix_multiply_full_fu_8390.reg_var[26].reg_i[0].CEP[0] (pirdsp2)                                                                                                 2.602     8.803
data arrival time                                                                                                                                                                8.803

clock ap_clk (rise edge)                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                               0.000     0.000
grp_matrix_multiply_full_fu_8390.reg_var[26].reg_i[0].CLK[0] (pirdsp2)                                                                                                 0.846     0.846
clock uncertainty                                                                                                                                                      0.000     0.846
cell setup time                                                                                                                                                       -0.532     0.314
data required time                                                                                                                                                               0.314
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               0.314
data arrival time                                                                                                                                                               -8.803
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -8.489


#Path 23
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_243_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                              0.456     3.490
$techmap118242$auto$alumacc.cc:485:replace_alu$31298.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                        0.000     3.490
$techmap118242$auto$alumacc.cc:485:replace_alu$31298.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                         0.334     3.824
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                          0.355     4.179
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                         0.235     4.414
a_i_243_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                4.350     8.764
data arrival time                                                                                                                                                               8.764

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_243_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                  0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.764
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.484


#Path 24
Startpoint: ap_CS_fsm_state15.Q[0] (FDRE clocked by ap_clk)
Endpoint  : ap_CS_fsm_state15.D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
ap_CS_fsm_state15.C[0] (FDRE)                                    0.846     0.846
ap_CS_fsm_state15.Q[0] (FDRE) [clock-to-output]                  0.340     1.186
$abc$122444$new_n10069_.in[0] (.names)                           3.750     4.936
$abc$122444$new_n10069_.out[0] (.names)                          0.235     5.171
ap_NS_fsm[14].in[1] (.names)                                     0.220     5.391
ap_NS_fsm[14].out[0] (.names)                                    0.235     5.626
ap_CS_fsm_state15.D[0] (FDRE)                                    3.749     9.375
data arrival time                                                          9.375

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
ap_CS_fsm_state15.C[0] (FDRE)                                    0.846     0.846
clock uncertainty                                                0.000     0.846
cell setup time                                                  0.045     0.891
data required time                                                         0.891
--------------------------------------------------------------------------------
data required time                                                         0.891
data arrival time                                                         -9.375
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.484


#Path 25
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_143_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                                                                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                                                                                                                               0.340     1.186
$abc$122444$new_n9490_.in[2] (.names)                                                                                                                                                        0.750     1.936
$abc$122444$new_n9490_.out[0] (.names)                                                                                                                                                       0.235     2.171
$abc$122444$new_n9488_.in[0] (.names)                                                                                                                                                        1.460     3.631
$abc$122444$new_n9488_.out[0] (.names)                                                                                                                                                       0.235     3.866
$abc$122444$flatten\a_i_143_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3176_EN[7:0]$3180[7].in[1] (.names)                        2.232     6.098
$abc$122444$flatten\a_i_143_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3176_EN[7:0]$3180[7].out[0] (.names)                       0.235     6.333
$abc$122444$auto$opt_dff.cc:242:make_patterns_logic$29289.in[0] (.names)                                                                                                                     0.318     6.651
$abc$122444$auto$opt_dff.cc:242:make_patterns_logic$29289.out[0] (.names)                                                                                                                    0.235     6.886
a_i_143_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2)                                                                                                                           2.000     8.886
data arrival time                                                                                                                                                                                      8.886

clock ap_clk (rise edge)                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                     0.000     0.000
a_i_143_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                         0.846     0.846
clock uncertainty                                                                                                                                                                            0.000     0.846
cell setup time                                                                                                                                                                             -0.443     0.403
data required time                                                                                                                                                                                     0.403
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                     0.403
data arrival time                                                                                                                                                                                     -8.886
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                      -8.483


#Path 26
Startpoint: grp_matrix_multiply_full_fu_8390.tmp50_reg_16622[5].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp1_reg_16712[6].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                                      0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp50_reg_16622[5].C[0] (FDRE)                                               0.846     0.846
grp_matrix_multiply_full_fu_8390.tmp50_reg_16622[5].Q[0] (FDRE) [clock-to-output]                             0.340     1.186
$abc$122444$new_n15115_.in[2] (.names)                                                                        2.510     3.696
$abc$122444$new_n15115_.out[0] (.names)                                                                       0.068     3.764
$abc$122444$new_n15113_.in[0] (.names)                                                                        0.755     4.519
$abc$122444$new_n15113_.out[0] (.names)                                                                       0.235     4.754
$abc$122444$new_n15103_.in[0] (.names)                                                                        0.422     5.176
$abc$122444$new_n15103_.out[0] (.names)                                                                       0.068     5.244
$auto$maccmap.cc:240:synth$51892.S[5].in[0] (.names)                                                          0.355     5.599
$auto$maccmap.cc:240:synth$51892.S[5].out[0] (.names)                                                         0.235     5.834
$techmap118027$auto$maccmap.cc:240:synth$51892.slice[1].carry4_full.CO[0].S[1] (CARRY4)                       0.720     6.554
$techmap118027$auto$maccmap.cc:240:synth$51892.slice[1].carry4_full.CO[0].O[2] (CARRY4)                       0.558     7.112
grp_matrix_multiply_full_fu_8390.tmp1_reg_16712[6].D[0] (FDRE)                                                2.245     9.357
data arrival time                                                                                                       9.357

clock ap_clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                                      0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp1_reg_16712[6].C[0] (FDRE)                                                0.846     0.846
clock uncertainty                                                                                             0.000     0.846
cell setup time                                                                                               0.045     0.891
data required time                                                                                                      0.891
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.891
data arrival time                                                                                                      -9.357
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -8.466


#Path 27
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_97_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                              0.456     3.490
$techmap118242$auto$alumacc.cc:485:replace_alu$31298.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                        0.000     3.490
$techmap118242$auto$alumacc.cc:485:replace_alu$31298.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                         0.334     3.824
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                          0.355     4.179
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                         0.235     4.414
a_i_97_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                 4.330     8.744
data arrival time                                                                                                                                                               8.744

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_97_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                   0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.744
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.464


#Path 28
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_0_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                              0.456     3.490
$techmap118242$auto$alumacc.cc:485:replace_alu$31298.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                        0.000     3.490
$techmap118242$auto$alumacc.cc:485:replace_alu$31298.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                         0.334     3.824
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                          0.355     4.179
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                         0.235     4.414
a_i_0_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                  4.330     8.744
data arrival time                                                                                                                                                               8.744

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_0_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                    0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.744
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.464


#Path 29
Startpoint: grp_matrix_multiply_full_fu_8390.B_233_V_load_reg_14242[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.reg_var[59].reg_i[0].C[5] (pirdsp2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_233_V_load_reg_14242[1].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_233_V_load_reg_14242[1].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$122444$new_n15878_.in[5] (.names)                                                                         0.440     1.626
$abc$122444$new_n15878_.out[0] (.names)                                                                        0.068     1.694
$abc$122444$new_n15883_.in[0] (.names)                                                                         0.425     2.119
$abc$122444$new_n15883_.out[0] (.names)                                                                        0.235     2.354
$abc$122444$new_n15882_.in[3] (.names)                                                                         0.318     2.672
$abc$122444$new_n15882_.out[0] (.names)                                                                        0.235     2.907
$auto$maccmap.cc:240:synth$54321.DI[5].in[1] (.names)                                                          0.428     3.335
$auto$maccmap.cc:240:synth$54321.DI[5].out[0] (.names)                                                         0.235     3.570
$techmap118075$auto$maccmap.cc:240:synth$54321.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       0.370     3.940
$techmap118075$auto$maccmap.cc:240:synth$54321.slice[1].carry4_full.CO[0].O[1] (CARRY4)                        0.456     4.396
grp_matrix_multiply_full_fu_8390.reg_var[59].reg_i[0].C[5] (pirdsp2)                                           4.525     8.921
data arrival time                                                                                                        8.921

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.reg_var[59].reg_i[0].CLK[0] (pirdsp2)                                         0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -8.921
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.434


#Path 30
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_225_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                              0.456     3.490
$techmap118242$auto$alumacc.cc:485:replace_alu$31298.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                        0.000     3.490
$techmap118242$auto$alumacc.cc:485:replace_alu$31298.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                         0.334     3.824
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                          0.355     4.179
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                         0.235     4.414
a_i_225_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                4.300     8.714
data arrival time                                                                                                                                                               8.714

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_225_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                  0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.714
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.434


#Path 31
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_225_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                              0.456     3.490
$techmap118242$auto$alumacc.cc:485:replace_alu$31298.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                        0.000     3.490
$techmap118242$auto$alumacc.cc:485:replace_alu$31298.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                         0.334     3.824
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                          0.355     4.179
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                         0.235     4.414
a_i_225_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                4.300     8.714
data arrival time                                                                                                                                                               8.714

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_225_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                  0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.714
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.434


#Path 32
Startpoint: grp_matrix_multiply_full_fu_8390.A_23_V_load_reg_12237[6].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.reg_var[16].reg_i[0].C[12] (pirdsp2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_23_V_load_reg_12237[6].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_23_V_load_reg_12237[6].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$122444$new_n18459_.in[3] (.names)                                                                         4.400     5.586
$abc$122444$new_n18459_.out[0] (.names)                                                                        0.068     5.654
$abc$122444$new_n18458_.in[2] (.names)                                                                         0.318     5.972
$abc$122444$new_n18458_.out[0] (.names)                                                                        0.235     6.207
$abc$122444$new_n18454_.in[2] (.names)                                                                         0.502     6.709
$abc$122444$new_n18454_.out[0] (.names)                                                                        0.068     6.777
$auto$maccmap.cc:240:synth$50515.DI[7].in[1] (.names)                                                          0.355     7.132
$auto$maccmap.cc:240:synth$50515.DI[7].out[0] (.names)                                                         0.235     7.367
$techmap118275$auto$maccmap.cc:240:synth$50515.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.486     7.853
$techmap118275$auto$maccmap.cc:240:synth$50515.slice[1].carry4_full.CO[0].O[0] (CARRY4)                        0.456     8.309
grp_matrix_multiply_full_fu_8390.reg_var[16].reg_i[0].C[12] (pirdsp2)                                          0.559     8.868
data arrival time                                                                                                        8.868

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.reg_var[16].reg_i[0].CLK[0] (pirdsp2)                                         0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -8.868
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.381


#Path 33
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_25_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_25_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2)                                                                                                 4.561     8.655
data arrival time                                                                                                                                                               8.655

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_25_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                   0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.655
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.375


#Path 34
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_9_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_9_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2)                                                                                                  4.561     8.655
data arrival time                                                                                                                                                               8.655

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_9_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                    0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.655
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.375


#Path 35
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_11_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_11_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2)                                                                                                 4.561     8.655
data arrival time                                                                                                                                                               8.655

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_11_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                   0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.655
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.375


#Path 36
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2)                                                                                                 4.561     8.655
data arrival time                                                                                                                                                               8.655

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                   0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.655
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.375


#Path 37
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_67_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_67_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2)                                                                                                 4.561     8.655
data arrival time                                                                                                                                                               8.655

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_67_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                   0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.655
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.375


#Path 38
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_225_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_225_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2)                                                                                                4.561     8.655
data arrival time                                                                                                                                                               8.655

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_225_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                  0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.655
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.375


#Path 39
Startpoint: grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter3_reg.Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.reg_var[37].reg_i[0].CEP[0] (pirdsp2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                               0.000     0.000
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter3_reg.C[0] (FDRE)                                                                                   0.846     0.846
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter3_reg.Q[0] (FDRE) [clock-to-output]                                                                 0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:7166$112_Y.in[1] (.names)                        4.780     5.966
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:7166$112_Y.out[0] (.names)                       0.235     6.201
grp_matrix_multiply_full_fu_8390.reg_var[37].reg_i[0].CEP[0] (pirdsp2)                                                                                                 2.482     8.683
data arrival time                                                                                                                                                                8.683

clock ap_clk (rise edge)                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                               0.000     0.000
grp_matrix_multiply_full_fu_8390.reg_var[37].reg_i[0].CLK[0] (pirdsp2)                                                                                                 0.846     0.846
clock uncertainty                                                                                                                                                      0.000     0.846
cell setup time                                                                                                                                                       -0.532     0.314
data required time                                                                                                                                                               0.314
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               0.314
data arrival time                                                                                                                                                               -8.683
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -8.369


#Path 40
Startpoint: grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter1_reg.Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.B_79_V_load_reg_12762[1].CE[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter1_reg.C[0] (FDRE)                       0.846     0.846
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter1_reg.Q[0] (FDRE) [clock-to-output]     0.340     1.186
$abc$122444$auto$rtlil.cc:2281:NotGate$120823.in[0] (.names)                                               2.560     3.746
$abc$122444$auto$rtlil.cc:2281:NotGate$120823.out[0] (.names)                                              0.235     3.981
grp_matrix_multiply_full_fu_8390.B_79_V_load_reg_12762[1].CE[0] (FDRE)                                     5.113     9.094
data arrival time                                                                                                    9.094

clock ap_clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.B_79_V_load_reg_12762[1].C[0] (FDRE)                                      0.846     0.846
clock uncertainty                                                                                          0.000     0.846
cell setup time                                                                                           -0.109     0.737
data required time                                                                                                   0.737
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   0.737
data arrival time                                                                                                   -9.094
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -8.357


#Path 41
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_191_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                                                                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                                                                                                                               0.340     1.186
$abc$122444$new_n9490_.in[2] (.names)                                                                                                                                                        0.750     1.936
$abc$122444$new_n9490_.out[0] (.names)                                                                                                                                                       0.235     2.171
$abc$122444$new_n9488_.in[0] (.names)                                                                                                                                                        1.460     3.631
$abc$122444$new_n9488_.out[0] (.names)                                                                                                                                                       0.235     3.866
$abc$122444$flatten\a_i_191_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3176_EN[7:0]$3180[7].in[1] (.names)                        1.712     5.578
$abc$122444$flatten\a_i_191_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3176_EN[7:0]$3180[7].out[0] (.names)                       0.235     5.813
a_i_191_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2)                                                                                                                             2.850     8.663
data arrival time                                                                                                                                                                                      8.663

clock ap_clk (rise edge)                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                     0.000     0.000
a_i_191_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                         0.846     0.846
clock uncertainty                                                                                                                                                                            0.000     0.846
cell setup time                                                                                                                                                                             -0.532     0.314
data required time                                                                                                                                                                                     0.314
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                     0.314
data arrival time                                                                                                                                                                                     -8.663
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                      -8.349


#Path 42
Startpoint: grp_matrix_multiply_full_fu_8390.A_51_V_load_reg_10867[5].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.reg_var[7].reg_i[0].C[14] (pirdsp2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_51_V_load_reg_10867[5].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_51_V_load_reg_10867[5].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$122444$new_n11393_.in[1] (.names)                                                                         3.800     4.986
$abc$122444$new_n11393_.out[0] (.names)                                                                        0.235     5.221
$abc$122444$new_n11388_.in[0] (.names)                                                                         0.220     5.441
$abc$122444$new_n11388_.out[0] (.names)                                                                        0.235     5.676
$abc$122444$new_n11395_.in[1] (.names)                                                                         0.318     5.994
$abc$122444$new_n11395_.out[0] (.names)                                                                        0.235     6.229
$auto$maccmap.cc:240:synth$51308.DI[6].in[1] (.names)                                                          0.315     6.544
$auto$maccmap.cc:240:synth$51308.DI[6].out[0] (.names)                                                         0.235     6.779
$techmap118385$auto$maccmap.cc:240:synth$51308.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.000     6.779
$techmap118385$auto$maccmap.cc:240:synth$51308.slice[1].carry4_full.CO[0].O[2] (CARRY4)                        0.456     7.235
grp_matrix_multiply_full_fu_8390.reg_var[7].reg_i[0].C[14] (pirdsp2)                                           1.599     8.834
data arrival time                                                                                                        8.834

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.reg_var[7].reg_i[0].CLK[0] (pirdsp2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -8.834
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.347


#Path 43
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_13_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                              0.456     3.490
$techmap118242$auto$alumacc.cc:485:replace_alu$31298.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                        0.000     3.490
$techmap118242$auto$alumacc.cc:485:replace_alu$31298.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                         0.334     3.824
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                          0.355     4.179
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                         0.235     4.414
a_i_13_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                 4.200     8.614
data arrival time                                                                                                                                                               8.614

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_13_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                   0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.614
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.334


#Path 44
Startpoint: grp_matrix_multiply_full_fu_8390.A_23_V_load_reg_12237[6].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.reg_var[16].reg_i[0].C[14] (pirdsp2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_23_V_load_reg_12237[6].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_23_V_load_reg_12237[6].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$122444$new_n18459_.in[3] (.names)                                                                         4.400     5.586
$abc$122444$new_n18459_.out[0] (.names)                                                                        0.068     5.654
$abc$122444$new_n18458_.in[2] (.names)                                                                         0.318     5.972
$abc$122444$new_n18458_.out[0] (.names)                                                                        0.235     6.207
$abc$122444$new_n18454_.in[2] (.names)                                                                         0.502     6.709
$abc$122444$new_n18454_.out[0] (.names)                                                                        0.068     6.777
$auto$maccmap.cc:240:synth$50515.DI[7].in[1] (.names)                                                          0.355     7.132
$auto$maccmap.cc:240:synth$50515.DI[7].out[0] (.names)                                                         0.235     7.367
$techmap118275$auto$maccmap.cc:240:synth$50515.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.486     7.853
$techmap118275$auto$maccmap.cc:240:synth$50515.slice[1].carry4_full.CO[0].O[2] (CARRY4)                        0.456     8.309
grp_matrix_multiply_full_fu_8390.reg_var[16].reg_i[0].C[14] (pirdsp2)                                          0.499     8.808
data arrival time                                                                                                        8.808

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.reg_var[16].reg_i[0].CLK[0] (pirdsp2)                                         0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -8.808
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.321


#Path 45
Startpoint: grp_matrix_multiply_full_fu_8390.A_145_V_load_reg_13397[5].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.reg_var[41].reg_i[0].C[7] (pirdsp2 clocked by ap_clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                                      0.000     0.000
grp_matrix_multiply_full_fu_8390.A_145_V_load_reg_13397[5].C[0] (FDRE)                                        0.846     0.846
grp_matrix_multiply_full_fu_8390.A_145_V_load_reg_13397[5].Q[0] (FDRE) [clock-to-output]                      0.340     1.186
$abc$122444$new_n12226_.in[0] (.names)                                                                        3.310     4.496
$abc$122444$new_n12226_.out[0] (.names)                                                                       0.068     4.564
$abc$122444$new_n12224_.in[1] (.names)                                                                        0.315     4.879
$abc$122444$new_n12224_.out[0] (.names)                                                                       0.235     5.114
$abc$122444$new_n12222_.in[0] (.names)                                                                        0.358     5.472
$abc$122444$new_n12222_.out[0] (.names)                                                                       0.235     5.707
$auto$maccmap.cc:240:synth$32845.S[5].in[1] (.names)                                                          0.352     6.059
$auto$maccmap.cc:240:synth$32845.S[5].out[0] (.names)                                                         0.235     6.294
$techmap118434$auto$maccmap.cc:240:synth$32845.slice[1].carry4_full.CO[0].S[1] (CARRY4)                       0.426     6.720
$techmap118434$auto$maccmap.cc:240:synth$32845.slice[1].carry4_full.CO[0].O[3] (CARRY4)                       0.618     7.338
grp_matrix_multiply_full_fu_8390.reg_var[41].reg_i[0].C[7] (pirdsp2)                                          1.455     8.793
data arrival time                                                                                                       8.793

clock ap_clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                                      0.000     0.000
grp_matrix_multiply_full_fu_8390.reg_var[41].reg_i[0].CLK[0] (pirdsp2)                                        0.846     0.846
clock uncertainty                                                                                             0.000     0.846
cell setup time                                                                                              -0.359     0.487
data required time                                                                                                      0.487
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.487
data arrival time                                                                                                      -8.793
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -8.306


#Path 46
Startpoint: grp_matrix_multiply_full_fu_8390.B_135_V_load_reg_13302[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.reg_var[38].reg_i[0].C[12] (pirdsp2 clocked by ap_clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                                      0.000     0.000
grp_matrix_multiply_full_fu_8390.B_135_V_load_reg_13302[0].C[0] (FDRE)                                        0.846     0.846
grp_matrix_multiply_full_fu_8390.B_135_V_load_reg_13302[0].Q[0] (FDRE) [clock-to-output]                      0.340     1.186
$abc$122444$new_n13692_.in[5] (.names)                                                                        1.540     2.726
$abc$122444$new_n13692_.out[0] (.names)                                                                       0.068     2.794
$abc$122444$new_n13690_.in[1] (.names)                                                                        0.405     3.199
$abc$122444$new_n13690_.out[0] (.names)                                                                       0.235     3.434
$abc$122444$new_n13685_.in[0] (.names)                                                                        0.553     3.987
$abc$122444$new_n13685_.out[0] (.names)                                                                       0.235     4.222
$auto$maccmap.cc:240:synth$51695.S[5].in[1] (.names)                                                          0.110     4.332
$auto$maccmap.cc:240:synth$51695.S[5].out[0] (.names)                                                         0.235     4.567
$techmap117949$auto$maccmap.cc:240:synth$51695.slice[1].carry4_full.CO[0].S[1] (CARRY4)                       0.386     4.953
$techmap117949$auto$maccmap.cc:240:synth$51695.slice[1].carry4_full.CO[0].O[0] (CARRY4)                       0.528     5.481
grp_matrix_multiply_full_fu_8390.reg_var[38].reg_i[0].C[12] (pirdsp2)                                         3.309     8.790
data arrival time                                                                                                       8.790

clock ap_clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                                      0.000     0.000
grp_matrix_multiply_full_fu_8390.reg_var[38].reg_i[0].CLK[0] (pirdsp2)                                        0.846     0.846
clock uncertainty                                                                                             0.000     0.846
cell setup time                                                                                              -0.359     0.487
data required time                                                                                                      0.487
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.487
data arrival time                                                                                                      -8.790
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -8.303


#Path 47
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_243_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                              0.456     3.490
$techmap118242$auto$alumacc.cc:485:replace_alu$31298.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                        0.000     3.490
$techmap118242$auto$alumacc.cc:485:replace_alu$31298.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                         0.334     3.824
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                          0.355     4.179
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                         0.235     4.414
a_i_243_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                4.150     8.564
data arrival time                                                                                                                                                               8.564

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_243_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                  0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.564
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.284


#Path 48
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_11_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_11_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2)                                                                                                 4.451     8.545
data arrival time                                                                                                                                                               8.545

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_11_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                   0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.545
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.265


#Path 49
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_241_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_241_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2)                                                                                                4.451     8.545
data arrival time                                                                                                                                                               8.545

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_241_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                  0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.545
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.265


#Path 50
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_35_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_35_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2)                                                                                                 4.451     8.545
data arrival time                                                                                                                                                               8.545

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_35_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                   0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.545
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.265


#Path 51
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_27_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_27_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2)                                                                                                 4.451     8.545
data arrival time                                                                                                                                                               8.545

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_27_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                   0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.545
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.265


#Path 52
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_243_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_243_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2)                                                                                                4.451     8.545
data arrival time                                                                                                                                                               8.545

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_243_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                  0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.545
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.265


#Path 53
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_7_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_7_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2)                                                                                                  4.451     8.545
data arrival time                                                                                                                                                               8.545

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_7_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                    0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.545
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.265


#Path 54
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_163_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_163_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2)                                                                                                4.451     8.545
data arrival time                                                                                                                                                               8.545

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_163_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                  0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.545
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.265


#Path 55
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_243_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_243_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2)                                                                                                4.451     8.545
data arrival time                                                                                                                                                               8.545

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_243_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                  0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.545
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.265


#Path 56
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_13_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_13_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2)                                                                                                 4.451     8.545
data arrival time                                                                                                                                                               8.545

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_13_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                   0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.545
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.265


#Path 57
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_33_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_33_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2)                                                                                                 4.451     8.545
data arrival time                                                                                                                                                               8.545

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_33_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                   0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.545
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.265


#Path 58
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_5_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_5_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2)                                                                                                  4.451     8.545
data arrival time                                                                                                                                                               8.545

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_5_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                    0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.545
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.265


#Path 59
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_9_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_9_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2)                                                                                                  4.451     8.545
data arrival time                                                                                                                                                               8.545

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_9_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                    0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.545
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.265


#Path 60
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_131_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                              0.456     3.490
$techmap118242$auto$alumacc.cc:485:replace_alu$31298.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                        0.000     3.490
$techmap118242$auto$alumacc.cc:485:replace_alu$31298.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                         0.334     3.824
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                          0.355     4.179
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                         0.235     4.414
a_i_131_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                4.110     8.524
data arrival time                                                                                                                                                               8.524

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_131_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                  0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.524
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.244


#Path 61
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_7_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                              0.456     3.490
$techmap118242$auto$alumacc.cc:485:replace_alu$31298.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                        0.000     3.490
$techmap118242$auto$alumacc.cc:485:replace_alu$31298.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                         0.334     3.824
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                          0.355     4.179
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                         0.235     4.414
a_i_7_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                  4.110     8.524
data arrival time                                                                                                                                                               8.524

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_7_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                    0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.524
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.244


#Path 62
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_51_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                              0.456     3.490
$techmap118242$auto$alumacc.cc:485:replace_alu$31298.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                        0.000     3.490
$techmap118242$auto$alumacc.cc:485:replace_alu$31298.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                         0.334     3.824
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                          0.355     4.179
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                         0.235     4.414
a_i_51_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                 4.110     8.524
data arrival time                                                                                                                                                               8.524

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_51_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                   0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.524
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.244


#Path 63
Startpoint: grp_matrix_multiply_full_fu_8390.reg_var[58].reg_i[0].P[24] (pirdsp2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp225_reg_16697[4].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                     0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                 0.000     0.000
grp_matrix_multiply_full_fu_8390.reg_var[58].reg_i[0].CLK[0] (pirdsp2)                                                   0.846     0.846
grp_matrix_multiply_full_fu_8390.reg_var[58].reg_i[0].P[24] (pirdsp2) [clock-to-output]                                  0.882     1.728
$abc$122444$new_n13412_.in[0] (.names)                                                                                   3.910     5.638
$abc$122444$new_n13412_.out[0] (.names)                                                                                  0.068     5.706
$abc$122444$new_n13411_.in[1] (.names)                                                                                   0.718     6.424
$abc$122444$new_n13411_.out[0] (.names)                                                                                  0.235     6.659
$auto$maccmap.cc:240:synth$48606.DI[1].in[0] (.names)                                                                    0.318     6.977
$auto$maccmap.cc:240:synth$48606.DI[1].out[0] (.names)                                                                   0.235     7.212
$techmap117933$auto$maccmap.cc:240:synth$48606.slice[0].carry4_1st_full.CO[0].DI[1] (CARRY4)                             0.300     7.512
$techmap117933$auto$maccmap.cc:240:synth$48606.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.443     7.955
$techmap117934$auto$maccmap.cc:240:synth$48606.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     7.955
$techmap117934$auto$maccmap.cc:240:synth$48606.slice[1].carry4_full.CO[0].O[0] (CARRY4)                                  0.222     8.177
grp_matrix_multiply_full_fu_8390.tmp225_reg_16697[4].D[0] (FDRE)                                                         0.955     9.132
data arrival time                                                                                                                  9.132

clock ap_clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                     0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                 0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp225_reg_16697[4].C[0] (FDRE)                                                         0.846     0.846
clock uncertainty                                                                                                        0.000     0.846
cell setup time                                                                                                          0.045     0.891
data required time                                                                                                                 0.891
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 0.891
data arrival time                                                                                                                 -9.132
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -8.241


#Path 64
Startpoint: grp_matrix_multiply_full_fu_8390.A_217_V_load_reg_14087[6].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.reg_var[56].reg_i[0].C[7] (pirdsp2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_217_V_load_reg_14087[6].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.A_217_V_load_reg_14087[6].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$122444$new_n17796_.in[2] (.names)                                                                         0.750     1.936
$abc$122444$new_n17796_.out[0] (.names)                                                                        0.068     2.004
$abc$122444$new_n17793_.in[0] (.names)                                                                         0.469     2.473
$abc$122444$new_n17793_.out[0] (.names)                                                                        0.068     2.541
$abc$122444$new_n17801_.in[1] (.names)                                                                         0.425     2.966
$abc$122444$new_n17801_.out[0] (.names)                                                                        0.235     3.201
$auto$maccmap.cc:240:synth$53949.DI[7].in[0] (.names)                                                          0.429     3.630
$auto$maccmap.cc:240:synth$53949.DI[7].out[0] (.names)                                                         0.235     3.865
$techmap118205$auto$maccmap.cc:240:synth$53949.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     3.865
$techmap118205$auto$maccmap.cc:240:synth$53949.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.321
grp_matrix_multiply_full_fu_8390.reg_var[56].reg_i[0].C[7] (pirdsp2)                                           4.405     8.726
data arrival time                                                                                                        8.726

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.reg_var[56].reg_i[0].CLK[0] (pirdsp2)                                         0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -8.726
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.239


#Path 65
Startpoint: grp_matrix_multiply_full_fu_8390.tmp129_reg_16717[6].Q[0] (FDRE clocked by ap_clk)
Endpoint  : $auto$memory_bram.cc:1032:replace_memory$32154.B[24].DINBDIN[3] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp129_reg_16717[6].C[0] (FDRE)                                               0.846     0.846
grp_matrix_multiply_full_fu_8390.tmp129_reg_16717[6].Q[0] (FDRE) [clock-to-output]                             0.340     1.186
$abc$122444$new_n16541_.in[1] (.names)                                                                         0.400     1.586
$abc$122444$new_n16541_.out[0] (.names)                                                                        0.235     1.821
$auto$maccmap.cc:240:synth$49506.DI[7].in[1] (.names)                                                          1.713     3.534
$auto$maccmap.cc:240:synth$49506.DI[7].out[0] (.names)                                                         0.235     3.769
$techmap118130$auto$maccmap.cc:240:synth$49506.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.486     4.255
$techmap118130$auto$maccmap.cc:240:synth$49506.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.711
$auto$memory_bram.cc:1032:replace_memory$32154.B[24].DINBDIN[3] (RAMB18E2)                                     4.125     8.836
data arrival time                                                                                                        8.836

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
$auto$memory_bram.cc:1032:replace_memory$32154.B[24].CLKBWRCLK[0] (RAMB18E2)                                   0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.241     0.605
data required time                                                                                                       0.605
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.605
data arrival time                                                                                                       -8.836
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.231


#Path 66
Startpoint: grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter5_reg.Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp192_reg_16722[0].CE[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter5_reg.C[0] (FDRE)                       0.846     0.846
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter5_reg.Q[0] (FDRE) [clock-to-output]     0.340     1.186
$abc$122444$auto$rtlil.cc:2281:NotGate$122069.in[0] (.names)                                               6.580     7.766
$abc$122444$auto$rtlil.cc:2281:NotGate$122069.out[0] (.names)                                              0.235     8.001
grp_matrix_multiply_full_fu_8390.tmp192_reg_16722[0].CE[0] (FDRE)                                          0.943     8.944
data arrival time                                                                                                    8.944

clock ap_clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp192_reg_16722[0].C[0] (FDRE)                                           0.846     0.846
clock uncertainty                                                                                          0.000     0.846
cell setup time                                                                                           -0.109     0.737
data required time                                                                                                   0.737
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   0.737
data arrival time                                                                                                   -8.944
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -8.207


#Path 67
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_191_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                                                                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                                                                                                                               0.340     1.186
$abc$122444$new_n9490_.in[2] (.names)                                                                                                                                                        0.750     1.936
$abc$122444$new_n9490_.out[0] (.names)                                                                                                                                                       0.235     2.171
$abc$122444$new_n9488_.in[0] (.names)                                                                                                                                                        1.460     3.631
$abc$122444$new_n9488_.out[0] (.names)                                                                                                                                                       0.235     3.866
$abc$122444$flatten\a_i_191_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3176_EN[7:0]$3180[7].in[1] (.names)                        1.712     5.578
$abc$122444$flatten\a_i_191_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3176_EN[7:0]$3180[7].out[0] (.names)                       0.235     5.813
$abc$122444$auto$opt_dff.cc:242:make_patterns_logic$29024.in[0] (.names)                                                                                                                     0.220     6.033
$abc$122444$auto$opt_dff.cc:242:make_patterns_logic$29024.out[0] (.names)                                                                                                                    0.235     6.268
a_i_191_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2)                                                                                                                           2.328     8.596
data arrival time                                                                                                                                                                                      8.596

clock ap_clk (rise edge)                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                     0.000     0.000
a_i_191_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                         0.846     0.846
clock uncertainty                                                                                                                                                                            0.000     0.846
cell setup time                                                                                                                                                                             -0.443     0.403
data required time                                                                                                                                                                                     0.403
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                     0.403
data arrival time                                                                                                                                                                                     -8.596
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                      -8.193


#Path 68
Startpoint: tmp_12_reg_10881[6].Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_97_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                    0.000     0.000
tmp_12_reg_10881[6].C[0] (FDRE)                                                                                                                                                             0.846     0.846
tmp_12_reg_10881[6].Q[0] (FDRE) [clock-to-output]                                                                                                                                           0.340     1.186
$abc$122444$new_n9735_.in[0] (.names)                                                                                                                                                       1.200     2.386
$abc$122444$new_n9735_.out[0] (.names)                                                                                                                                                      0.235     2.621
$abc$122444$new_n9762_.in[0] (.names)                                                                                                                                                       0.318     2.939
$abc$122444$new_n9762_.out[0] (.names)                                                                                                                                                      0.235     3.174
$abc$122444$flatten\a_i_97_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3176_EN[7:0]$3180[7].in[0] (.names)                        1.270     4.444
$abc$122444$flatten\a_i_97_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3176_EN[7:0]$3180[7].out[0] (.names)                       0.235     4.679
a_i_97_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2)                                                                                                                             3.823     8.502
data arrival time                                                                                                                                                                                     8.502

clock ap_clk (rise edge)                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                    0.000     0.000
a_i_97_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                         0.846     0.846
clock uncertainty                                                                                                                                                                           0.000     0.846
cell setup time                                                                                                                                                                            -0.532     0.314
data required time                                                                                                                                                                                    0.314
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    0.314
data arrival time                                                                                                                                                                                    -8.502
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -8.188


#Path 69
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                              0.456     3.490
$techmap118242$auto$alumacc.cc:485:replace_alu$31298.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                        0.000     3.490
$techmap118242$auto$alumacc.cc:485:replace_alu$31298.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                         0.334     3.824
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                          0.355     4.179
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                         0.235     4.414
a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                 4.050     8.464
data arrival time                                                                                                                                                               8.464

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                   0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.464
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.184


#Path 70
Startpoint: grp_matrix_multiply_full_fu_8390.A_195_V_load_reg_11707[6].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.reg_var[13].reg_i[0].C[12] (pirdsp2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_195_V_load_reg_11707[6].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.A_195_V_load_reg_11707[6].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$122444$new_n16949_.in[1] (.names)                                                                         1.550     2.736
$abc$122444$new_n16949_.out[0] (.names)                                                                        0.235     2.971
$abc$122444$new_n16947_.in[0] (.names)                                                                         2.753     5.724
$abc$122444$new_n16947_.out[0] (.names)                                                                        0.068     5.792
$abc$122444$new_n16946_.in[2] (.names)                                                                         0.318     6.110
$abc$122444$new_n16946_.out[0] (.names)                                                                        0.235     6.345
$auto$maccmap.cc:240:synth$52193.DI[7].in[0] (.names)                                                          0.423     6.768
$auto$maccmap.cc:240:synth$52193.DI[7].out[0] (.names)                                                         0.235     7.003
$techmap118151$auto$maccmap.cc:240:synth$52193.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     7.003
$techmap118151$auto$maccmap.cc:240:synth$52193.slice[1].carry4_full.CO[0].O[0] (CARRY4)                        0.456     7.459
grp_matrix_multiply_full_fu_8390.reg_var[13].reg_i[0].C[12] (pirdsp2)                                          1.199     8.658
data arrival time                                                                                                        8.658

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.reg_var[13].reg_i[0].CLK[0] (pirdsp2)                                         0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -8.658
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.171


#Path 71
Startpoint: grp_matrix_multiply_full_fu_8390.B_249_V_load_reg_14392[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.reg_var[62].reg_i[0].C[6] (pirdsp2 clocked by ap_clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                                      0.000     0.000
grp_matrix_multiply_full_fu_8390.B_249_V_load_reg_14392[2].C[0] (FDRE)                                        0.846     0.846
grp_matrix_multiply_full_fu_8390.B_249_V_load_reg_14392[2].Q[0] (FDRE) [clock-to-output]                      0.340     1.186
$abc$122444$new_n13517_.in[2] (.names)                                                                        3.150     4.336
$abc$122444$new_n13517_.out[0] (.names)                                                                       0.068     4.404
$abc$122444$new_n13515_.in[4] (.names)                                                                        0.431     4.835
$abc$122444$new_n13515_.out[0] (.names)                                                                       0.235     5.070
$abc$122444$new_n13514_.in[1] (.names)                                                                        0.462     5.532
$abc$122444$new_n13514_.out[0] (.names)                                                                       0.235     5.767
$auto$maccmap.cc:240:synth$51738.S[5].in[1] (.names)                                                          0.318     6.085
$auto$maccmap.cc:240:synth$51738.S[5].out[0] (.names)                                                         0.235     6.320
$techmap117940$auto$maccmap.cc:240:synth$51738.slice[1].carry4_full.CO[0].S[1] (CARRY4)                       0.380     6.700
$techmap117940$auto$maccmap.cc:240:synth$51738.slice[1].carry4_full.CO[0].O[2] (CARRY4)                       0.558     7.258
grp_matrix_multiply_full_fu_8390.reg_var[62].reg_i[0].C[6] (pirdsp2)                                          1.389     8.647
data arrival time                                                                                                       8.647

clock ap_clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                                      0.000     0.000
grp_matrix_multiply_full_fu_8390.reg_var[62].reg_i[0].CLK[0] (pirdsp2)                                        0.846     0.846
clock uncertainty                                                                                             0.000     0.846
cell setup time                                                                                              -0.359     0.487
data required time                                                                                                      0.487
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.487
data arrival time                                                                                                      -8.647
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -8.160


#Path 72
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_3_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_3_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2)                                                                                                  4.341     8.435
data arrival time                                                                                                                                                               8.435

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_3_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                    0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.435
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.155


#Path 73
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_27_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_27_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2)                                                                                                 4.341     8.435
data arrival time                                                                                                                                                               8.435

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_27_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                   0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.435
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.155


#Path 74
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_33_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_33_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2)                                                                                                 4.341     8.435
data arrival time                                                                                                                                                               8.435

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_33_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                   0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.435
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.155


#Path 75
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_3_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_3_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2)                                                                                                  4.341     8.435
data arrival time                                                                                                                                                               8.435

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_3_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                    0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.435
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.155


#Path 76
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_35_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_35_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2)                                                                                                 4.341     8.435
data arrival time                                                                                                                                                               8.435

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_35_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                   0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.435
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.155


#Path 77
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_193_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_193_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2)                                                                                                4.341     8.435
data arrival time                                                                                                                                                               8.435

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_193_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                  0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.435
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.155


#Path 78
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_161_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_161_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2)                                                                                                4.341     8.435
data arrival time                                                                                                                                                               8.435

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_161_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                  0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.435
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.155


#Path 79
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_193_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_193_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2)                                                                                                4.341     8.435
data arrival time                                                                                                                                                               8.435

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_193_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                  0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.435
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.155


#Path 80
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2)                                                                                                 4.341     8.435
data arrival time                                                                                                                                                               8.435

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                   0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.435
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.155


#Path 81
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2)                                                                                                 4.341     8.435
data arrival time                                                                                                                                                               8.435

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                   0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.435
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.155


#Path 82
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_5_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_5_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2)                                                                                                  4.341     8.435
data arrival time                                                                                                                                                               8.435

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_5_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                    0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.435
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.155


#Path 83
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_179_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_179_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2)                                                                                                4.341     8.435
data arrival time                                                                                                                                                               8.435

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_179_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                  0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.435
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.155


#Path 84
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_67_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_67_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2)                                                                                                 4.341     8.435
data arrival time                                                                                                                                                               8.435

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_67_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                   0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.435
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.155


#Path 85
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_7_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_7_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2)                                                                                                  4.341     8.435
data arrival time                                                                                                                                                               8.435

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_7_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                    0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.435
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.155


#Path 86
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_179_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_179_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2)                                                                                                4.341     8.435
data arrival time                                                                                                                                                               8.435

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_179_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                  0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.435
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.155


#Path 87
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_161_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_161_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2)                                                                                                4.341     8.435
data arrival time                                                                                                                                                               8.435

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_161_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                  0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.435
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.155


#Path 88
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_25_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_25_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2)                                                                                                 4.341     8.435
data arrival time                                                                                                                                                               8.435

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_25_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                   0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.435
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.155


#Path 89
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_13_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_13_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2)                                                                                                 4.341     8.435
data arrival time                                                                                                                                                               8.435

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_13_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                   0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.435
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.155


#Path 90
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_51_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_51_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2)                                                                                                 4.341     8.435
data arrival time                                                                                                                                                               8.435

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_51_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                   0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.435
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.155


#Path 91
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_195_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_195_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2)                                                                                                4.341     8.435
data arrival time                                                                                                                                                               8.435

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_195_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                  0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.435
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.155


#Path 92
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_195_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_195_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2)                                                                                                4.341     8.435
data arrival time                                                                                                                                                               8.435

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_195_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                  0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.435
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.155


#Path 93
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2)                                                                                                 4.341     8.435
data arrival time                                                                                                                                                               8.435

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                   0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.435
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.155


#Path 94
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_225_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_225_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2)                                                                                                4.341     8.435
data arrival time                                                                                                                                                               8.435

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_225_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                  0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.435
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.155


#Path 95
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_227_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_227_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2)                                                                                                4.341     8.435
data arrival time                                                                                                                                                               8.435

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_227_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                  0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.435
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.155


#Path 96
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_227_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_227_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[5] (RAMB18E2)                                                                                                4.341     8.435
data arrival time                                                                                                                                                               8.435

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_227_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                  0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.435
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.155


#Path 97
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_241_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_241_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2)                                                                                                4.341     8.435
data arrival time                                                                                                                                                               8.435

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_241_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                  0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.435
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.155


#Path 98
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_207_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                     0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                                                                                                                 0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                                                                                                                               0.340     1.186
$abc$122444$new_n9490_.in[2] (.names)                                                                                                                                                        0.750     1.936
$abc$122444$new_n9490_.out[0] (.names)                                                                                                                                                       0.235     2.171
$abc$122444$new_n9488_.in[0] (.names)                                                                                                                                                        1.460     3.631
$abc$122444$new_n9488_.out[0] (.names)                                                                                                                                                       0.235     3.866
$abc$122444$flatten\a_i_207_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3176_EN[7:0]$3180[7].in[1] (.names)                        2.232     6.098
$abc$122444$flatten\a_i_207_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM/matrix_multiply_tdEe.v:33$3176_EN[7:0]$3180[7].out[0] (.names)                       0.235     6.333
$abc$122444$auto$opt_dff.cc:242:make_patterns_logic$28934.in[0] (.names)                                                                                                                     0.110     6.443
$abc$122444$auto$opt_dff.cc:242:make_patterns_logic$28934.out[0] (.names)                                                                                                                    0.235     6.678
a_i_207_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2)                                                                                                                           1.868     8.546
data arrival time                                                                                                                                                                                      8.546

clock ap_clk (rise edge)                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                     0.000     0.000
a_i_207_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                         0.846     0.846
clock uncertainty                                                                                                                                                                            0.000     0.846
cell setup time                                                                                                                                                                             -0.443     0.403
data required time                                                                                                                                                                                     0.403
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                     0.403
data arrival time                                                                                                                                                                                     -8.546
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                      -8.143


#Path 99
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_51_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                                                                     0.486     3.520
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].in[4] (.names)                                                                                                          0.339     3.859
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2].out[0] (.names)                                                                                                         0.235     4.094
a_i_51_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[5] (RAMB18E2)                                                                                                 4.321     8.415
data arrival time                                                                                                                                                               8.415

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_51_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                   0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.415
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.135


#Path 100
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_97_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                     0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.in[0] (.names)                        0.110     1.296
$abc$122444$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM/matrix_multiply_full_pirdsp.v:6398$83_Y.out[0] (.names)                       0.235     1.531
$abc$122444$new_n9008_.in[1] (.names)                                                                                                                                 0.260     1.791
$abc$122444$new_n9008_.out[0] (.names)                                                                                                                                0.235     2.026
$auto$alumacc.cc:485:replace_alu$31298.S[0].in[0] (.names)                                                                                                            0.428     2.454
$auto$alumacc.cc:485:replace_alu$31298.S[0].out[0] (.names)                                                                                                           0.235     2.689
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                               0.110     2.799
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                              0.235     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                    0.000     3.034
$techmap118241$auto$alumacc.cc:485:replace_alu$31298.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                              0.456     3.490
$techmap118242$auto$alumacc.cc:485:replace_alu$31298.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                        0.000     3.490
$techmap118242$auto$alumacc.cc:485:replace_alu$31298.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                         0.334     3.824
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                          0.355     4.179
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                         0.235     4.414
a_i_97_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                 4.000     8.414
data arrival time                                                                                                                                                               8.414

clock ap_clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
a_i_97_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                   0.846     0.846
clock uncertainty                                                                                                                                                     0.000     0.846
cell setup time                                                                                                                                                      -0.566     0.280
data required time                                                                                                                                                              0.280
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              0.280
data arrival time                                                                                                                                                              -8.414
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -8.134


#End of timing report
