---
title: "Parallel sparse LU decomposition using FPGA with an efficient cache architecture"
collection: publications
permalink: /publication/2017-01-01-Parallel-sparse-LU-decomposition-using-FPGA-with-an-efficient-cache-architecture
date: 2017-01-01
venue: 'In the proceedings of 2017 IEEE 12th International Conference on ASIC (ASICON)'
citation: ' Xiang Ge,  Hengliang Zhu,  Fan Yang,  Lingli Wang,  Xuan Zeng, &quot;Parallel sparse LU decomposition using FPGA with an efficient cache architecture.&quot; In the proceedings of 2017 IEEE 12th International Conference on ASIC (ASICON), 2017.'
---
Use [Google Scholar](https://scholar.google.com/scholar?q=Parallel+sparse+LU+decomposition+using+FPGA+with+an+efficient+cache+architecture){:target="_blank"} for full citation