FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Copyright 2014 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
/* bench 3502.4.0 ff846e08288d */
/* bench 3502.4.1 456ab2469ab7 */
/* bench 3502.4.2 e102fdbbb883 */
/* bench 3502.4.3 ceafc7fa3fee */
/* bench 3502.4.4 49a4df01f535 */
/* bench 3502.4.5 1f74ec39af12 */
/* bench 3502.4.6 1f4e7661c3cc */
/* bench 3502.4.7 831f3820a976 */
/* bench 3502.4.8 f2f0389d28d7 */
/* bench 3502.4.9 0a1591e2e1f0 */
/* bench 3502.4.10 4e641bd532e0 */
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 */

#ifndef __AMDGPU_PLL_H__
#define __AMDGPU_PLL_H__

void amdgpu_pll_compute(struct amdgpu_pll *pll,
			 u32 freq,
			 u32 *dot_clock_p,
			 u32 *fb_div_p,
			 u32 *frac_fb_div_p,
			 u32 *ref_div_p,
			 u32 *post_div_p);
u32 amdgpu_pll_get_use_mask(struct drm_crtc *crtc);
/* bench 5178.0.0 f2ac1d846d60 */
/* bench 5178.0.1 fa2e751b41c4 */
/* bench 5178.0.2 e6593781b252 */
/* bench 5178.0.3 e95c623c5bce */
/* bench 5178.0.4 c372a2dfb082 */
/* bench 5178.0.5 0c4cb83f9c05 */
/* bench 5178.0.6 c118febaee1b */
/* bench 5178.0.7 3cd53de0e413 */
int amdgpu_pll_get_shared_nondp_ppll(struct drm_crtc *crtc);

#endif
