Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Dec 29 19:59:09 2022
| Host         : DESKTOP-42NSTD8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file final_timing_summary_routed.rpt -pb final_timing_summary_routed.pb -rpx final_timing_summary_routed.rpx -warn_on_violation
| Design       : final
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    25          
TIMING-18  Warning           Missing input or output delay  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (101)
5. checking no_input_delay (8)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (101)
--------------------------------------------------
 There are 101 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.443        0.000                      0                  640        0.067        0.000                      0                  640        3.750        0.000                       0                  1201  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.443        0.000                      0                  640        0.067        0.000                      0                  640        3.750        0.000                       0                  1201  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 b_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.576ns  (logic 3.085ns (32.217%)  route 6.491ns (67.783%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        1.569     5.121    clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  b_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.419     5.540 r  b_y_reg[2]/Q
                         net (fo=37, routed)          1.400     6.940    ram0/Q[2]
    SLICE_X11Y19         LUT4 (Prop_lut4_I1_O)        0.327     7.267 r  ram0/data_o11_in0__0_carry_i_1/O
                         net (fo=14, routed)          0.861     8.127    ram0/data_o4[5]
    SLICE_X4Y14          LUT2 (Prop_lut2_I1_O)        0.332     8.459 r  ram0/data_o12_in0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.459    ram0/data_o12_in0_carry__0_i_7_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.706 r  ram0/data_o12_in0_carry__0/O[0]
                         net (fo=1, routed)           0.587     9.293    ram0/p_0_out__1[5]
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.546     9.839 r  ram0/data_o12_in0__18_carry__0/O[0]
                         net (fo=87, routed)          1.047    10.886    ram0/RAM_reg_r4_461056_461119_3_5/ADDRC5
    SLICE_X10Y21         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    11.185 r  ram0/RAM_reg_r4_461056_461119_3_5/RAMC/O
                         net (fo=1, routed)           0.695    11.880    ram0/RAM_reg_r4_461056_461119_3_5_n_2
    SLICE_X11Y17         LUT5 (Prop_lut5_I4_O)        0.124    12.004 r  ram0/data_o[5]_i_31/O
                         net (fo=1, routed)           0.000    12.004    ram0/data_o[5]_i_31_n_0
    SLICE_X11Y17         MUXF7 (Prop_muxf7_I1_O)      0.245    12.249 r  ram0/data_o_reg[5]_i_18/O
                         net (fo=1, routed)           0.302    12.551    ram0/data_o_reg[5]_i_18_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I5_O)        0.298    12.849 r  ram0/data_o[5]_i_9/O
                         net (fo=1, routed)           0.934    13.783    ram0/data_o[5]_i_9_n_0
    SLICE_X5Y16          LUT5 (Prop_lut5_I0_O)        0.124    13.907 r  ram0/data_o[5]_i_3/O
                         net (fo=1, routed)           0.665    14.573    ram0/data_o[5]_i_3_n_0
    SLICE_X5Y16          LUT6 (Prop_lut6_I1_O)        0.124    14.697 r  ram0/data_o[5]_i_1/O
                         net (fo=1, routed)           0.000    14.697    ram0/p_1_in[5]
    SLICE_X5Y16          FDRE                                         r  ram0/data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        1.513    14.885    ram0/clk_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  ram0/data_o_reg[5]/C
                         clock pessimism              0.259    15.144    
                         clock uncertainty           -0.035    15.108    
    SLICE_X5Y16          FDRE (Setup_fdre_C_D)        0.031    15.139    ram0/data_o_reg[5]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -14.697    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 b_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.481ns  (logic 3.079ns (32.474%)  route 6.402ns (67.526%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        1.569     5.121    clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  b_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.419     5.540 r  b_y_reg[2]/Q
                         net (fo=37, routed)          1.400     6.940    ram0/Q[2]
    SLICE_X11Y19         LUT4 (Prop_lut4_I1_O)        0.327     7.267 r  ram0/data_o11_in0__0_carry_i_1/O
                         net (fo=14, routed)          0.861     8.127    ram0/data_o4[5]
    SLICE_X4Y14          LUT2 (Prop_lut2_I1_O)        0.332     8.459 r  ram0/data_o12_in0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.459    ram0/data_o12_in0_carry__0_i_7_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.706 r  ram0/data_o12_in0_carry__0/O[0]
                         net (fo=1, routed)           0.587     9.293    ram0/p_0_out__1[5]
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.546     9.839 r  ram0/data_o12_in0__18_carry__0/O[0]
                         net (fo=87, routed)          0.998    10.837    ram0/RAM_reg_r4_461184_461247_9_11/ADDRB5
    SLICE_X2Y24          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    11.136 r  ram0/RAM_reg_r4_461184_461247_9_11/RAMB/O
                         net (fo=1, routed)           1.244    12.380    ram0/RAM_reg_r4_461184_461247_9_11_n_1
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124    12.504 r  ram0/data_o[10]_i_34/O
                         net (fo=1, routed)           0.556    13.060    ram0/data_o[10]_i_34_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I0_O)        0.118    13.178 r  ram0/data_o[10]_i_20/O
                         net (fo=1, routed)           0.154    13.332    ram0/data_o[10]_i_20_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I5_O)        0.326    13.658 r  ram0/data_o[10]_i_9/O
                         net (fo=1, routed)           0.603    14.261    ram0/data_o5_out[10]
    SLICE_X4Y17          LUT6 (Prop_lut6_I4_O)        0.124    14.385 r  ram0/data_o[10]_i_3/O
                         net (fo=1, routed)           0.000    14.385    ram0/data_o[10]_i_3_n_0
    SLICE_X4Y17          MUXF7 (Prop_muxf7_I1_O)      0.217    14.602 r  ram0/data_o_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    14.602    ram0/p_1_in[10]
    SLICE_X4Y17          FDRE                                         r  ram0/data_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        1.512    14.884    ram0/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  ram0/data_o_reg[10]/C
                         clock pessimism              0.259    15.143    
                         clock uncertainty           -0.035    15.107    
    SLICE_X4Y17          FDRE (Setup_fdre_C_D)        0.064    15.171    ram0/data_o_reg[10]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -14.602    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 b_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.256ns  (logic 3.057ns (33.028%)  route 6.199ns (66.972%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        1.569     5.121    clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  b_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.419     5.540 r  b_y_reg[2]/Q
                         net (fo=37, routed)          1.400     6.940    ram0/Q[2]
    SLICE_X11Y19         LUT4 (Prop_lut4_I1_O)        0.327     7.267 r  ram0/data_o11_in0__0_carry_i_1/O
                         net (fo=14, routed)          0.333     7.600    ram0/data_o4[5]
    SLICE_X11Y19         LUT5 (Prop_lut5_I0_O)        0.332     7.932 r  ram0/data_o11_in0__0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.932    ram0/data_o11_in0__0_carry_i_4_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.180 r  ram0/data_o11_in0__0_carry/O[2]
                         net (fo=1, routed)           0.583     8.762    ram0/p_0_out__0[5]
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.549     9.311 r  ram0/data_o11_in0__19_carry__0/O[0]
                         net (fo=87, routed)          0.953    10.265    ram0/RAM_reg_r5_460992_461055_0_2/ADDRC5
    SLICE_X14Y26         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    10.564 r  ram0/RAM_reg_r5_460992_461055_0_2/RAMC/O
                         net (fo=1, routed)           0.805    11.369    ram0/RAM_reg_r5_460992_461055_0_2_n_2
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.493 r  ram0/data_o[2]_i_41/O
                         net (fo=1, routed)           0.573    12.066    ram0/data_o[2]_i_41_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.190 r  ram0/data_o[2]_i_32/O
                         net (fo=1, routed)           0.000    12.190    ram0/data_o[2]_i_32_n_0
    SLICE_X13Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    12.402 r  ram0/data_o_reg[2]_i_16/O
                         net (fo=1, routed)           0.771    13.172    ram0/data_o_reg[2]_i_16_n_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I2_O)        0.299    13.471 r  ram0/data_o[2]_i_5/O
                         net (fo=1, routed)           0.781    14.253    ram0/data_o[2]_i_5_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124    14.377 r  ram0/data_o[2]_i_1/O
                         net (fo=1, routed)           0.000    14.377    ram0/p_1_in[2]
    SLICE_X7Y15          FDRE                                         r  ram0/data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        1.514    14.886    ram0/clk_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  ram0/data_o_reg[2]/C
                         clock pessimism              0.259    15.145    
                         clock uncertainty           -0.035    15.109    
    SLICE_X7Y15          FDRE (Setup_fdre_C_D)        0.029    15.138    ram0/data_o_reg[2]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -14.377    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 b_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.152ns  (logic 3.053ns (33.361%)  route 6.099ns (66.639%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        1.569     5.121    clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  b_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.419     5.540 r  b_y_reg[2]/Q
                         net (fo=37, routed)          1.400     6.940    ram0/Q[2]
    SLICE_X11Y19         LUT4 (Prop_lut4_I1_O)        0.327     7.267 r  ram0/data_o11_in0__0_carry_i_1/O
                         net (fo=14, routed)          0.861     8.127    ram0/data_o4[5]
    SLICE_X4Y14          LUT2 (Prop_lut2_I1_O)        0.332     8.459 r  ram0/data_o12_in0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.459    ram0/data_o12_in0_carry__0_i_7_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.706 r  ram0/data_o12_in0_carry__0/O[0]
                         net (fo=1, routed)           0.587     9.293    ram0/p_0_out__1[5]
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.546     9.839 r  ram0/data_o12_in0__18_carry__0/O[0]
                         net (fo=87, routed)          1.087    10.926    ram0/RAM_reg_r4_460800_460863_0_2/ADDRB5
    SLICE_X8Y22          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    11.225 r  ram0/RAM_reg_r4_460800_460863_0_2/RAMB/O
                         net (fo=1, routed)           0.865    12.091    ram0/RAM_reg_r4_460800_460863_0_2_n_1
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.124    12.215 r  ram0/data_o[1]_i_33/O
                         net (fo=1, routed)           0.000    12.215    ram0/data_o[1]_i_33_n_0
    SLICE_X9Y18          MUXF7 (Prop_muxf7_I0_O)      0.212    12.427 r  ram0/data_o_reg[1]_i_17/O
                         net (fo=1, routed)           0.299    12.726    ram0/data_o_reg[1]_i_17_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I5_O)        0.299    13.025 r  ram0/data_o[1]_i_7/O
                         net (fo=1, routed)           0.563    13.588    ram0/data_o5_out[1]
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.712 r  ram0/data_o[1]_i_2/O
                         net (fo=1, routed)           0.436    14.148    ram0/data_o[1]_i_2_n_0
    SLICE_X11Y15         LUT6 (Prop_lut6_I0_O)        0.124    14.272 r  ram0/data_o[1]_i_1/O
                         net (fo=1, routed)           0.000    14.272    ram0/p_1_in[1]
    SLICE_X11Y15         FDRE                                         r  ram0/data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        1.448    14.820    ram0/clk_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  ram0/data_o_reg[1]/C
                         clock pessimism              0.259    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X11Y15         FDRE (Setup_fdre_C_D)        0.029    15.072    ram0/data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -14.272    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 b_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.093ns  (logic 3.528ns (38.798%)  route 5.565ns (61.202%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        1.569     5.121    clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  b_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.419     5.540 r  b_y_reg[2]/Q
                         net (fo=37, routed)          1.400     6.940    ram0/Q[2]
    SLICE_X11Y19         LUT4 (Prop_lut4_I1_O)        0.327     7.267 r  ram0/data_o11_in0__0_carry_i_1/O
                         net (fo=14, routed)          0.861     8.127    ram0/data_o4[5]
    SLICE_X4Y14          LUT2 (Prop_lut2_I1_O)        0.332     8.459 r  ram0/data_o12_in0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.459    ram0/data_o12_in0_carry__0_i_7_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.991 r  ram0/data_o12_in0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.991    ram0/data_o12_in0_carry__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.262 f  ram0/data_o12_in0__18_carry__1_i_1/CO[0]
                         net (fo=3, routed)           0.677     9.939    ram0/data_o12_in0__18_carry__1_i_1_n_3
    SLICE_X5Y15          LUT1 (Prop_lut1_I0_O)        0.373    10.312 r  ram0/data_o12_in0__18_carry__1_i_2/O
                         net (fo=1, routed)           0.000    10.312    ram0/p_0_out__1[9]
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.862 f  ram0/data_o12_in0__18_carry__1/CO[3]
                         net (fo=10, routed)          0.957    11.819    ram0/data_o12_in[12]
    SLICE_X4Y16          LUT4 (Prop_lut4_I2_O)        0.124    11.943 f  ram0/data_o[3]_i_23/O
                         net (fo=2, routed)           0.604    12.547    ram0/data_o[3]_i_23_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.124    12.671 f  ram0/data_o[3]_i_10/O
                         net (fo=1, routed)           0.444    13.115    ram0/data_o[3]_i_10_n_0
    SLICE_X4Y16          LUT5 (Prop_lut5_I1_O)        0.150    13.265 r  ram0/data_o[3]_i_3/O
                         net (fo=1, routed)           0.624    13.888    ram0/data_o[3]_i_3_n_0
    SLICE_X5Y16          LUT6 (Prop_lut6_I1_O)        0.326    14.214 r  ram0/data_o[3]_i_1/O
                         net (fo=1, routed)           0.000    14.214    ram0/p_1_in[3]
    SLICE_X5Y16          FDRE                                         r  ram0/data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        1.513    14.885    ram0/clk_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  ram0/data_o_reg[3]/C
                         clock pessimism              0.259    15.144    
                         clock uncertainty           -0.035    15.108    
    SLICE_X5Y16          FDRE (Setup_fdre_C_D)        0.031    15.139    ram0/data_o_reg[3]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -14.214    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 b_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.049ns  (logic 3.530ns (39.009%)  route 5.519ns (60.991%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        1.569     5.121    clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  b_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.419     5.540 r  b_y_reg[2]/Q
                         net (fo=37, routed)          1.400     6.940    ram0/Q[2]
    SLICE_X11Y19         LUT4 (Prop_lut4_I1_O)        0.327     7.267 r  ram0/data_o11_in0__0_carry_i_1/O
                         net (fo=14, routed)          0.861     8.127    ram0/data_o4[5]
    SLICE_X4Y14          LUT2 (Prop_lut2_I1_O)        0.332     8.459 r  ram0/data_o12_in0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.459    ram0/data_o12_in0_carry__0_i_7_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.991 r  ram0/data_o12_in0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.991    ram0/data_o12_in0_carry__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.262 f  ram0/data_o12_in0__18_carry__1_i_1/CO[0]
                         net (fo=3, routed)           0.677     9.939    ram0/data_o12_in0__18_carry__1_i_1_n_3
    SLICE_X5Y15          LUT1 (Prop_lut1_I0_O)        0.373    10.312 r  ram0/data_o12_in0__18_carry__1_i_2/O
                         net (fo=1, routed)           0.000    10.312    ram0/p_0_out__1[9]
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.862 f  ram0/data_o12_in0__18_carry__1/CO[3]
                         net (fo=10, routed)          1.155    12.017    ram0/data_o12_in[12]
    SLICE_X5Y16          LUT2 (Prop_lut2_I1_O)        0.152    12.169 r  ram0/data_o[11]_i_21/O
                         net (fo=4, routed)           0.592    12.761    ram0/data_o[11]_i_21_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I2_O)        0.326    13.087 f  ram0/data_o[8]_i_7/O
                         net (fo=1, routed)           0.298    13.385    ram0/data_o[8]_i_7_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I4_O)        0.124    13.509 r  ram0/data_o[8]_i_2/O
                         net (fo=1, routed)           0.537    14.046    ram0/data_o[8]_i_2_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124    14.170 r  ram0/data_o[8]_i_1/O
                         net (fo=1, routed)           0.000    14.170    ram0/p_1_in[8]
    SLICE_X7Y18          FDRE                                         r  ram0/data_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        1.510    14.882    ram0/clk_IBUF_BUFG
    SLICE_X7Y18          FDRE                                         r  ram0/data_o_reg[8]/C
                         clock pessimism              0.259    15.141    
                         clock uncertainty           -0.035    15.105    
    SLICE_X7Y18          FDRE (Setup_fdre_C_D)        0.029    15.134    ram0/data_o_reg[8]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -14.170    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 b_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.000ns  (logic 2.666ns (29.622%)  route 6.334ns (70.378%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4 RAMD64E=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        1.569     5.121    clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  b_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.419     5.540 r  b_y_reg[2]/Q
                         net (fo=37, routed)          1.400     6.940    ram0/Q[2]
    SLICE_X11Y19         LUT4 (Prop_lut4_I1_O)        0.327     7.267 r  ram0/data_o11_in0__0_carry_i_1/O
                         net (fo=14, routed)          0.708     7.975    ram0/data_o4[5]
    SLICE_X11Y12         LUT2 (Prop_lut2_I0_O)        0.332     8.307 r  ram0/data_o14_in0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.307    ram0/data_o14_in0_carry__0_i_5_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.554 r  ram0/data_o14_in0_carry__0/O[0]
                         net (fo=1, routed)           0.474     9.027    ram0/p_0_out__2[5]
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.546     9.573 r  ram0/data_o14_in0__18_carry__0/O[0]
                         net (fo=87, routed)          1.122    10.696    ram0/RAM_reg_r1_461696_461759_9_11/ADDRA5
    SLICE_X2Y17          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    10.995 r  ram0/RAM_reg_r1_461696_461759_9_11/RAMA/O
                         net (fo=1, routed)           0.989    11.984    ram0/RAM_reg_r1_461696_461759_9_11_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.124    12.108 r  ram0/data_o[9]_i_20/O
                         net (fo=1, routed)           0.442    12.550    ram0/data_o[9]_i_20_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I3_O)        0.124    12.674 r  ram0/data_o[9]_i_10/O
                         net (fo=1, routed)           0.433    13.107    ram0/data_o[9]_i_10_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124    13.231 r  ram0/data_o[9]_i_3/O
                         net (fo=1, routed)           0.766    13.997    ram0/data_o[9]_i_3_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.124    14.121 r  ram0/data_o[9]_i_1/O
                         net (fo=1, routed)           0.000    14.121    ram0/p_1_in[9]
    SLICE_X7Y16          FDRE                                         r  ram0/data_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        1.513    14.885    ram0/clk_IBUF_BUFG
    SLICE_X7Y16          FDRE                                         r  ram0/data_o_reg[9]/C
                         clock pessimism              0.259    15.144    
                         clock uncertainty           -0.035    15.108    
    SLICE_X7Y16          FDRE (Setup_fdre_C_D)        0.029    15.137    ram0/data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -14.121    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 b_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.998ns  (logic 2.666ns (29.630%)  route 6.332ns (70.370%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        1.569     5.121    clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  b_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.419     5.540 r  b_y_reg[2]/Q
                         net (fo=37, routed)          1.400     6.940    ram0/Q[2]
    SLICE_X11Y19         LUT4 (Prop_lut4_I1_O)        0.327     7.267 r  ram0/data_o11_in0__0_carry_i_1/O
                         net (fo=14, routed)          0.861     8.127    ram0/data_o4[5]
    SLICE_X4Y14          LUT2 (Prop_lut2_I1_O)        0.332     8.459 r  ram0/data_o12_in0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.459    ram0/data_o12_in0_carry__0_i_7_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.706 r  ram0/data_o12_in0_carry__0/O[0]
                         net (fo=1, routed)           0.587     9.293    ram0/p_0_out__1[5]
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.546     9.839 r  ram0/data_o12_in0__18_carry__0/O[0]
                         net (fo=87, routed)          0.783    10.622    ram0/RAM_reg_r4_461696_461759_0_2/ADDRA5
    SLICE_X6Y19          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    10.921 r  ram0/RAM_reg_r4_461696_461759_0_2/RAMA/O
                         net (fo=1, routed)           0.939    11.860    ram0/RAM_reg_r4_461696_461759_0_2_n_0
    SLICE_X7Y17          LUT5 (Prop_lut5_I0_O)        0.124    11.984 f  ram0/data_o[0]_i_21/O
                         net (fo=1, routed)           0.405    12.389    ram0/data_o[0]_i_21_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.124    12.513 r  ram0/data_o[0]_i_8/O
                         net (fo=1, routed)           0.575    13.089    ram0/data_o[0]_i_8_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.124    13.213 r  ram0/data_o[0]_i_2/O
                         net (fo=1, routed)           0.782    13.995    ram0/data_o[0]_i_2_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I0_O)        0.124    14.119 r  ram0/data_o[0]_i_1/O
                         net (fo=1, routed)           0.000    14.119    ram0/p_1_in[0]
    SLICE_X7Y15          FDRE                                         r  ram0/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        1.514    14.886    ram0/clk_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  ram0/data_o_reg[0]/C
                         clock pessimism              0.259    15.145    
                         clock uncertainty           -0.035    15.109    
    SLICE_X7Y15          FDRE (Setup_fdre_C_D)        0.031    15.140    ram0/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                         -14.119    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 b_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.878ns  (logic 3.530ns (39.762%)  route 5.348ns (60.238%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        1.569     5.121    clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  b_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.419     5.540 r  b_y_reg[2]/Q
                         net (fo=37, routed)          1.400     6.940    ram0/Q[2]
    SLICE_X11Y19         LUT4 (Prop_lut4_I1_O)        0.327     7.267 r  ram0/data_o11_in0__0_carry_i_1/O
                         net (fo=14, routed)          0.861     8.127    ram0/data_o4[5]
    SLICE_X4Y14          LUT2 (Prop_lut2_I1_O)        0.332     8.459 r  ram0/data_o12_in0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.459    ram0/data_o12_in0_carry__0_i_7_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.991 r  ram0/data_o12_in0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.991    ram0/data_o12_in0_carry__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.262 f  ram0/data_o12_in0__18_carry__1_i_1/CO[0]
                         net (fo=3, routed)           0.677     9.939    ram0/data_o12_in0__18_carry__1_i_1_n_3
    SLICE_X5Y15          LUT1 (Prop_lut1_I0_O)        0.373    10.312 r  ram0/data_o12_in0__18_carry__1_i_2/O
                         net (fo=1, routed)           0.000    10.312    ram0/p_0_out__1[9]
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.862 f  ram0/data_o12_in0__18_carry__1/CO[3]
                         net (fo=10, routed)          1.155    12.017    ram0/data_o12_in[12]
    SLICE_X5Y16          LUT2 (Prop_lut2_I1_O)        0.152    12.169 r  ram0/data_o[11]_i_21/O
                         net (fo=4, routed)           0.574    12.744    ram0/data_o[11]_i_21_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I5_O)        0.326    13.070 f  ram0/data_o[11]_i_8/O
                         net (fo=1, routed)           0.280    13.349    ram0/data_o[11]_i_8_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I4_O)        0.124    13.473 r  ram0/data_o[11]_i_2/O
                         net (fo=1, routed)           0.401    13.875    ram0/data_o[11]_i_2_n_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I0_O)        0.124    13.999 r  ram0/data_o[11]_i_1/O
                         net (fo=1, routed)           0.000    13.999    ram0/p_1_in[11]
    SLICE_X5Y18          FDRE                                         r  ram0/data_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        1.510    14.882    ram0/clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  ram0/data_o_reg[11]/C
                         clock pessimism              0.259    15.141    
                         clock uncertainty           -0.035    15.105    
    SLICE_X5Y18          FDRE (Setup_fdre_C_D)        0.029    15.134    ram0/data_o_reg[11]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -13.999    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 b_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.815ns  (logic 3.530ns (40.045%)  route 5.285ns (59.955%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        1.569     5.121    clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  b_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.419     5.540 r  b_y_reg[2]/Q
                         net (fo=37, routed)          1.400     6.940    ram0/Q[2]
    SLICE_X11Y19         LUT4 (Prop_lut4_I1_O)        0.327     7.267 r  ram0/data_o11_in0__0_carry_i_1/O
                         net (fo=14, routed)          0.861     8.127    ram0/data_o4[5]
    SLICE_X4Y14          LUT2 (Prop_lut2_I1_O)        0.332     8.459 r  ram0/data_o12_in0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.459    ram0/data_o12_in0_carry__0_i_7_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.991 r  ram0/data_o12_in0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.991    ram0/data_o12_in0_carry__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.262 f  ram0/data_o12_in0__18_carry__1_i_1/CO[0]
                         net (fo=3, routed)           0.677     9.939    ram0/data_o12_in0__18_carry__1_i_1_n_3
    SLICE_X5Y15          LUT1 (Prop_lut1_I0_O)        0.373    10.312 r  ram0/data_o12_in0__18_carry__1_i_2/O
                         net (fo=1, routed)           0.000    10.312    ram0/p_0_out__1[9]
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.862 f  ram0/data_o12_in0__18_carry__1/CO[3]
                         net (fo=10, routed)          1.155    12.017    ram0/data_o12_in[12]
    SLICE_X5Y16          LUT2 (Prop_lut2_I1_O)        0.152    12.169 r  ram0/data_o[11]_i_21/O
                         net (fo=4, routed)           0.337    12.506    ram0/data_o[11]_i_21_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.326    12.832 r  ram0/data_o[6]_i_9/O
                         net (fo=1, routed)           0.448    13.281    ram0/data_o[6]_i_9_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124    13.405 r  ram0/data_o[6]_i_2/O
                         net (fo=1, routed)           0.407    13.812    ram0/data_o[6]_i_2_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I0_O)        0.124    13.936 r  ram0/data_o[6]_i_1/O
                         net (fo=1, routed)           0.000    13.936    ram0/p_1_in[6]
    SLICE_X7Y15          FDRE                                         r  ram0/data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        1.514    14.886    ram0/clk_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  ram0/data_o_reg[6]/C
                         clock pessimism              0.259    15.145    
                         clock uncertainty           -0.035    15.109    
    SLICE_X7Y15          FDRE (Setup_fdre_C_D)        0.031    15.140    ram0/data_o_reg[6]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                         -13.936    
  -------------------------------------------------------------------
                         slack                                  1.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 snake_pos_x_reg[6][3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_x_reg[7][3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.958%)  route 0.236ns (59.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        0.565     1.478    clk_IBUF_BUFG
    SLICE_X38Y5          FDPE                                         r  snake_pos_x_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDPE (Prop_fdpe_C_Q)         0.164     1.642 r  snake_pos_x_reg[6][3]/Q
                         net (fo=2, routed)           0.236     1.879    snake_pos_x_reg[6][3]
    SLICE_X35Y4          FDPE                                         r  snake_pos_x_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        0.833     1.991    clk_IBUF_BUFG
    SLICE_X35Y4          FDPE                                         r  snake_pos_x_reg[7][3]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X35Y4          FDPE (Hold_fdpe_C_D)         0.070     1.811    snake_pos_x_reg[7][3]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 snake_pos_x_reg[7][4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_x_reg[8][4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        0.564     1.477    clk_IBUF_BUFG
    SLICE_X35Y4          FDPE                                         r  snake_pos_x_reg[7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDPE (Prop_fdpe_C_Q)         0.141     1.618 r  snake_pos_x_reg[7][4]/Q
                         net (fo=2, routed)           0.056     1.674    snake_pos_x_reg[7][4]
    SLICE_X35Y4          FDPE                                         r  snake_pos_x_reg[8][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        0.833     1.991    clk_IBUF_BUFG
    SLICE_X35Y4          FDPE                                         r  snake_pos_x_reg[8][4]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X35Y4          FDPE (Hold_fdpe_C_D)         0.071     1.548    snake_pos_x_reg[8][4]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 snake_pos_y_reg[4][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_y_reg[5][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.018%)  route 0.130ns (47.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        0.565     1.478    clk_IBUF_BUFG
    SLICE_X40Y4          FDCE                                         r  snake_pos_y_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  snake_pos_y_reg[4][2]/Q
                         net (fo=2, routed)           0.130     1.749    snake_pos_y_reg[4][2]
    SLICE_X39Y4          FDCE                                         r  snake_pos_y_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        0.834     1.992    clk_IBUF_BUFG
    SLICE_X39Y4          FDCE                                         r  snake_pos_y_reg[5][2]/C
                         clock pessimism             -0.479     1.513    
    SLICE_X39Y4          FDCE (Hold_fdce_C_D)         0.070     1.583    snake_pos_y_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 snake_pos_y_reg[4][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_y_reg[5][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.754%)  route 0.131ns (48.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        0.565     1.478    clk_IBUF_BUFG
    SLICE_X40Y3          FDCE                                         r  snake_pos_y_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  snake_pos_y_reg[4][4]/Q
                         net (fo=2, routed)           0.131     1.751    snake_pos_y_reg[4][4]
    SLICE_X39Y3          FDCE                                         r  snake_pos_y_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        0.834     1.992    clk_IBUF_BUFG
    SLICE_X39Y3          FDCE                                         r  snake_pos_y_reg[5][4]/C
                         clock pessimism             -0.479     1.513    
    SLICE_X39Y3          FDCE (Hold_fdce_C_D)         0.066     1.579    snake_pos_y_reg[5][4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 snake_pos_y_reg[6][3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_y_reg[7][3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.634%)  route 0.369ns (72.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        0.565     1.478    clk_IBUF_BUFG
    SLICE_X39Y3          FDPE                                         r  snake_pos_y_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDPE (Prop_fdpe_C_Q)         0.141     1.619 r  snake_pos_y_reg[6][3]/Q
                         net (fo=2, routed)           0.369     1.989    snake_pos_y_reg[6][3]
    SLICE_X34Y3          FDPE                                         r  snake_pos_y_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        0.833     1.991    clk_IBUF_BUFG
    SLICE_X34Y3          FDPE                                         r  snake_pos_y_reg[7][3]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X34Y3          FDPE (Hold_fdpe_C_D)         0.075     1.816    snake_pos_y_reg[7][3]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 snake_pos_y_reg[6][5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_y_reg[7][5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.128ns (28.158%)  route 0.327ns (71.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        0.565     1.478    clk_IBUF_BUFG
    SLICE_X39Y3          FDPE                                         r  snake_pos_y_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDPE (Prop_fdpe_C_Q)         0.128     1.606 r  snake_pos_y_reg[6][5]/Q
                         net (fo=2, routed)           0.327     1.933    snake_pos_y_reg[6][5]
    SLICE_X35Y3          FDPE                                         r  snake_pos_y_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        0.833     1.991    clk_IBUF_BUFG
    SLICE_X35Y3          FDPE                                         r  snake_pos_y_reg[7][5]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X35Y3          FDPE (Hold_fdpe_C_D)         0.017     1.758    snake_pos_y_reg[7][5]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ram0/data_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        0.564     1.477    ram0/clk_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  ram0/data_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ram0/data_o_reg[1]/Q
                         net (fo=1, routed)           0.116     1.735    data_out[1]
    SLICE_X11Y17         FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        0.830     1.988    clk_IBUF_BUFG
    SLICE_X11Y17         FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X11Y17         FDRE (Hold_fdre_C_D)         0.070     1.559    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 snake_pos_x_reg[3][1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_x_reg[4][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        0.565     1.478    clk_IBUF_BUFG
    SLICE_X41Y5          FDPE                                         r  snake_pos_x_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.619 r  snake_pos_x_reg[3][1]/Q
                         net (fo=2, routed)           0.122     1.742    snake_pos_x_reg[3][1]
    SLICE_X41Y4          FDCE                                         r  snake_pos_x_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        0.835     1.993    clk_IBUF_BUFG
    SLICE_X41Y4          FDCE                                         r  snake_pos_x_reg[4][1]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X41Y4          FDCE (Hold_fdce_C_D)         0.070     1.564    snake_pos_x_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 snake_pos_x_reg[2][4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_x_reg[3][4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        0.565     1.478    clk_IBUF_BUFG
    SLICE_X43Y6          FDPE                                         r  snake_pos_x_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDPE (Prop_fdpe_C_Q)         0.141     1.619 r  snake_pos_x_reg[2][4]/Q
                         net (fo=2, routed)           0.123     1.742    snake_pos_x_reg[2][4]
    SLICE_X43Y5          FDPE                                         r  snake_pos_x_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        0.835     1.993    clk_IBUF_BUFG
    SLICE_X43Y5          FDPE                                         r  snake_pos_x_reg[3][4]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X43Y5          FDPE (Hold_fdpe_C_D)         0.070     1.564    snake_pos_x_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ram0/data_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        0.589     1.502    ram0/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  ram0/data_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  ram0/data_o_reg[10]/Q
                         net (fo=1, routed)           0.121     1.765    data_out[10]
    SLICE_X4Y18          FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1200, routed)        0.857     2.015    clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X4Y18          FDRE (Hold_fdre_C_D)         0.070     1.585    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y14     b_x_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y14     b_x_reg[0]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y14    b_x_reg[0]_rep__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y14    b_x_reg[0]_rep__1/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y6      b_x_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y6      b_x_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y5      b_x_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y14     b_y_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y10     b_y_reg[1]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y15    ram0/RAM_reg_r1_460800_460863_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y15    ram0/RAM_reg_r1_460800_460863_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y15    ram0/RAM_reg_r1_460800_460863_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y15    ram0/RAM_reg_r1_460800_460863_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y15    ram0/RAM_reg_r1_460800_460863_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y15    ram0/RAM_reg_r1_460800_460863_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y15    ram0/RAM_reg_r1_460800_460863_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y15    ram0/RAM_reg_r1_460800_460863_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y14    ram0/RAM_reg_r1_460800_460863_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y14    ram0/RAM_reg_r1_460800_460863_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y15    ram0/RAM_reg_r1_460800_460863_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y15    ram0/RAM_reg_r1_460800_460863_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y15    ram0/RAM_reg_r1_460800_460863_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y15    ram0/RAM_reg_r1_460800_460863_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y15    ram0/RAM_reg_r1_460800_460863_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y15    ram0/RAM_reg_r1_460800_460863_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y15    ram0/RAM_reg_r1_460800_460863_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y15    ram0/RAM_reg_r1_460800_460863_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y14    ram0/RAM_reg_r1_460800_460863_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y14    ram0/RAM_reg_r1_460800_460863_3_5/RAMA/CLK



