<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PWM_v.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PWM_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PWM_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="PWM_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PWM_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PWM_v.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PWM_v.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PWM_v.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PWM_v.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PWM_v.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="PWM_v.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PWM_v.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PWM_v.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PWM_v_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PWM_v_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PWM_v_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RS_FF.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RS_FF.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="RS_FF.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RS_FF.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RS_FF_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RS_FF_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Signal_compare.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Signal_compare.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Signal_compare.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Signal_compare.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="compare_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="compare_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/PWM_v_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/PWM_v_synthesis.v"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1529055118" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1529055118">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1529069786" xil_pn:in_ck="3681332987452839423" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1529069786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PWM_tb.v"/>
      <outfile xil_pn:name="PWM_v.v"/>
      <outfile xil_pn:name="RS_FF.v"/>
      <outfile xil_pn:name="RS_FF_tb.v"/>
      <outfile xil_pn:name="Signal_compare.v"/>
      <outfile xil_pn:name="compare_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1529069492" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1261628404208991456" xil_pn:start_ts="1529069492">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529069492" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2661597294019795678" xil_pn:start_ts="1529069492">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529055118" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2597070761236577374" xil_pn:start_ts="1529055118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529069789" xil_pn:in_ck="3681332987452839423" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1529069789">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PWM_tb.v"/>
      <outfile xil_pn:name="PWM_v.v"/>
      <outfile xil_pn:name="RS_FF.v"/>
      <outfile xil_pn:name="RS_FF_tb.v"/>
      <outfile xil_pn:name="Signal_compare.v"/>
      <outfile xil_pn:name="compare_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1529069792" xil_pn:in_ck="3681332987452839423" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1414749433255441055" xil_pn:start_ts="1529069789">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PWM_tb_beh.prj"/>
      <outfile xil_pn:name="PWM_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1529069792" xil_pn:in_ck="391668156593368055" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5797159210362119810" xil_pn:start_ts="1529069792">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PWM_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1529057814" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1529057814">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1529057814" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2931585129252411298" xil_pn:start_ts="1529057814">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529057814" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2597070761236577374" xil_pn:start_ts="1529057814">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529057814" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1529057814">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529057814" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2408631656814606752" xil_pn:start_ts="1529057814">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529057814" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745293037926" xil_pn:start_ts="1529057814">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529057814" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7697067581889813400" xil_pn:start_ts="1529057814">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529069782" xil_pn:in_ck="-4675533491159972983" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-2696970016992109139" xil_pn:start_ts="1529069772">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PWM_v.lso"/>
      <outfile xil_pn:name="PWM_v.ngc"/>
      <outfile xil_pn:name="PWM_v.ngr"/>
      <outfile xil_pn:name="PWM_v.prj"/>
      <outfile xil_pn:name="PWM_v.stx"/>
      <outfile xil_pn:name="PWM_v.syr"/>
      <outfile xil_pn:name="PWM_v.xst"/>
      <outfile xil_pn:name="PWM_v_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1529058856" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4066557905350830667" xil_pn:start_ts="1529058856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529058860" xil_pn:in_ck="116323796609295" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="8835420777502255389" xil_pn:start_ts="1529058856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/PWM_v_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/PWM_v_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
