INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Codes/Verilog/universal_shift_register/universal_shift_register.srcs/sources_1/new/universal_shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module universal_shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Codes/Verilog/universal_shift_register/universal_shift_register.srcs/sim_1/new/universal_shift_register_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module universal_shift_register_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Codes/Verilog/universal_shift_register/universal_shift_register.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
