
*** Running xst
    with args -ifn "mojo_top_0.xst" -ofn "mojo_top_0.srp" -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/shifter_8.v" into library work
Parsing module <shifter_8>.
Analyzing Verilog file "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/multiply_9.v" into library work
Parsing module <multiply_9>.
Analyzing Verilog file "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/compare_7.v" into library work
Parsing module <compare_7>.
Analyzing Verilog file "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/boolean_6.v" into library work
Parsing module <boolean_6>.
Analyzing Verilog file "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/adder_5.v" into library work
Parsing module <adder_5>.
Analyzing Verilog file "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/alu_3.v" into library work
Parsing module <alu_3>.
Analyzing Verilog file "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/timer_2.v" into library work
Parsing module <timer_2>.
Analyzing Verilog file "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/testbench_4.v" into library work
Parsing module <testbench_4>.
Analyzing Verilog file "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <timer_2>.

Elaborating module <alu_3>.

Elaborating module <adder_5>.

Elaborating module <boolean_6>.

Elaborating module <compare_7>.

Elaborating module <shifter_8>.

Elaborating module <multiply_9>.
WARNING:HDLCompiler:1127 - "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 54: Assignment to M_alur_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 55: Assignment to M_alur_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 56: Assignment to M_alur_n ignored, since the identifier is never used

Elaborating module <testbench_4>.
WARNING:HDLCompiler:1127 - "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/testbench_4.v" Line 60: Assignment to M_alur_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/testbench_4.v" Line 61: Assignment to M_alur_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/testbench_4.v" Line 62: Assignment to M_alur_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/testbench_4.v" Line 65: Assignment to blink ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button<4:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 49: Output port <z> of the instance <alur> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 49: Output port <v> of the instance <alur> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 49: Output port <n> of the instance <alur> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <M_bReg_q>.
    Found 6-bit register for signal <M_opcode_q>.
    Found 2-bit register for signal <M_state_q>.
    Found 16-bit register for signal <M_aReg_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | M_reset_cond_out (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit 3-to-1 multiplexer for signal <io_led> created at line 88.
    Summary:
	inferred  38 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <timer_2>.
    Related source file is "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/timer_2.v".
    Found 26-bit register for signal <M_counter_q>.
    Found 26-bit adder for signal <M_counter_d> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <timer_2> synthesized.

Synthesizing Unit <alu_3>.
    Related source file is "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/alu_3.v".
    Found 16-bit 4-to-1 multiplexer for signal <alu> created at line 107.
    Summary:
	inferred   2 Multiplexer(s).
Unit <alu_3> synthesized.

Synthesizing Unit <adder_5>.
    Related source file is "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/adder_5.v".
    Found 16-bit subtractor for signal <a[15]_b[15]_sub_5_OUT> created at line 38.
    Found 16-bit adder for signal <a[15]_b[15]_add_3_OUT> created at line 38.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <adder_5> synthesized.

Synthesizing Unit <boolean_6>.
    Related source file is "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/boolean_6.v".
    Found 16-bit 14-to-1 multiplexer for signal <boole> created at line 19.
    Summary:
	inferred   1 Multiplexer(s).
Unit <boolean_6> synthesized.

Synthesizing Unit <compare_7>.
    Related source file is "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/compare_7.v".
    Found 16-bit 4-to-1 multiplexer for signal <comp> created at line 20.
    Summary:
	inferred   1 Multiplexer(s).
Unit <compare_7> synthesized.

Synthesizing Unit <shifter_8>.
    Related source file is "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/shifter_8.v".
    Found 16-bit shifter logical left for signal <a[15]_b[3]_shift_left_0_OUT> created at line 21
    Found 16-bit shifter logical right for signal <a[15]_b[3]_shift_right_1_OUT> created at line 24
    Found 16-bit shifter arithmetic right for signal <a[15]_b[3]_shift_right_2_OUT> created at line 27
    Found 16-bit 4-to-1 multiplexer for signal <shift> created at line 19.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shifter_8> synthesized.

Synthesizing Unit <multiply_9>.
    Related source file is "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/multiply_9.v".
    Found 16x16-bit multiplier for signal <n0006> created at line 18.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Multiplexer(s).
Unit <multiply_9> synthesized.

Synthesizing Unit <div_16u_16u>.
    Related source file is "".
    Found 32-bit adder for signal <n0956> created at line 0.
    Found 32-bit adder for signal <GND_11_o_b[15]_add_1_OUT> created at line 0.
    Found 31-bit adder for signal <n0960> created at line 0.
    Found 31-bit adder for signal <GND_11_o_b[15]_add_3_OUT> created at line 0.
    Found 30-bit adder for signal <n0964> created at line 0.
    Found 30-bit adder for signal <GND_11_o_b[15]_add_5_OUT> created at line 0.
    Found 29-bit adder for signal <n0968> created at line 0.
    Found 29-bit adder for signal <GND_11_o_b[15]_add_7_OUT> created at line 0.
    Found 28-bit adder for signal <n0972> created at line 0.
    Found 28-bit adder for signal <GND_11_o_b[15]_add_9_OUT> created at line 0.
    Found 27-bit adder for signal <n0976> created at line 0.
    Found 27-bit adder for signal <GND_11_o_b[15]_add_11_OUT> created at line 0.
    Found 26-bit adder for signal <n0980> created at line 0.
    Found 26-bit adder for signal <GND_11_o_b[15]_add_13_OUT> created at line 0.
    Found 25-bit adder for signal <n0984> created at line 0.
    Found 25-bit adder for signal <GND_11_o_b[15]_add_15_OUT> created at line 0.
    Found 24-bit adder for signal <n0988> created at line 0.
    Found 24-bit adder for signal <GND_11_o_b[15]_add_17_OUT> created at line 0.
    Found 23-bit adder for signal <n0992> created at line 0.
    Found 23-bit adder for signal <GND_11_o_b[15]_add_19_OUT> created at line 0.
    Found 22-bit adder for signal <n0996> created at line 0.
    Found 22-bit adder for signal <GND_11_o_b[15]_add_21_OUT> created at line 0.
    Found 21-bit adder for signal <n1000> created at line 0.
    Found 21-bit adder for signal <GND_11_o_b[15]_add_23_OUT> created at line 0.
    Found 20-bit adder for signal <n1004> created at line 0.
    Found 20-bit adder for signal <GND_11_o_b[15]_add_25_OUT> created at line 0.
    Found 19-bit adder for signal <n1008> created at line 0.
    Found 19-bit adder for signal <GND_11_o_b[15]_add_27_OUT> created at line 0.
    Found 18-bit adder for signal <n1012> created at line 0.
    Found 18-bit adder for signal <GND_11_o_b[15]_add_29_OUT> created at line 0.
    Found 17-bit adder for signal <n1016> created at line 0.
    Found 17-bit adder for signal <GND_11_o_b[15]_add_31_OUT> created at line 0.
    Found 32-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 241 Multiplexer(s).
Unit <div_16u_16u> synthesized.

Synthesizing Unit <testbench_4>.
    Related source file is "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/testbench_4.v".
INFO:Xst:3210 - "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/testbench_4.v" line 55: Output port <z> of the instance <alur> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/testbench_4.v" line 55: Output port <v> of the instance <alur> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/testbench_4.v" line 55: Output port <n> of the instance <alur> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <M_state_q>.
    Found finite state machine <FSM_1> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 26                                             |
    | Transitions        | 76                                             |
    | Inputs             | 16                                             |
    | Outputs            | 40                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit 24-to-1 multiplexer for signal <M_state_q[4]_GND_12_o_wide_mux_55_OUT> created at line 76.
    Summary:
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <testbench_4> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 16x16-bit multiplier                                  : 2
# Adders/Subtractors                                   : 67
 16-bit addsub                                         : 2
 17-bit adder                                          : 4
 18-bit adder                                          : 4
 19-bit adder                                          : 4
 20-bit adder                                          : 4
 21-bit adder                                          : 4
 22-bit adder                                          : 4
 23-bit adder                                          : 4
 24-bit adder                                          : 4
 25-bit adder                                          : 4
 26-bit adder                                          : 5
 27-bit adder                                          : 4
 28-bit adder                                          : 4
 29-bit adder                                          : 4
 30-bit adder                                          : 4
 31-bit adder                                          : 4
 32-bit adder                                          : 4
# Registers                                            : 5
 16-bit register                                       : 2
 26-bit register                                       : 1
 4-bit register                                        : 1
 6-bit register                                        : 1
# Comparators                                          : 34
 16-bit comparator lessequal                           : 2
 17-bit comparator lessequal                           : 2
 18-bit comparator lessequal                           : 2
 19-bit comparator lessequal                           : 2
 20-bit comparator lessequal                           : 2
 21-bit comparator lessequal                           : 2
 22-bit comparator lessequal                           : 2
 23-bit comparator lessequal                           : 2
 24-bit comparator lessequal                           : 2
 25-bit comparator lessequal                           : 2
 26-bit comparator lessequal                           : 2
 27-bit comparator lessequal                           : 2
 28-bit comparator lessequal                           : 2
 29-bit comparator lessequal                           : 2
 30-bit comparator lessequal                           : 2
 31-bit comparator lessequal                           : 2
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 506
 1-bit 2-to-1 multiplexer                              : 481
 16-bit 14-to-1 multiplexer                            : 2
 16-bit 2-to-1 multiplexer                             : 10
 16-bit 4-to-1 multiplexer                             : 6
 24-bit 2-to-1 multiplexer                             : 4
 24-bit 24-to-1 multiplexer                            : 1
 24-bit 3-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 6
 16-bit shifter arithmetic right                       : 2
 16-bit shifter logical left                           : 2
 16-bit shifter logical right                          : 2
# FSMs                                                 : 2
# Xors                                                 : 6
 1-bit xor2                                            : 2
 16-bit xor2                                           : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <timer_2>.
The following registers are absorbed into counter <M_counter_q>: 1 register on signal <M_counter_q>.
Unit <timer_2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 16x16-bit multiplier                                  : 2
# Adders/Subtractors                                   : 34
 16-bit adder carry in                                 : 32
 16-bit addsub                                         : 2
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 42
 Flip-Flops                                            : 42
# Comparators                                          : 34
 16-bit comparator lessequal                           : 2
 17-bit comparator lessequal                           : 2
 18-bit comparator lessequal                           : 2
 19-bit comparator lessequal                           : 2
 20-bit comparator lessequal                           : 2
 21-bit comparator lessequal                           : 2
 22-bit comparator lessequal                           : 2
 23-bit comparator lessequal                           : 2
 24-bit comparator lessequal                           : 2
 25-bit comparator lessequal                           : 2
 26-bit comparator lessequal                           : 2
 27-bit comparator lessequal                           : 2
 28-bit comparator lessequal                           : 2
 29-bit comparator lessequal                           : 2
 30-bit comparator lessequal                           : 2
 31-bit comparator lessequal                           : 2
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 506
 1-bit 2-to-1 multiplexer                              : 481
 16-bit 14-to-1 multiplexer                            : 2
 16-bit 2-to-1 multiplexer                             : 10
 16-bit 4-to-1 multiplexer                             : 6
 24-bit 2-to-1 multiplexer                             : 4
 24-bit 24-to-1 multiplexer                            : 1
 24-bit 3-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 6
 16-bit shifter arithmetic right                       : 2
 16-bit shifter logical left                           : 2
 16-bit shifter logical right                          : 2
# FSMs                                                 : 2
# Xors                                                 : 6
 1-bit xor2                                            : 2
 16-bit xor2                                           : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <M_state_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <test/FSM_1> on signal <M_state_q[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00100 | 00100
 00101 | 00101
 00110 | 00110
 00111 | 00111
 00001 | 00001
 00010 | 00010
 00011 | 00011
 01000 | 01000
 01001 | 01001
 01010 | 01010
 01011 | 01011
 01100 | 01100
 01101 | 01101
 01110 | 01110
 01111 | 01111
 10000 | 10000
 10011 | 10011
 10100 | 10100
 10101 | 10101
 10001 | 10001
 10010 | 10010
 10110 | 10110
 10111 | 10111
 11000 | 11000
 11001 | 11001
-------------------

Optimizing unit <mojo_top_0> ...

Optimizing unit <testbench_4> ...

Optimizing unit <alu_3> ...

Optimizing unit <boolean_6> ...

Optimizing unit <div_16u_16u> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 26.
FlipFlop test/M_state_q_FSM_FFd1 has been replicated 4 time(s)
FlipFlop test/M_state_q_FSM_FFd2 has been replicated 4 time(s)
FlipFlop test/M_state_q_FSM_FFd3 has been replicated 1 time(s)
FlipFlop test/M_state_q_FSM_FFd4 has been replicated 2 time(s)
FlipFlop test/M_state_q_FSM_FFd5 has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 88
 Flip-Flops                                            : 88

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)        | Load  |
-----------------------------------+------------------------------+-------+
clk                                | BUFGP                        | 71    |
tim/M_counter_q_25                 | NONE(test/M_state_q_FSM_FFd2)| 18    |
-----------------------------------+------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 52.010ns (Maximum Frequency: 19.227MHz)
   Minimum input arrival time before clock: 54.195ns
   Maximum output required time after clock: 67.072ns
   Maximum combinational path delay: 56.703ns

=========================================================================
