
Flight_Computer_Template.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000091a4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c0  08009378  08009378  0000a378  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009838  08009838  0000b084  2**0
                  CONTENTS
  4 .ARM          00000008  08009838  08009838  0000a838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009840  08009840  0000b084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009840  08009840  0000a840  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009844  08009844  0000a844  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  08009848  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000043c  20000084  080098cc  0000b084  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004c0  080098cc  0000b4c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b084  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015ffa  00000000  00000000  0000b0b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003353  00000000  00000000  000210ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001468  00000000  00000000  00024408  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ff7  00000000  00000000  00025870  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000257d2  00000000  00000000  00026867  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000195a3  00000000  00000000  0004c039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d9537  00000000  00000000  000655dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013eb13  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006238  00000000  00000000  0013eb58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009e  00000000  00000000  00144d90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000084 	.word	0x20000084
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800935c 	.word	0x0800935c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000088 	.word	0x20000088
 800020c:	0800935c 	.word	0x0800935c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2f>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b90:	bf24      	itt	cs
 8000b92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b9a:	d90d      	bls.n	8000bb8 <__aeabi_d2f+0x30>
 8000b9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ba0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ba4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ba8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bb0:	bf08      	it	eq
 8000bb2:	f020 0001 	biceq.w	r0, r0, #1
 8000bb6:	4770      	bx	lr
 8000bb8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bbc:	d121      	bne.n	8000c02 <__aeabi_d2f+0x7a>
 8000bbe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bc2:	bfbc      	itt	lt
 8000bc4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	4770      	bxlt	lr
 8000bca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bce:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bd2:	f1c2 0218 	rsb	r2, r2, #24
 8000bd6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bda:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bde:	fa20 f002 	lsr.w	r0, r0, r2
 8000be2:	bf18      	it	ne
 8000be4:	f040 0001 	orrne.w	r0, r0, #1
 8000be8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bf0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bf4:	ea40 000c 	orr.w	r0, r0, ip
 8000bf8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bfc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c00:	e7cc      	b.n	8000b9c <__aeabi_d2f+0x14>
 8000c02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c06:	d107      	bne.n	8000c18 <__aeabi_d2f+0x90>
 8000c08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c0c:	bf1e      	ittt	ne
 8000c0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c16:	4770      	bxne	lr
 8000c18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop

08000c28 <__aeabi_uldivmod>:
 8000c28:	b953      	cbnz	r3, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2a:	b94a      	cbnz	r2, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2c:	2900      	cmp	r1, #0
 8000c2e:	bf08      	it	eq
 8000c30:	2800      	cmpeq	r0, #0
 8000c32:	bf1c      	itt	ne
 8000c34:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c38:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c3c:	f000 b988 	b.w	8000f50 <__aeabi_idiv0>
 8000c40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c48:	f000 f806 	bl	8000c58 <__udivmoddi4>
 8000c4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c54:	b004      	add	sp, #16
 8000c56:	4770      	bx	lr

08000c58 <__udivmoddi4>:
 8000c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c5c:	9d08      	ldr	r5, [sp, #32]
 8000c5e:	468e      	mov	lr, r1
 8000c60:	4604      	mov	r4, r0
 8000c62:	4688      	mov	r8, r1
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d14a      	bne.n	8000cfe <__udivmoddi4+0xa6>
 8000c68:	428a      	cmp	r2, r1
 8000c6a:	4617      	mov	r7, r2
 8000c6c:	d962      	bls.n	8000d34 <__udivmoddi4+0xdc>
 8000c6e:	fab2 f682 	clz	r6, r2
 8000c72:	b14e      	cbz	r6, 8000c88 <__udivmoddi4+0x30>
 8000c74:	f1c6 0320 	rsb	r3, r6, #32
 8000c78:	fa01 f806 	lsl.w	r8, r1, r6
 8000c7c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c80:	40b7      	lsls	r7, r6
 8000c82:	ea43 0808 	orr.w	r8, r3, r8
 8000c86:	40b4      	lsls	r4, r6
 8000c88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c8c:	fa1f fc87 	uxth.w	ip, r7
 8000c90:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c94:	0c23      	lsrs	r3, r4, #16
 8000c96:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c9a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c9e:	fb01 f20c 	mul.w	r2, r1, ip
 8000ca2:	429a      	cmp	r2, r3
 8000ca4:	d909      	bls.n	8000cba <__udivmoddi4+0x62>
 8000ca6:	18fb      	adds	r3, r7, r3
 8000ca8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000cac:	f080 80ea 	bcs.w	8000e84 <__udivmoddi4+0x22c>
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	f240 80e7 	bls.w	8000e84 <__udivmoddi4+0x22c>
 8000cb6:	3902      	subs	r1, #2
 8000cb8:	443b      	add	r3, r7
 8000cba:	1a9a      	subs	r2, r3, r2
 8000cbc:	b2a3      	uxth	r3, r4
 8000cbe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cc2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cc6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cca:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cce:	459c      	cmp	ip, r3
 8000cd0:	d909      	bls.n	8000ce6 <__udivmoddi4+0x8e>
 8000cd2:	18fb      	adds	r3, r7, r3
 8000cd4:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000cd8:	f080 80d6 	bcs.w	8000e88 <__udivmoddi4+0x230>
 8000cdc:	459c      	cmp	ip, r3
 8000cde:	f240 80d3 	bls.w	8000e88 <__udivmoddi4+0x230>
 8000ce2:	443b      	add	r3, r7
 8000ce4:	3802      	subs	r0, #2
 8000ce6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cea:	eba3 030c 	sub.w	r3, r3, ip
 8000cee:	2100      	movs	r1, #0
 8000cf0:	b11d      	cbz	r5, 8000cfa <__udivmoddi4+0xa2>
 8000cf2:	40f3      	lsrs	r3, r6
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfe:	428b      	cmp	r3, r1
 8000d00:	d905      	bls.n	8000d0e <__udivmoddi4+0xb6>
 8000d02:	b10d      	cbz	r5, 8000d08 <__udivmoddi4+0xb0>
 8000d04:	e9c5 0100 	strd	r0, r1, [r5]
 8000d08:	2100      	movs	r1, #0
 8000d0a:	4608      	mov	r0, r1
 8000d0c:	e7f5      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000d0e:	fab3 f183 	clz	r1, r3
 8000d12:	2900      	cmp	r1, #0
 8000d14:	d146      	bne.n	8000da4 <__udivmoddi4+0x14c>
 8000d16:	4573      	cmp	r3, lr
 8000d18:	d302      	bcc.n	8000d20 <__udivmoddi4+0xc8>
 8000d1a:	4282      	cmp	r2, r0
 8000d1c:	f200 8105 	bhi.w	8000f2a <__udivmoddi4+0x2d2>
 8000d20:	1a84      	subs	r4, r0, r2
 8000d22:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d26:	2001      	movs	r0, #1
 8000d28:	4690      	mov	r8, r2
 8000d2a:	2d00      	cmp	r5, #0
 8000d2c:	d0e5      	beq.n	8000cfa <__udivmoddi4+0xa2>
 8000d2e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d32:	e7e2      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000d34:	2a00      	cmp	r2, #0
 8000d36:	f000 8090 	beq.w	8000e5a <__udivmoddi4+0x202>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	2e00      	cmp	r6, #0
 8000d40:	f040 80a4 	bne.w	8000e8c <__udivmoddi4+0x234>
 8000d44:	1a8a      	subs	r2, r1, r2
 8000d46:	0c03      	lsrs	r3, r0, #16
 8000d48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d4c:	b280      	uxth	r0, r0
 8000d4e:	b2bc      	uxth	r4, r7
 8000d50:	2101      	movs	r1, #1
 8000d52:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d56:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d5e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d62:	429a      	cmp	r2, r3
 8000d64:	d907      	bls.n	8000d76 <__udivmoddi4+0x11e>
 8000d66:	18fb      	adds	r3, r7, r3
 8000d68:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d6c:	d202      	bcs.n	8000d74 <__udivmoddi4+0x11c>
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	f200 80e0 	bhi.w	8000f34 <__udivmoddi4+0x2dc>
 8000d74:	46c4      	mov	ip, r8
 8000d76:	1a9b      	subs	r3, r3, r2
 8000d78:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d7c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d80:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d84:	fb02 f404 	mul.w	r4, r2, r4
 8000d88:	429c      	cmp	r4, r3
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x144>
 8000d8c:	18fb      	adds	r3, r7, r3
 8000d8e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x142>
 8000d94:	429c      	cmp	r4, r3
 8000d96:	f200 80ca 	bhi.w	8000f2e <__udivmoddi4+0x2d6>
 8000d9a:	4602      	mov	r2, r0
 8000d9c:	1b1b      	subs	r3, r3, r4
 8000d9e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000da2:	e7a5      	b.n	8000cf0 <__udivmoddi4+0x98>
 8000da4:	f1c1 0620 	rsb	r6, r1, #32
 8000da8:	408b      	lsls	r3, r1
 8000daa:	fa22 f706 	lsr.w	r7, r2, r6
 8000dae:	431f      	orrs	r7, r3
 8000db0:	fa0e f401 	lsl.w	r4, lr, r1
 8000db4:	fa20 f306 	lsr.w	r3, r0, r6
 8000db8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dbc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000dc0:	4323      	orrs	r3, r4
 8000dc2:	fa00 f801 	lsl.w	r8, r0, r1
 8000dc6:	fa1f fc87 	uxth.w	ip, r7
 8000dca:	fbbe f0f9 	udiv	r0, lr, r9
 8000dce:	0c1c      	lsrs	r4, r3, #16
 8000dd0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000dd4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000dd8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ddc:	45a6      	cmp	lr, r4
 8000dde:	fa02 f201 	lsl.w	r2, r2, r1
 8000de2:	d909      	bls.n	8000df8 <__udivmoddi4+0x1a0>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000dea:	f080 809c 	bcs.w	8000f26 <__udivmoddi4+0x2ce>
 8000dee:	45a6      	cmp	lr, r4
 8000df0:	f240 8099 	bls.w	8000f26 <__udivmoddi4+0x2ce>
 8000df4:	3802      	subs	r0, #2
 8000df6:	443c      	add	r4, r7
 8000df8:	eba4 040e 	sub.w	r4, r4, lr
 8000dfc:	fa1f fe83 	uxth.w	lr, r3
 8000e00:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e04:	fb09 4413 	mls	r4, r9, r3, r4
 8000e08:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e0c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e10:	45a4      	cmp	ip, r4
 8000e12:	d908      	bls.n	8000e26 <__udivmoddi4+0x1ce>
 8000e14:	193c      	adds	r4, r7, r4
 8000e16:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000e1a:	f080 8082 	bcs.w	8000f22 <__udivmoddi4+0x2ca>
 8000e1e:	45a4      	cmp	ip, r4
 8000e20:	d97f      	bls.n	8000f22 <__udivmoddi4+0x2ca>
 8000e22:	3b02      	subs	r3, #2
 8000e24:	443c      	add	r4, r7
 8000e26:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e2a:	eba4 040c 	sub.w	r4, r4, ip
 8000e2e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e32:	4564      	cmp	r4, ip
 8000e34:	4673      	mov	r3, lr
 8000e36:	46e1      	mov	r9, ip
 8000e38:	d362      	bcc.n	8000f00 <__udivmoddi4+0x2a8>
 8000e3a:	d05f      	beq.n	8000efc <__udivmoddi4+0x2a4>
 8000e3c:	b15d      	cbz	r5, 8000e56 <__udivmoddi4+0x1fe>
 8000e3e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e42:	eb64 0409 	sbc.w	r4, r4, r9
 8000e46:	fa04 f606 	lsl.w	r6, r4, r6
 8000e4a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e4e:	431e      	orrs	r6, r3
 8000e50:	40cc      	lsrs	r4, r1
 8000e52:	e9c5 6400 	strd	r6, r4, [r5]
 8000e56:	2100      	movs	r1, #0
 8000e58:	e74f      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000e5a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e5e:	0c01      	lsrs	r1, r0, #16
 8000e60:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e64:	b280      	uxth	r0, r0
 8000e66:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e6a:	463b      	mov	r3, r7
 8000e6c:	4638      	mov	r0, r7
 8000e6e:	463c      	mov	r4, r7
 8000e70:	46b8      	mov	r8, r7
 8000e72:	46be      	mov	lr, r7
 8000e74:	2620      	movs	r6, #32
 8000e76:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e7a:	eba2 0208 	sub.w	r2, r2, r8
 8000e7e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e82:	e766      	b.n	8000d52 <__udivmoddi4+0xfa>
 8000e84:	4601      	mov	r1, r0
 8000e86:	e718      	b.n	8000cba <__udivmoddi4+0x62>
 8000e88:	4610      	mov	r0, r2
 8000e8a:	e72c      	b.n	8000ce6 <__udivmoddi4+0x8e>
 8000e8c:	f1c6 0220 	rsb	r2, r6, #32
 8000e90:	fa2e f302 	lsr.w	r3, lr, r2
 8000e94:	40b7      	lsls	r7, r6
 8000e96:	40b1      	lsls	r1, r6
 8000e98:	fa20 f202 	lsr.w	r2, r0, r2
 8000e9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ea0:	430a      	orrs	r2, r1
 8000ea2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ea6:	b2bc      	uxth	r4, r7
 8000ea8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000eac:	0c11      	lsrs	r1, r2, #16
 8000eae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb2:	fb08 f904 	mul.w	r9, r8, r4
 8000eb6:	40b0      	lsls	r0, r6
 8000eb8:	4589      	cmp	r9, r1
 8000eba:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ebe:	b280      	uxth	r0, r0
 8000ec0:	d93e      	bls.n	8000f40 <__udivmoddi4+0x2e8>
 8000ec2:	1879      	adds	r1, r7, r1
 8000ec4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000ec8:	d201      	bcs.n	8000ece <__udivmoddi4+0x276>
 8000eca:	4589      	cmp	r9, r1
 8000ecc:	d81f      	bhi.n	8000f0e <__udivmoddi4+0x2b6>
 8000ece:	eba1 0109 	sub.w	r1, r1, r9
 8000ed2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ed6:	fb09 f804 	mul.w	r8, r9, r4
 8000eda:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ede:	b292      	uxth	r2, r2
 8000ee0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ee4:	4542      	cmp	r2, r8
 8000ee6:	d229      	bcs.n	8000f3c <__udivmoddi4+0x2e4>
 8000ee8:	18ba      	adds	r2, r7, r2
 8000eea:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000eee:	d2c4      	bcs.n	8000e7a <__udivmoddi4+0x222>
 8000ef0:	4542      	cmp	r2, r8
 8000ef2:	d2c2      	bcs.n	8000e7a <__udivmoddi4+0x222>
 8000ef4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ef8:	443a      	add	r2, r7
 8000efa:	e7be      	b.n	8000e7a <__udivmoddi4+0x222>
 8000efc:	45f0      	cmp	r8, lr
 8000efe:	d29d      	bcs.n	8000e3c <__udivmoddi4+0x1e4>
 8000f00:	ebbe 0302 	subs.w	r3, lr, r2
 8000f04:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f08:	3801      	subs	r0, #1
 8000f0a:	46e1      	mov	r9, ip
 8000f0c:	e796      	b.n	8000e3c <__udivmoddi4+0x1e4>
 8000f0e:	eba7 0909 	sub.w	r9, r7, r9
 8000f12:	4449      	add	r1, r9
 8000f14:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f18:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1c:	fb09 f804 	mul.w	r8, r9, r4
 8000f20:	e7db      	b.n	8000eda <__udivmoddi4+0x282>
 8000f22:	4673      	mov	r3, lr
 8000f24:	e77f      	b.n	8000e26 <__udivmoddi4+0x1ce>
 8000f26:	4650      	mov	r0, sl
 8000f28:	e766      	b.n	8000df8 <__udivmoddi4+0x1a0>
 8000f2a:	4608      	mov	r0, r1
 8000f2c:	e6fd      	b.n	8000d2a <__udivmoddi4+0xd2>
 8000f2e:	443b      	add	r3, r7
 8000f30:	3a02      	subs	r2, #2
 8000f32:	e733      	b.n	8000d9c <__udivmoddi4+0x144>
 8000f34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f38:	443b      	add	r3, r7
 8000f3a:	e71c      	b.n	8000d76 <__udivmoddi4+0x11e>
 8000f3c:	4649      	mov	r1, r9
 8000f3e:	e79c      	b.n	8000e7a <__udivmoddi4+0x222>
 8000f40:	eba1 0109 	sub.w	r1, r1, r9
 8000f44:	46c4      	mov	ip, r8
 8000f46:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4a:	fb09 f804 	mul.w	r8, r9, r4
 8000f4e:	e7c4      	b.n	8000eda <__udivmoddi4+0x282>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <SelectPage>:
 * 			[PAGE_0
 * 			 PAGE_1]
 *
 * 	 @retval None
 */
void SelectPage(uint8_t page){
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b086      	sub	sp, #24
 8000f58:	af04      	add	r7, sp, #16
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	71fb      	strb	r3, [r7, #7]

	if(HAL_I2C_Mem_Write(&bno_i2c, P_BNO055, PAGE_ID_ADDR, 1, &page, 1, 100) != HAL_OK){
 8000f5e:	2364      	movs	r3, #100	@ 0x64
 8000f60:	9302      	str	r3, [sp, #8]
 8000f62:	2301      	movs	r3, #1
 8000f64:	9301      	str	r3, [sp, #4]
 8000f66:	1dfb      	adds	r3, r7, #7
 8000f68:	9300      	str	r3, [sp, #0]
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	2207      	movs	r2, #7
 8000f6e:	2150      	movs	r1, #80	@ 0x50
 8000f70:	4807      	ldr	r0, [pc, #28]	@ (8000f90 <SelectPage+0x3c>)
 8000f72:	f002 fe73 	bl	8003c5c <HAL_I2C_Mem_Write>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d002      	beq.n	8000f82 <SelectPage+0x2e>
		printf("Register page replacement could not be set\n");
 8000f7c:	4805      	ldr	r0, [pc, #20]	@ (8000f94 <SelectPage+0x40>)
 8000f7e:	f006 fc2d 	bl	80077dc <puts>
	}
	HAL_Delay(50);
 8000f82:	2032      	movs	r0, #50	@ 0x32
 8000f84:	f002 f9e0 	bl	8003348 <HAL_Delay>
}
 8000f88:	bf00      	nop
 8000f8a:	3708      	adds	r7, #8
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	200000f4 	.word	0x200000f4
 8000f94:	080093d8 	.word	0x080093d8

08000f98 <ResetBNO055>:
  *
  * @param  None
  *
  * @retval None
  */
void ResetBNO055(void){
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b086      	sub	sp, #24
 8000f9c:	af04      	add	r7, sp, #16

	uint8_t reset = 0x20;
 8000f9e:	2320      	movs	r3, #32
 8000fa0:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&bno_i2c, P_BNO055, SYS_TRIGGER_ADDR, 1, &reset, 1, 100);
 8000fa2:	2364      	movs	r3, #100	@ 0x64
 8000fa4:	9302      	str	r3, [sp, #8]
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	9301      	str	r3, [sp, #4]
 8000faa:	1dfb      	adds	r3, r7, #7
 8000fac:	9300      	str	r3, [sp, #0]
 8000fae:	2301      	movs	r3, #1
 8000fb0:	223f      	movs	r2, #63	@ 0x3f
 8000fb2:	2150      	movs	r1, #80	@ 0x50
 8000fb4:	4812      	ldr	r0, [pc, #72]	@ (8001000 <ResetBNO055+0x68>)
 8000fb6:	f002 fe51 	bl	8003c5c <HAL_I2C_Mem_Write>
	HAL_Delay(500);
 8000fba:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000fbe:	f002 f9c3 	bl	8003348 <HAL_Delay>

	//Checking for is reset process done
	uint8_t chip_id=0;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Mem_Read(&bno_i2c, P_BNO055, CHIP_ID_ADDR, 1, &chip_id, 1, 100);
 8000fc6:	2364      	movs	r3, #100	@ 0x64
 8000fc8:	9302      	str	r3, [sp, #8]
 8000fca:	2301      	movs	r3, #1
 8000fcc:	9301      	str	r3, [sp, #4]
 8000fce:	1dbb      	adds	r3, r7, #6
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	2150      	movs	r1, #80	@ 0x50
 8000fd8:	4809      	ldr	r0, [pc, #36]	@ (8001000 <ResetBNO055+0x68>)
 8000fda:	f002 ff39 	bl	8003e50 <HAL_I2C_Mem_Read>

	//If value of id register is not equal to BNO055 chip id which is 0xA0, wait until equal to each other
	while(chip_id != BNO055_ID) {
 8000fde:	e006      	b.n	8000fee <ResetBNO055+0x56>
		printf("BNO055-> Undefined chip id\n");
 8000fe0:	4808      	ldr	r0, [pc, #32]	@ (8001004 <ResetBNO055+0x6c>)
 8000fe2:	f006 fbfb 	bl	80077dc <puts>
		HAL_Delay(500);
 8000fe6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000fea:	f002 f9ad 	bl	8003348 <HAL_Delay>
	while(chip_id != BNO055_ID) {
 8000fee:	79bb      	ldrb	r3, [r7, #6]
 8000ff0:	2ba0      	cmp	r3, #160	@ 0xa0
 8000ff2:	d1f5      	bne.n	8000fe0 <ResetBNO055+0x48>
	}
}
 8000ff4:	bf00      	nop
 8000ff6:	bf00      	nop
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	200000f4 	.word	0x200000f4
 8001004:	08009404 	.word	0x08009404

08001008 <ReadData>:
 *			 SENSOR_GRAVITY
 *			 SENSOR_QUATERNION]
 *
 *   @retval Structure containing the values of the read data
 */
void ReadData(BNO055_Sensors_t *sensorData,BNO055_Sensor_Type sensors){
 8001008:	b580      	push	{r7, lr}
 800100a:	b088      	sub	sp, #32
 800100c:	af04      	add	r7, sp, #16
 800100e:	6078      	str	r0, [r7, #4]
 8001010:	460b      	mov	r3, r1
 8001012:	70fb      	strb	r3, [r7, #3]


	   uint8_t buffer[8];

	    if (sensors & SENSOR_GRAVITY) {
 8001014:	78fb      	ldrb	r3, [r7, #3]
 8001016:	f003 0301 	and.w	r3, r3, #1
 800101a:	2b00      	cmp	r3, #0
 800101c:	d05f      	beq.n	80010de <ReadData+0xd6>

	    	HAL_I2C_Mem_Read(&bno_i2c, P_BNO055, BNO_GRAVITY, 1, buffer, 6, HAL_MAX_DELAY);
 800101e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001022:	9302      	str	r3, [sp, #8]
 8001024:	2306      	movs	r3, #6
 8001026:	9301      	str	r3, [sp, #4]
 8001028:	f107 0308 	add.w	r3, r7, #8
 800102c:	9300      	str	r3, [sp, #0]
 800102e:	2301      	movs	r3, #1
 8001030:	222e      	movs	r2, #46	@ 0x2e
 8001032:	2150      	movs	r1, #80	@ 0x50
 8001034:	48b7      	ldr	r0, [pc, #732]	@ (8001314 <ReadData+0x30c>)
 8001036:	f002 ff0b 	bl	8003e50 <HAL_I2C_Mem_Read>
	        sensorData->Gravity.X = (float)(((int16_t)((buffer[1] << 8) | buffer[0]))/100.0);
 800103a:	7a7b      	ldrb	r3, [r7, #9]
 800103c:	b21b      	sxth	r3, r3
 800103e:	021b      	lsls	r3, r3, #8
 8001040:	b21a      	sxth	r2, r3
 8001042:	7a3b      	ldrb	r3, [r7, #8]
 8001044:	b21b      	sxth	r3, r3
 8001046:	4313      	orrs	r3, r2
 8001048:	b21b      	sxth	r3, r3
 800104a:	4618      	mov	r0, r3
 800104c:	f7ff fa82 	bl	8000554 <__aeabi_i2d>
 8001050:	f04f 0200 	mov.w	r2, #0
 8001054:	4bb0      	ldr	r3, [pc, #704]	@ (8001318 <ReadData+0x310>)
 8001056:	f7ff fc11 	bl	800087c <__aeabi_ddiv>
 800105a:	4602      	mov	r2, r0
 800105c:	460b      	mov	r3, r1
 800105e:	4610      	mov	r0, r2
 8001060:	4619      	mov	r1, r3
 8001062:	f7ff fd91 	bl	8000b88 <__aeabi_d2f>
 8001066:	4602      	mov	r2, r0
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	63da      	str	r2, [r3, #60]	@ 0x3c
	        sensorData->Gravity.Y = (float)(((int16_t)((buffer[3] << 8) | buffer[2]))/100.0);
 800106c:	7afb      	ldrb	r3, [r7, #11]
 800106e:	b21b      	sxth	r3, r3
 8001070:	021b      	lsls	r3, r3, #8
 8001072:	b21a      	sxth	r2, r3
 8001074:	7abb      	ldrb	r3, [r7, #10]
 8001076:	b21b      	sxth	r3, r3
 8001078:	4313      	orrs	r3, r2
 800107a:	b21b      	sxth	r3, r3
 800107c:	4618      	mov	r0, r3
 800107e:	f7ff fa69 	bl	8000554 <__aeabi_i2d>
 8001082:	f04f 0200 	mov.w	r2, #0
 8001086:	4ba4      	ldr	r3, [pc, #656]	@ (8001318 <ReadData+0x310>)
 8001088:	f7ff fbf8 	bl	800087c <__aeabi_ddiv>
 800108c:	4602      	mov	r2, r0
 800108e:	460b      	mov	r3, r1
 8001090:	4610      	mov	r0, r2
 8001092:	4619      	mov	r1, r3
 8001094:	f7ff fd78 	bl	8000b88 <__aeabi_d2f>
 8001098:	4602      	mov	r2, r0
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	641a      	str	r2, [r3, #64]	@ 0x40
	        sensorData->Gravity.Z = (float)(((int16_t)((buffer[5] << 8) | buffer[4]))/100.0);
 800109e:	7b7b      	ldrb	r3, [r7, #13]
 80010a0:	b21b      	sxth	r3, r3
 80010a2:	021b      	lsls	r3, r3, #8
 80010a4:	b21a      	sxth	r2, r3
 80010a6:	7b3b      	ldrb	r3, [r7, #12]
 80010a8:	b21b      	sxth	r3, r3
 80010aa:	4313      	orrs	r3, r2
 80010ac:	b21b      	sxth	r3, r3
 80010ae:	4618      	mov	r0, r3
 80010b0:	f7ff fa50 	bl	8000554 <__aeabi_i2d>
 80010b4:	f04f 0200 	mov.w	r2, #0
 80010b8:	4b97      	ldr	r3, [pc, #604]	@ (8001318 <ReadData+0x310>)
 80010ba:	f7ff fbdf 	bl	800087c <__aeabi_ddiv>
 80010be:	4602      	mov	r2, r0
 80010c0:	460b      	mov	r3, r1
 80010c2:	4610      	mov	r0, r2
 80010c4:	4619      	mov	r1, r3
 80010c6:	f7ff fd5f 	bl	8000b88 <__aeabi_d2f>
 80010ca:	4602      	mov	r2, r0
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	645a      	str	r2, [r3, #68]	@ 0x44
	        memset(buffer, 0, sizeof(buffer));
 80010d0:	f107 0308 	add.w	r3, r7, #8
 80010d4:	2208      	movs	r2, #8
 80010d6:	2100      	movs	r1, #0
 80010d8:	4618      	mov	r0, r3
 80010da:	f006 fc5f 	bl	800799c <memset>
	    }

	    if (sensors & SENSOR_QUATERNION) {
 80010de:	78fb      	ldrb	r3, [r7, #3]
 80010e0:	f003 0302 	and.w	r3, r3, #2
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d06c      	beq.n	80011c2 <ReadData+0x1ba>

	    	HAL_I2C_Mem_Read(&bno_i2c, P_BNO055, BNO_QUATERNION, 1, buffer, 8, HAL_MAX_DELAY);
 80010e8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80010ec:	9302      	str	r3, [sp, #8]
 80010ee:	2308      	movs	r3, #8
 80010f0:	9301      	str	r3, [sp, #4]
 80010f2:	f107 0308 	add.w	r3, r7, #8
 80010f6:	9300      	str	r3, [sp, #0]
 80010f8:	2301      	movs	r3, #1
 80010fa:	2220      	movs	r2, #32
 80010fc:	2150      	movs	r1, #80	@ 0x50
 80010fe:	4885      	ldr	r0, [pc, #532]	@ (8001314 <ReadData+0x30c>)
 8001100:	f002 fea6 	bl	8003e50 <HAL_I2C_Mem_Read>
	        sensorData->Quaternion.W = (float)(((int16_t)((buffer[1] << 8) | buffer[0]))/(1<<14));
 8001104:	7a7b      	ldrb	r3, [r7, #9]
 8001106:	b21b      	sxth	r3, r3
 8001108:	021b      	lsls	r3, r3, #8
 800110a:	b21a      	sxth	r2, r3
 800110c:	7a3b      	ldrb	r3, [r7, #8]
 800110e:	b21b      	sxth	r3, r3
 8001110:	4313      	orrs	r3, r2
 8001112:	b21b      	sxth	r3, r3
 8001114:	2b00      	cmp	r3, #0
 8001116:	da02      	bge.n	800111e <ReadData+0x116>
 8001118:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 800111c:	333f      	adds	r3, #63	@ 0x3f
 800111e:	139b      	asrs	r3, r3, #14
 8001120:	b21b      	sxth	r3, r3
 8001122:	ee07 3a90 	vmov	s15, r3
 8001126:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
	        sensorData->Quaternion.X = (float)(((int16_t)((buffer[3] << 8) | buffer[2]))/(1<<14));
 8001130:	7afb      	ldrb	r3, [r7, #11]
 8001132:	b21b      	sxth	r3, r3
 8001134:	021b      	lsls	r3, r3, #8
 8001136:	b21a      	sxth	r2, r3
 8001138:	7abb      	ldrb	r3, [r7, #10]
 800113a:	b21b      	sxth	r3, r3
 800113c:	4313      	orrs	r3, r2
 800113e:	b21b      	sxth	r3, r3
 8001140:	2b00      	cmp	r3, #0
 8001142:	da02      	bge.n	800114a <ReadData+0x142>
 8001144:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 8001148:	333f      	adds	r3, #63	@ 0x3f
 800114a:	139b      	asrs	r3, r3, #14
 800114c:	b21b      	sxth	r3, r3
 800114e:	ee07 3a90 	vmov	s15, r3
 8001152:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
	        sensorData->Quaternion.Y = (float)(((int16_t)((buffer[5] << 8) | buffer[4]))/(1<<14));
 800115c:	7b7b      	ldrb	r3, [r7, #13]
 800115e:	b21b      	sxth	r3, r3
 8001160:	021b      	lsls	r3, r3, #8
 8001162:	b21a      	sxth	r2, r3
 8001164:	7b3b      	ldrb	r3, [r7, #12]
 8001166:	b21b      	sxth	r3, r3
 8001168:	4313      	orrs	r3, r2
 800116a:	b21b      	sxth	r3, r3
 800116c:	2b00      	cmp	r3, #0
 800116e:	da02      	bge.n	8001176 <ReadData+0x16e>
 8001170:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 8001174:	333f      	adds	r3, #63	@ 0x3f
 8001176:	139b      	asrs	r3, r3, #14
 8001178:	b21b      	sxth	r3, r3
 800117a:	ee07 3a90 	vmov	s15, r3
 800117e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
	        sensorData->Quaternion.Z = (float)(((int16_t)((buffer[7] << 8) | buffer[6]))/(1<<14));
 8001188:	7bfb      	ldrb	r3, [r7, #15]
 800118a:	b21b      	sxth	r3, r3
 800118c:	021b      	lsls	r3, r3, #8
 800118e:	b21a      	sxth	r2, r3
 8001190:	7bbb      	ldrb	r3, [r7, #14]
 8001192:	b21b      	sxth	r3, r3
 8001194:	4313      	orrs	r3, r2
 8001196:	b21b      	sxth	r3, r3
 8001198:	2b00      	cmp	r3, #0
 800119a:	da02      	bge.n	80011a2 <ReadData+0x19a>
 800119c:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 80011a0:	333f      	adds	r3, #63	@ 0x3f
 80011a2:	139b      	asrs	r3, r3, #14
 80011a4:	b21b      	sxth	r3, r3
 80011a6:	ee07 3a90 	vmov	s15, r3
 80011aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
	        memset(buffer, 0, sizeof(buffer));
 80011b4:	f107 0308 	add.w	r3, r7, #8
 80011b8:	2208      	movs	r2, #8
 80011ba:	2100      	movs	r1, #0
 80011bc:	4618      	mov	r0, r3
 80011be:	f006 fbed 	bl	800799c <memset>
	    }

	    if (sensors & SENSOR_LINACC) {
 80011c2:	78fb      	ldrb	r3, [r7, #3]
 80011c4:	f003 0304 	and.w	r3, r3, #4
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d05f      	beq.n	800128c <ReadData+0x284>

	    	HAL_I2C_Mem_Read(&bno_i2c, P_BNO055, BNO_LINACC, 1, buffer, 6, HAL_MAX_DELAY);
 80011cc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80011d0:	9302      	str	r3, [sp, #8]
 80011d2:	2306      	movs	r3, #6
 80011d4:	9301      	str	r3, [sp, #4]
 80011d6:	f107 0308 	add.w	r3, r7, #8
 80011da:	9300      	str	r3, [sp, #0]
 80011dc:	2301      	movs	r3, #1
 80011de:	2228      	movs	r2, #40	@ 0x28
 80011e0:	2150      	movs	r1, #80	@ 0x50
 80011e2:	484c      	ldr	r0, [pc, #304]	@ (8001314 <ReadData+0x30c>)
 80011e4:	f002 fe34 	bl	8003e50 <HAL_I2C_Mem_Read>
	        sensorData->LineerAcc.X = (float)(((int16_t)((buffer[1] << 8) | buffer[0]))/100.0);
 80011e8:	7a7b      	ldrb	r3, [r7, #9]
 80011ea:	b21b      	sxth	r3, r3
 80011ec:	021b      	lsls	r3, r3, #8
 80011ee:	b21a      	sxth	r2, r3
 80011f0:	7a3b      	ldrb	r3, [r7, #8]
 80011f2:	b21b      	sxth	r3, r3
 80011f4:	4313      	orrs	r3, r2
 80011f6:	b21b      	sxth	r3, r3
 80011f8:	4618      	mov	r0, r3
 80011fa:	f7ff f9ab 	bl	8000554 <__aeabi_i2d>
 80011fe:	f04f 0200 	mov.w	r2, #0
 8001202:	4b45      	ldr	r3, [pc, #276]	@ (8001318 <ReadData+0x310>)
 8001204:	f7ff fb3a 	bl	800087c <__aeabi_ddiv>
 8001208:	4602      	mov	r2, r0
 800120a:	460b      	mov	r3, r1
 800120c:	4610      	mov	r0, r2
 800120e:	4619      	mov	r1, r3
 8001210:	f7ff fcba 	bl	8000b88 <__aeabi_d2f>
 8001214:	4602      	mov	r2, r0
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	631a      	str	r2, [r3, #48]	@ 0x30
	        sensorData->LineerAcc.Y = (float)(((int16_t)((buffer[3] << 8) | buffer[2]))/100.0);
 800121a:	7afb      	ldrb	r3, [r7, #11]
 800121c:	b21b      	sxth	r3, r3
 800121e:	021b      	lsls	r3, r3, #8
 8001220:	b21a      	sxth	r2, r3
 8001222:	7abb      	ldrb	r3, [r7, #10]
 8001224:	b21b      	sxth	r3, r3
 8001226:	4313      	orrs	r3, r2
 8001228:	b21b      	sxth	r3, r3
 800122a:	4618      	mov	r0, r3
 800122c:	f7ff f992 	bl	8000554 <__aeabi_i2d>
 8001230:	f04f 0200 	mov.w	r2, #0
 8001234:	4b38      	ldr	r3, [pc, #224]	@ (8001318 <ReadData+0x310>)
 8001236:	f7ff fb21 	bl	800087c <__aeabi_ddiv>
 800123a:	4602      	mov	r2, r0
 800123c:	460b      	mov	r3, r1
 800123e:	4610      	mov	r0, r2
 8001240:	4619      	mov	r1, r3
 8001242:	f7ff fca1 	bl	8000b88 <__aeabi_d2f>
 8001246:	4602      	mov	r2, r0
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	635a      	str	r2, [r3, #52]	@ 0x34
	        sensorData->LineerAcc.Z = (float)(((int16_t)((buffer[5] << 8) | buffer[4]))/100.0);
 800124c:	7b7b      	ldrb	r3, [r7, #13]
 800124e:	b21b      	sxth	r3, r3
 8001250:	021b      	lsls	r3, r3, #8
 8001252:	b21a      	sxth	r2, r3
 8001254:	7b3b      	ldrb	r3, [r7, #12]
 8001256:	b21b      	sxth	r3, r3
 8001258:	4313      	orrs	r3, r2
 800125a:	b21b      	sxth	r3, r3
 800125c:	4618      	mov	r0, r3
 800125e:	f7ff f979 	bl	8000554 <__aeabi_i2d>
 8001262:	f04f 0200 	mov.w	r2, #0
 8001266:	4b2c      	ldr	r3, [pc, #176]	@ (8001318 <ReadData+0x310>)
 8001268:	f7ff fb08 	bl	800087c <__aeabi_ddiv>
 800126c:	4602      	mov	r2, r0
 800126e:	460b      	mov	r3, r1
 8001270:	4610      	mov	r0, r2
 8001272:	4619      	mov	r1, r3
 8001274:	f7ff fc88 	bl	8000b88 <__aeabi_d2f>
 8001278:	4602      	mov	r2, r0
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	639a      	str	r2, [r3, #56]	@ 0x38
	        memset(buffer, 0, sizeof(buffer));
 800127e:	f107 0308 	add.w	r3, r7, #8
 8001282:	2208      	movs	r2, #8
 8001284:	2100      	movs	r1, #0
 8001286:	4618      	mov	r0, r3
 8001288:	f006 fb88 	bl	800799c <memset>
	    }

	    if (sensors & SENSOR_GYRO) {
 800128c:	78fb      	ldrb	r3, [r7, #3]
 800128e:	f003 0308 	and.w	r3, r3, #8
 8001292:	2b00      	cmp	r3, #0
 8001294:	d066      	beq.n	8001364 <ReadData+0x35c>

	    	HAL_I2C_Mem_Read(&bno_i2c, P_BNO055, BNO_GYRO, 1, buffer, 6, HAL_MAX_DELAY);
 8001296:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800129a:	9302      	str	r3, [sp, #8]
 800129c:	2306      	movs	r3, #6
 800129e:	9301      	str	r3, [sp, #4]
 80012a0:	f107 0308 	add.w	r3, r7, #8
 80012a4:	9300      	str	r3, [sp, #0]
 80012a6:	2301      	movs	r3, #1
 80012a8:	2214      	movs	r2, #20
 80012aa:	2150      	movs	r1, #80	@ 0x50
 80012ac:	4819      	ldr	r0, [pc, #100]	@ (8001314 <ReadData+0x30c>)
 80012ae:	f002 fdcf 	bl	8003e50 <HAL_I2C_Mem_Read>
	        sensorData->Gyro.X = (float)(((int16_t) ((buffer[1] << 8) | buffer[0]))/16.0);
 80012b2:	7a7b      	ldrb	r3, [r7, #9]
 80012b4:	b21b      	sxth	r3, r3
 80012b6:	021b      	lsls	r3, r3, #8
 80012b8:	b21a      	sxth	r2, r3
 80012ba:	7a3b      	ldrb	r3, [r7, #8]
 80012bc:	b21b      	sxth	r3, r3
 80012be:	4313      	orrs	r3, r2
 80012c0:	b21b      	sxth	r3, r3
 80012c2:	4618      	mov	r0, r3
 80012c4:	f7ff f946 	bl	8000554 <__aeabi_i2d>
 80012c8:	f04f 0200 	mov.w	r2, #0
 80012cc:	4b13      	ldr	r3, [pc, #76]	@ (800131c <ReadData+0x314>)
 80012ce:	f7ff fad5 	bl	800087c <__aeabi_ddiv>
 80012d2:	4602      	mov	r2, r0
 80012d4:	460b      	mov	r3, r1
 80012d6:	4610      	mov	r0, r2
 80012d8:	4619      	mov	r1, r3
 80012da:	f7ff fc55 	bl	8000b88 <__aeabi_d2f>
 80012de:	4602      	mov	r2, r0
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	60da      	str	r2, [r3, #12]
	        sensorData->Gyro.Y = (float)(((int16_t) ((buffer[3] << 8) | buffer[2]))/16.0);
 80012e4:	7afb      	ldrb	r3, [r7, #11]
 80012e6:	b21b      	sxth	r3, r3
 80012e8:	021b      	lsls	r3, r3, #8
 80012ea:	b21a      	sxth	r2, r3
 80012ec:	7abb      	ldrb	r3, [r7, #10]
 80012ee:	b21b      	sxth	r3, r3
 80012f0:	4313      	orrs	r3, r2
 80012f2:	b21b      	sxth	r3, r3
 80012f4:	4618      	mov	r0, r3
 80012f6:	f7ff f92d 	bl	8000554 <__aeabi_i2d>
 80012fa:	f04f 0200 	mov.w	r2, #0
 80012fe:	4b07      	ldr	r3, [pc, #28]	@ (800131c <ReadData+0x314>)
 8001300:	f7ff fabc 	bl	800087c <__aeabi_ddiv>
 8001304:	4602      	mov	r2, r0
 8001306:	460b      	mov	r3, r1
 8001308:	4610      	mov	r0, r2
 800130a:	4619      	mov	r1, r3
 800130c:	f7ff fc3c 	bl	8000b88 <__aeabi_d2f>
 8001310:	4602      	mov	r2, r0
 8001312:	e005      	b.n	8001320 <ReadData+0x318>
 8001314:	200000f4 	.word	0x200000f4
 8001318:	40590000 	.word	0x40590000
 800131c:	40300000 	.word	0x40300000
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	611a      	str	r2, [r3, #16]
	        sensorData->Gyro.Z = (float)(((int16_t) ((buffer[5] << 8) | buffer[4]))/16.0);
 8001324:	7b7b      	ldrb	r3, [r7, #13]
 8001326:	b21b      	sxth	r3, r3
 8001328:	021b      	lsls	r3, r3, #8
 800132a:	b21a      	sxth	r2, r3
 800132c:	7b3b      	ldrb	r3, [r7, #12]
 800132e:	b21b      	sxth	r3, r3
 8001330:	4313      	orrs	r3, r2
 8001332:	b21b      	sxth	r3, r3
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff f90d 	bl	8000554 <__aeabi_i2d>
 800133a:	f04f 0200 	mov.w	r2, #0
 800133e:	4ba3      	ldr	r3, [pc, #652]	@ (80015cc <ReadData+0x5c4>)
 8001340:	f7ff fa9c 	bl	800087c <__aeabi_ddiv>
 8001344:	4602      	mov	r2, r0
 8001346:	460b      	mov	r3, r1
 8001348:	4610      	mov	r0, r2
 800134a:	4619      	mov	r1, r3
 800134c:	f7ff fc1c 	bl	8000b88 <__aeabi_d2f>
 8001350:	4602      	mov	r2, r0
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	615a      	str	r2, [r3, #20]
	        memset(buffer, 0, sizeof(buffer));
 8001356:	f107 0308 	add.w	r3, r7, #8
 800135a:	2208      	movs	r2, #8
 800135c:	2100      	movs	r1, #0
 800135e:	4618      	mov	r0, r3
 8001360:	f006 fb1c 	bl	800799c <memset>
	    }
	    if (sensors & SENSOR_ACCEL) {
 8001364:	78fb      	ldrb	r3, [r7, #3]
 8001366:	f003 0310 	and.w	r3, r3, #16
 800136a:	2b00      	cmp	r3, #0
 800136c:	d05f      	beq.n	800142e <ReadData+0x426>

	    	HAL_I2C_Mem_Read(&bno_i2c, P_BNO055, BNO_ACCEL, 1, buffer, 6, HAL_MAX_DELAY);
 800136e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001372:	9302      	str	r3, [sp, #8]
 8001374:	2306      	movs	r3, #6
 8001376:	9301      	str	r3, [sp, #4]
 8001378:	f107 0308 	add.w	r3, r7, #8
 800137c:	9300      	str	r3, [sp, #0]
 800137e:	2301      	movs	r3, #1
 8001380:	2208      	movs	r2, #8
 8001382:	2150      	movs	r1, #80	@ 0x50
 8001384:	4892      	ldr	r0, [pc, #584]	@ (80015d0 <ReadData+0x5c8>)
 8001386:	f002 fd63 	bl	8003e50 <HAL_I2C_Mem_Read>
	        sensorData->Accel.X = (float)(((int16_t) ((buffer[1] << 8) | buffer[0]))/100.0);
 800138a:	7a7b      	ldrb	r3, [r7, #9]
 800138c:	b21b      	sxth	r3, r3
 800138e:	021b      	lsls	r3, r3, #8
 8001390:	b21a      	sxth	r2, r3
 8001392:	7a3b      	ldrb	r3, [r7, #8]
 8001394:	b21b      	sxth	r3, r3
 8001396:	4313      	orrs	r3, r2
 8001398:	b21b      	sxth	r3, r3
 800139a:	4618      	mov	r0, r3
 800139c:	f7ff f8da 	bl	8000554 <__aeabi_i2d>
 80013a0:	f04f 0200 	mov.w	r2, #0
 80013a4:	4b8b      	ldr	r3, [pc, #556]	@ (80015d4 <ReadData+0x5cc>)
 80013a6:	f7ff fa69 	bl	800087c <__aeabi_ddiv>
 80013aa:	4602      	mov	r2, r0
 80013ac:	460b      	mov	r3, r1
 80013ae:	4610      	mov	r0, r2
 80013b0:	4619      	mov	r1, r3
 80013b2:	f7ff fbe9 	bl	8000b88 <__aeabi_d2f>
 80013b6:	4602      	mov	r2, r0
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	601a      	str	r2, [r3, #0]
	        sensorData->Accel.Y = (float)(((int16_t) ((buffer[3] << 8) | buffer[2]))/100.0);
 80013bc:	7afb      	ldrb	r3, [r7, #11]
 80013be:	b21b      	sxth	r3, r3
 80013c0:	021b      	lsls	r3, r3, #8
 80013c2:	b21a      	sxth	r2, r3
 80013c4:	7abb      	ldrb	r3, [r7, #10]
 80013c6:	b21b      	sxth	r3, r3
 80013c8:	4313      	orrs	r3, r2
 80013ca:	b21b      	sxth	r3, r3
 80013cc:	4618      	mov	r0, r3
 80013ce:	f7ff f8c1 	bl	8000554 <__aeabi_i2d>
 80013d2:	f04f 0200 	mov.w	r2, #0
 80013d6:	4b7f      	ldr	r3, [pc, #508]	@ (80015d4 <ReadData+0x5cc>)
 80013d8:	f7ff fa50 	bl	800087c <__aeabi_ddiv>
 80013dc:	4602      	mov	r2, r0
 80013de:	460b      	mov	r3, r1
 80013e0:	4610      	mov	r0, r2
 80013e2:	4619      	mov	r1, r3
 80013e4:	f7ff fbd0 	bl	8000b88 <__aeabi_d2f>
 80013e8:	4602      	mov	r2, r0
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	605a      	str	r2, [r3, #4]
	        sensorData->Accel.Z = (float)(((int16_t) ((buffer[5] << 8) | buffer[4]))/100.0);
 80013ee:	7b7b      	ldrb	r3, [r7, #13]
 80013f0:	b21b      	sxth	r3, r3
 80013f2:	021b      	lsls	r3, r3, #8
 80013f4:	b21a      	sxth	r2, r3
 80013f6:	7b3b      	ldrb	r3, [r7, #12]
 80013f8:	b21b      	sxth	r3, r3
 80013fa:	4313      	orrs	r3, r2
 80013fc:	b21b      	sxth	r3, r3
 80013fe:	4618      	mov	r0, r3
 8001400:	f7ff f8a8 	bl	8000554 <__aeabi_i2d>
 8001404:	f04f 0200 	mov.w	r2, #0
 8001408:	4b72      	ldr	r3, [pc, #456]	@ (80015d4 <ReadData+0x5cc>)
 800140a:	f7ff fa37 	bl	800087c <__aeabi_ddiv>
 800140e:	4602      	mov	r2, r0
 8001410:	460b      	mov	r3, r1
 8001412:	4610      	mov	r0, r2
 8001414:	4619      	mov	r1, r3
 8001416:	f7ff fbb7 	bl	8000b88 <__aeabi_d2f>
 800141a:	4602      	mov	r2, r0
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	609a      	str	r2, [r3, #8]
	        memset(buffer, 0, sizeof(buffer));
 8001420:	f107 0308 	add.w	r3, r7, #8
 8001424:	2208      	movs	r2, #8
 8001426:	2100      	movs	r1, #0
 8001428:	4618      	mov	r0, r3
 800142a:	f006 fab7 	bl	800799c <memset>
	    }
	    if (sensors & SENSOR_MAG) {
 800142e:	78fb      	ldrb	r3, [r7, #3]
 8001430:	f003 0320 	and.w	r3, r3, #32
 8001434:	2b00      	cmp	r3, #0
 8001436:	d05f      	beq.n	80014f8 <ReadData+0x4f0>

	    	HAL_I2C_Mem_Read(&bno_i2c, P_BNO055, BNO_MAG, 1, buffer, 6, HAL_MAX_DELAY);
 8001438:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800143c:	9302      	str	r3, [sp, #8]
 800143e:	2306      	movs	r3, #6
 8001440:	9301      	str	r3, [sp, #4]
 8001442:	f107 0308 	add.w	r3, r7, #8
 8001446:	9300      	str	r3, [sp, #0]
 8001448:	2301      	movs	r3, #1
 800144a:	220e      	movs	r2, #14
 800144c:	2150      	movs	r1, #80	@ 0x50
 800144e:	4860      	ldr	r0, [pc, #384]	@ (80015d0 <ReadData+0x5c8>)
 8001450:	f002 fcfe 	bl	8003e50 <HAL_I2C_Mem_Read>
	        sensorData->Magneto.X = (float)(((int16_t) ((buffer[1] << 8) | buffer[0]))/16.0);
 8001454:	7a7b      	ldrb	r3, [r7, #9]
 8001456:	b21b      	sxth	r3, r3
 8001458:	021b      	lsls	r3, r3, #8
 800145a:	b21a      	sxth	r2, r3
 800145c:	7a3b      	ldrb	r3, [r7, #8]
 800145e:	b21b      	sxth	r3, r3
 8001460:	4313      	orrs	r3, r2
 8001462:	b21b      	sxth	r3, r3
 8001464:	4618      	mov	r0, r3
 8001466:	f7ff f875 	bl	8000554 <__aeabi_i2d>
 800146a:	f04f 0200 	mov.w	r2, #0
 800146e:	4b57      	ldr	r3, [pc, #348]	@ (80015cc <ReadData+0x5c4>)
 8001470:	f7ff fa04 	bl	800087c <__aeabi_ddiv>
 8001474:	4602      	mov	r2, r0
 8001476:	460b      	mov	r3, r1
 8001478:	4610      	mov	r0, r2
 800147a:	4619      	mov	r1, r3
 800147c:	f7ff fb84 	bl	8000b88 <__aeabi_d2f>
 8001480:	4602      	mov	r2, r0
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	619a      	str	r2, [r3, #24]
	        sensorData->Magneto.Y = (float)(((int16_t) ((buffer[3] << 8) | buffer[2]))/16.0);
 8001486:	7afb      	ldrb	r3, [r7, #11]
 8001488:	b21b      	sxth	r3, r3
 800148a:	021b      	lsls	r3, r3, #8
 800148c:	b21a      	sxth	r2, r3
 800148e:	7abb      	ldrb	r3, [r7, #10]
 8001490:	b21b      	sxth	r3, r3
 8001492:	4313      	orrs	r3, r2
 8001494:	b21b      	sxth	r3, r3
 8001496:	4618      	mov	r0, r3
 8001498:	f7ff f85c 	bl	8000554 <__aeabi_i2d>
 800149c:	f04f 0200 	mov.w	r2, #0
 80014a0:	4b4a      	ldr	r3, [pc, #296]	@ (80015cc <ReadData+0x5c4>)
 80014a2:	f7ff f9eb 	bl	800087c <__aeabi_ddiv>
 80014a6:	4602      	mov	r2, r0
 80014a8:	460b      	mov	r3, r1
 80014aa:	4610      	mov	r0, r2
 80014ac:	4619      	mov	r1, r3
 80014ae:	f7ff fb6b 	bl	8000b88 <__aeabi_d2f>
 80014b2:	4602      	mov	r2, r0
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	61da      	str	r2, [r3, #28]
	        sensorData->Magneto.Z = (float)(((int16_t) ((buffer[5] << 8) | buffer[4]))/16.0);
 80014b8:	7b7b      	ldrb	r3, [r7, #13]
 80014ba:	b21b      	sxth	r3, r3
 80014bc:	021b      	lsls	r3, r3, #8
 80014be:	b21a      	sxth	r2, r3
 80014c0:	7b3b      	ldrb	r3, [r7, #12]
 80014c2:	b21b      	sxth	r3, r3
 80014c4:	4313      	orrs	r3, r2
 80014c6:	b21b      	sxth	r3, r3
 80014c8:	4618      	mov	r0, r3
 80014ca:	f7ff f843 	bl	8000554 <__aeabi_i2d>
 80014ce:	f04f 0200 	mov.w	r2, #0
 80014d2:	4b3e      	ldr	r3, [pc, #248]	@ (80015cc <ReadData+0x5c4>)
 80014d4:	f7ff f9d2 	bl	800087c <__aeabi_ddiv>
 80014d8:	4602      	mov	r2, r0
 80014da:	460b      	mov	r3, r1
 80014dc:	4610      	mov	r0, r2
 80014de:	4619      	mov	r1, r3
 80014e0:	f7ff fb52 	bl	8000b88 <__aeabi_d2f>
 80014e4:	4602      	mov	r2, r0
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	621a      	str	r2, [r3, #32]
	        memset(buffer, 0, sizeof(buffer));
 80014ea:	f107 0308 	add.w	r3, r7, #8
 80014ee:	2208      	movs	r2, #8
 80014f0:	2100      	movs	r1, #0
 80014f2:	4618      	mov	r0, r3
 80014f4:	f006 fa52 	bl	800799c <memset>
	    }
	    if (sensors & SENSOR_EULER) {
 80014f8:	78fb      	ldrb	r3, [r7, #3]
 80014fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d05f      	beq.n	80015c2 <ReadData+0x5ba>

	    	HAL_I2C_Mem_Read(&bno_i2c, P_BNO055, BNO_EULER, 1, buffer, 6, HAL_MAX_DELAY);
 8001502:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001506:	9302      	str	r3, [sp, #8]
 8001508:	2306      	movs	r3, #6
 800150a:	9301      	str	r3, [sp, #4]
 800150c:	f107 0308 	add.w	r3, r7, #8
 8001510:	9300      	str	r3, [sp, #0]
 8001512:	2301      	movs	r3, #1
 8001514:	221a      	movs	r2, #26
 8001516:	2150      	movs	r1, #80	@ 0x50
 8001518:	482d      	ldr	r0, [pc, #180]	@ (80015d0 <ReadData+0x5c8>)
 800151a:	f002 fc99 	bl	8003e50 <HAL_I2C_Mem_Read>
	        sensorData->Euler.X = (float)(((int16_t) ((buffer[1] << 8) | buffer[0]))/16.0);
 800151e:	7a7b      	ldrb	r3, [r7, #9]
 8001520:	b21b      	sxth	r3, r3
 8001522:	021b      	lsls	r3, r3, #8
 8001524:	b21a      	sxth	r2, r3
 8001526:	7a3b      	ldrb	r3, [r7, #8]
 8001528:	b21b      	sxth	r3, r3
 800152a:	4313      	orrs	r3, r2
 800152c:	b21b      	sxth	r3, r3
 800152e:	4618      	mov	r0, r3
 8001530:	f7ff f810 	bl	8000554 <__aeabi_i2d>
 8001534:	f04f 0200 	mov.w	r2, #0
 8001538:	4b24      	ldr	r3, [pc, #144]	@ (80015cc <ReadData+0x5c4>)
 800153a:	f7ff f99f 	bl	800087c <__aeabi_ddiv>
 800153e:	4602      	mov	r2, r0
 8001540:	460b      	mov	r3, r1
 8001542:	4610      	mov	r0, r2
 8001544:	4619      	mov	r1, r3
 8001546:	f7ff fb1f 	bl	8000b88 <__aeabi_d2f>
 800154a:	4602      	mov	r2, r0
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	625a      	str	r2, [r3, #36]	@ 0x24
	        sensorData->Euler.Y = (float)(((int16_t) ((buffer[3] << 8) | buffer[2]))/16.0);
 8001550:	7afb      	ldrb	r3, [r7, #11]
 8001552:	b21b      	sxth	r3, r3
 8001554:	021b      	lsls	r3, r3, #8
 8001556:	b21a      	sxth	r2, r3
 8001558:	7abb      	ldrb	r3, [r7, #10]
 800155a:	b21b      	sxth	r3, r3
 800155c:	4313      	orrs	r3, r2
 800155e:	b21b      	sxth	r3, r3
 8001560:	4618      	mov	r0, r3
 8001562:	f7fe fff7 	bl	8000554 <__aeabi_i2d>
 8001566:	f04f 0200 	mov.w	r2, #0
 800156a:	4b18      	ldr	r3, [pc, #96]	@ (80015cc <ReadData+0x5c4>)
 800156c:	f7ff f986 	bl	800087c <__aeabi_ddiv>
 8001570:	4602      	mov	r2, r0
 8001572:	460b      	mov	r3, r1
 8001574:	4610      	mov	r0, r2
 8001576:	4619      	mov	r1, r3
 8001578:	f7ff fb06 	bl	8000b88 <__aeabi_d2f>
 800157c:	4602      	mov	r2, r0
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	629a      	str	r2, [r3, #40]	@ 0x28
	        sensorData->Euler.Z = (float)(((int16_t) ((buffer[5] << 8) | buffer[4]))/16.0);
 8001582:	7b7b      	ldrb	r3, [r7, #13]
 8001584:	b21b      	sxth	r3, r3
 8001586:	021b      	lsls	r3, r3, #8
 8001588:	b21a      	sxth	r2, r3
 800158a:	7b3b      	ldrb	r3, [r7, #12]
 800158c:	b21b      	sxth	r3, r3
 800158e:	4313      	orrs	r3, r2
 8001590:	b21b      	sxth	r3, r3
 8001592:	4618      	mov	r0, r3
 8001594:	f7fe ffde 	bl	8000554 <__aeabi_i2d>
 8001598:	f04f 0200 	mov.w	r2, #0
 800159c:	4b0b      	ldr	r3, [pc, #44]	@ (80015cc <ReadData+0x5c4>)
 800159e:	f7ff f96d 	bl	800087c <__aeabi_ddiv>
 80015a2:	4602      	mov	r2, r0
 80015a4:	460b      	mov	r3, r1
 80015a6:	4610      	mov	r0, r2
 80015a8:	4619      	mov	r1, r3
 80015aa:	f7ff faed 	bl	8000b88 <__aeabi_d2f>
 80015ae:	4602      	mov	r2, r0
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	62da      	str	r2, [r3, #44]	@ 0x2c
	        memset(buffer, 0, sizeof(buffer));
 80015b4:	f107 0308 	add.w	r3, r7, #8
 80015b8:	2208      	movs	r2, #8
 80015ba:	2100      	movs	r1, #0
 80015bc:	4618      	mov	r0, r3
 80015be:	f006 f9ed 	bl	800799c <memset>
	    }
}
 80015c2:	bf00      	nop
 80015c4:	3710      	adds	r7, #16
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	40300000 	.word	0x40300000
 80015d0:	200000f4 	.word	0x200000f4
 80015d4:	40590000 	.word	0x40590000

080015d8 <Set_Operation_Mode>:
 *            NDOF_FMC_OFF
 *            NDOF]
 *
 *  @retval None
 */
void Set_Operation_Mode(Op_Modes_t Mode){
 80015d8:	b580      	push	{r7, lr}
 80015da:	b086      	sub	sp, #24
 80015dc:	af04      	add	r7, sp, #16
 80015de:	4603      	mov	r3, r0
 80015e0:	71fb      	strb	r3, [r7, #7]

	SelectPage(PAGE_0);
 80015e2:	2000      	movs	r0, #0
 80015e4:	f7ff fcb6 	bl	8000f54 <SelectPage>
	if(	HAL_I2C_Mem_Write(&bno_i2c, P_BNO055, OPR_MODE_ADDR, 1, &Mode, 1, 100) !=HAL_OK){
 80015e8:	2364      	movs	r3, #100	@ 0x64
 80015ea:	9302      	str	r3, [sp, #8]
 80015ec:	2301      	movs	r3, #1
 80015ee:	9301      	str	r3, [sp, #4]
 80015f0:	1dfb      	adds	r3, r7, #7
 80015f2:	9300      	str	r3, [sp, #0]
 80015f4:	2301      	movs	r3, #1
 80015f6:	223d      	movs	r2, #61	@ 0x3d
 80015f8:	2150      	movs	r1, #80	@ 0x50
 80015fa:	480d      	ldr	r0, [pc, #52]	@ (8001630 <Set_Operation_Mode+0x58>)
 80015fc:	f002 fb2e 	bl	8003c5c <HAL_I2C_Mem_Write>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d003      	beq.n	800160e <Set_Operation_Mode+0x36>
		printf("Operation mode could not be set!\n");
 8001606:	480b      	ldr	r0, [pc, #44]	@ (8001634 <Set_Operation_Mode+0x5c>)
 8001608:	f006 f8e8 	bl	80077dc <puts>
 800160c:	e002      	b.n	8001614 <Set_Operation_Mode+0x3c>
	}
	else printf("Operation mode switching succeeded.\n");
 800160e:	480a      	ldr	r0, [pc, #40]	@ (8001638 <Set_Operation_Mode+0x60>)
 8001610:	f006 f8e4 	bl	80077dc <puts>

	if(Mode == CONFIG_MODE) HAL_Delay(19);
 8001614:	79fb      	ldrb	r3, [r7, #7]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d103      	bne.n	8001622 <Set_Operation_Mode+0x4a>
 800161a:	2013      	movs	r0, #19
 800161c:	f001 fe94 	bl	8003348 <HAL_Delay>

	else HAL_Delay(9);

}
 8001620:	e002      	b.n	8001628 <Set_Operation_Mode+0x50>
	else HAL_Delay(9);
 8001622:	2009      	movs	r0, #9
 8001624:	f001 fe90 	bl	8003348 <HAL_Delay>
}
 8001628:	bf00      	nop
 800162a:	3708      	adds	r7, #8
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	200000f4 	.word	0x200000f4
 8001634:	08009420 	.word	0x08009420
 8001638:	08009444 	.word	0x08009444

0800163c <SetPowerMODE>:
 *            BNO055_LOWPOWER_MODE
 *            BNO055_SUSPEND_MODE]
 *
 *  @retval None
 */
void SetPowerMODE(uint8_t BNO055_){
 800163c:	b580      	push	{r7, lr}
 800163e:	b086      	sub	sp, #24
 8001640:	af04      	add	r7, sp, #16
 8001642:	4603      	mov	r3, r0
 8001644:	71fb      	strb	r3, [r7, #7]

	if(	HAL_I2C_Mem_Write(&bno_i2c, P_BNO055, PWR_MODE_ADDR, 1, &BNO055_, 1, 100) != HAL_OK)
 8001646:	2364      	movs	r3, #100	@ 0x64
 8001648:	9302      	str	r3, [sp, #8]
 800164a:	2301      	movs	r3, #1
 800164c:	9301      	str	r3, [sp, #4]
 800164e:	1dfb      	adds	r3, r7, #7
 8001650:	9300      	str	r3, [sp, #0]
 8001652:	2301      	movs	r3, #1
 8001654:	223e      	movs	r2, #62	@ 0x3e
 8001656:	2150      	movs	r1, #80	@ 0x50
 8001658:	4809      	ldr	r0, [pc, #36]	@ (8001680 <SetPowerMODE+0x44>)
 800165a:	f002 faff 	bl	8003c5c <HAL_I2C_Mem_Write>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d003      	beq.n	800166c <SetPowerMODE+0x30>
	{
		printf("Power mode could not be set!\n");
 8001664:	4807      	ldr	r0, [pc, #28]	@ (8001684 <SetPowerMODE+0x48>)
 8001666:	f006 f8b9 	bl	80077dc <puts>
 800166a:	e002      	b.n	8001672 <SetPowerMODE+0x36>
	}
	else
	{
		printf("Power mode switching succeeded.\n");
 800166c:	4806      	ldr	r0, [pc, #24]	@ (8001688 <SetPowerMODE+0x4c>)
 800166e:	f006 f8b5 	bl	80077dc <puts>
	}
	HAL_Delay(50);
 8001672:	2032      	movs	r0, #50	@ 0x32
 8001674:	f001 fe68 	bl	8003348 <HAL_Delay>

}
 8001678:	bf00      	nop
 800167a:	3708      	adds	r7, #8
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}
 8001680:	200000f4 	.word	0x200000f4
 8001684:	08009468 	.word	0x08009468
 8001688:	08009488 	.word	0x08009488

0800168c <Clock_Source>:
 *           [CLOCK_EXTERNAL
 *            CLOCK_INTERNAL]
 *
 *  @retval None
 */
void Clock_Source(uint8_t source) {
 800168c:	b580      	push	{r7, lr}
 800168e:	b086      	sub	sp, #24
 8001690:	af04      	add	r7, sp, #16
 8001692:	4603      	mov	r3, r0
 8001694:	71fb      	strb	r3, [r7, #7]

	//7th bit: External Crystal=1; Internal Crystal=0
	HAL_I2C_Mem_Write(&bno_i2c, P_BNO055, SYS_TRIGGER_ADDR, 1, &source, sizeof(source), 100);
 8001696:	2364      	movs	r3, #100	@ 0x64
 8001698:	9302      	str	r3, [sp, #8]
 800169a:	2301      	movs	r3, #1
 800169c:	9301      	str	r3, [sp, #4]
 800169e:	1dfb      	adds	r3, r7, #7
 80016a0:	9300      	str	r3, [sp, #0]
 80016a2:	2301      	movs	r3, #1
 80016a4:	223f      	movs	r2, #63	@ 0x3f
 80016a6:	2150      	movs	r1, #80	@ 0x50
 80016a8:	4803      	ldr	r0, [pc, #12]	@ (80016b8 <Clock_Source+0x2c>)
 80016aa:	f002 fad7 	bl	8003c5c <HAL_I2C_Mem_Write>
}
 80016ae:	bf00      	nop
 80016b0:	3708      	adds	r7, #8
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	200000f4 	.word	0x200000f4

080016bc <BNO055_Axis>:
 *  @param  remapcode and signcode
 *         	Default Parameters:[DEFAULT_AXIS_REMAP(0x24), DEFAULT_AXIS_SIGN(0x00)]
 *
 *  @retval None
 */
void BNO055_Axis(uint8_t remap, uint8_t sign){
 80016bc:	b580      	push	{r7, lr}
 80016be:	b086      	sub	sp, #24
 80016c0:	af04      	add	r7, sp, #16
 80016c2:	4603      	mov	r3, r0
 80016c4:	460a      	mov	r2, r1
 80016c6:	71fb      	strb	r3, [r7, #7]
 80016c8:	4613      	mov	r3, r2
 80016ca:	71bb      	strb	r3, [r7, #6]

	HAL_I2C_Mem_Write(&bno_i2c,P_BNO055, AXIS_MAP_CONFIG_ADDR, 1, &remap, 1, 100);
 80016cc:	2364      	movs	r3, #100	@ 0x64
 80016ce:	9302      	str	r3, [sp, #8]
 80016d0:	2301      	movs	r3, #1
 80016d2:	9301      	str	r3, [sp, #4]
 80016d4:	1dfb      	adds	r3, r7, #7
 80016d6:	9300      	str	r3, [sp, #0]
 80016d8:	2301      	movs	r3, #1
 80016da:	2241      	movs	r2, #65	@ 0x41
 80016dc:	2150      	movs	r1, #80	@ 0x50
 80016de:	480c      	ldr	r0, [pc, #48]	@ (8001710 <BNO055_Axis+0x54>)
 80016e0:	f002 fabc 	bl	8003c5c <HAL_I2C_Mem_Write>
	HAL_Delay(20);
 80016e4:	2014      	movs	r0, #20
 80016e6:	f001 fe2f 	bl	8003348 <HAL_Delay>
	HAL_I2C_Mem_Write(&bno_i2c, P_BNO055, AXIS_MAP_SIGN_ADDR, 1, &sign, 1, 100);
 80016ea:	2364      	movs	r3, #100	@ 0x64
 80016ec:	9302      	str	r3, [sp, #8]
 80016ee:	2301      	movs	r3, #1
 80016f0:	9301      	str	r3, [sp, #4]
 80016f2:	1dbb      	adds	r3, r7, #6
 80016f4:	9300      	str	r3, [sp, #0]
 80016f6:	2301      	movs	r3, #1
 80016f8:	2242      	movs	r2, #66	@ 0x42
 80016fa:	2150      	movs	r1, #80	@ 0x50
 80016fc:	4804      	ldr	r0, [pc, #16]	@ (8001710 <BNO055_Axis+0x54>)
 80016fe:	f002 faad 	bl	8003c5c <HAL_I2C_Mem_Write>
	HAL_Delay(100);
 8001702:	2064      	movs	r0, #100	@ 0x64
 8001704:	f001 fe20 	bl	8003348 <HAL_Delay>
}
 8001708:	bf00      	nop
 800170a:	3708      	adds	r7, #8
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}
 8001710:	200000f4 	.word	0x200000f4

08001714 <SET_Accel_Range>:
 *            Range_8G
 *            Range_16G]
 *
 *  @retval None
 */
void SET_Accel_Range(uint8_t range){
 8001714:	b580      	push	{r7, lr}
 8001716:	b086      	sub	sp, #24
 8001718:	af04      	add	r7, sp, #16
 800171a:	4603      	mov	r3, r0
 800171c:	71fb      	strb	r3, [r7, #7]

	HAL_I2C_Mem_Write(&bno_i2c, P_BNO055, ACC_CONFIG_ADDR, 1, &range, 1, 100);
 800171e:	2364      	movs	r3, #100	@ 0x64
 8001720:	9302      	str	r3, [sp, #8]
 8001722:	2301      	movs	r3, #1
 8001724:	9301      	str	r3, [sp, #4]
 8001726:	1dfb      	adds	r3, r7, #7
 8001728:	9300      	str	r3, [sp, #0]
 800172a:	2301      	movs	r3, #1
 800172c:	2208      	movs	r2, #8
 800172e:	2150      	movs	r1, #80	@ 0x50
 8001730:	4804      	ldr	r0, [pc, #16]	@ (8001744 <SET_Accel_Range+0x30>)
 8001732:	f002 fa93 	bl	8003c5c <HAL_I2C_Mem_Write>
	HAL_Delay(100);
 8001736:	2064      	movs	r0, #100	@ 0x64
 8001738:	f001 fe06 	bl	8003348 <HAL_Delay>

}
 800173c:	bf00      	nop
 800173e:	3708      	adds	r7, #8
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}
 8001744:	200000f4 	.word	0x200000f4

08001748 <BNO055_Init>:
  * @param  Init argument to a BNO055_Init_t structure that contains
  *         the configuration information for the BNO055 device.
  *
  * @retval None
  */
void BNO055_Init(BNO055_Init_t Init){
 8001748:	b580      	push	{r7, lr}
 800174a:	b088      	sub	sp, #32
 800174c:	af04      	add	r7, sp, #16
 800174e:	463b      	mov	r3, r7
 8001750:	e883 0003 	stmia.w	r3, {r0, r1}

	//Set operation mode to config_mode for initialize all register
	Set_Operation_Mode(CONFIG_MODE);
 8001754:	2000      	movs	r0, #0
 8001756:	f7ff ff3f 	bl	80015d8 <Set_Operation_Mode>
	HAL_Delay(50);
 800175a:	2032      	movs	r0, #50	@ 0x32
 800175c:	f001 fdf4 	bl	8003348 <HAL_Delay>
	/*
	 * Set register page number to 1
	 * Configure Accelerometer range
	 */
	SelectPage(PAGE_1);
 8001760:	2001      	movs	r0, #1
 8001762:	f7ff fbf7 	bl	8000f54 <SelectPage>
	SET_Accel_Range(Init.ACC_Range);
 8001766:	79bb      	ldrb	r3, [r7, #6]
 8001768:	4618      	mov	r0, r3
 800176a:	f7ff ffd3 	bl	8001714 <SET_Accel_Range>
	HAL_Delay(50);
 800176e:	2032      	movs	r0, #50	@ 0x32
 8001770:	f001 fdea 	bl	8003348 <HAL_Delay>

	//Set register page number to 0
	SelectPage(PAGE_0);
 8001774:	2000      	movs	r0, #0
 8001776:	f7ff fbed 	bl	8000f54 <SelectPage>
	HAL_Delay(50);
 800177a:	2032      	movs	r0, #50	@ 0x32
 800177c:	f001 fde4 	bl	8003348 <HAL_Delay>

	//Read clock status. If status=0 then it is free to configure the clock source
	uint8_t status;
	HAL_I2C_Mem_Read(&bno_i2c, P_BNO055, SYS_CLK_STATUS_ADDR, 1, &status, 1, 100);
 8001780:	2364      	movs	r3, #100	@ 0x64
 8001782:	9302      	str	r3, [sp, #8]
 8001784:	2301      	movs	r3, #1
 8001786:	9301      	str	r3, [sp, #4]
 8001788:	f107 030f 	add.w	r3, r7, #15
 800178c:	9300      	str	r3, [sp, #0]
 800178e:	2301      	movs	r3, #1
 8001790:	2238      	movs	r2, #56	@ 0x38
 8001792:	2150      	movs	r1, #80	@ 0x50
 8001794:	481e      	ldr	r0, [pc, #120]	@ (8001810 <BNO055_Init+0xc8>)
 8001796:	f002 fb5b 	bl	8003e50 <HAL_I2C_Mem_Read>
	HAL_Delay(50);
 800179a:	2032      	movs	r0, #50	@ 0x32
 800179c:	f001 fdd4 	bl	8003348 <HAL_Delay>
	//Checking if the status bit is 0
	if(status == 0)
 80017a0:	7bfb      	ldrb	r3, [r7, #15]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d106      	bne.n	80017b4 <BNO055_Init+0x6c>
	{
		//Changing clock source
		Clock_Source(Init.Clock_Source);
 80017a6:	797b      	ldrb	r3, [r7, #5]
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7ff ff6f 	bl	800168c <Clock_Source>
		HAL_Delay(100);
 80017ae:	2064      	movs	r0, #100	@ 0x64
 80017b0:	f001 fdca 	bl	8003348 <HAL_Delay>
	}

	//Configure axis remapping and signing
	BNO055_Axis(Init.Axis, Init.Axis_sign);
 80017b4:	787b      	ldrb	r3, [r7, #1]
 80017b6:	78ba      	ldrb	r2, [r7, #2]
 80017b8:	4611      	mov	r1, r2
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7ff ff7e 	bl	80016bc <BNO055_Axis>
	HAL_Delay(100);
 80017c0:	2064      	movs	r0, #100	@ 0x64
 80017c2:	f001 fdc1 	bl	8003348 <HAL_Delay>

	//Configure data output format and the measurement unit
	HAL_I2C_Mem_Write(&bno_i2c, P_BNO055, UNIT_SEL_ADDR, 1, &Init.Unit_Sel, sizeof(Init.Unit_Sel), 100);
 80017c6:	2364      	movs	r3, #100	@ 0x64
 80017c8:	9302      	str	r3, [sp, #8]
 80017ca:	2301      	movs	r3, #1
 80017cc:	9301      	str	r3, [sp, #4]
 80017ce:	463b      	mov	r3, r7
 80017d0:	9300      	str	r3, [sp, #0]
 80017d2:	2301      	movs	r3, #1
 80017d4:	223b      	movs	r2, #59	@ 0x3b
 80017d6:	2150      	movs	r1, #80	@ 0x50
 80017d8:	480d      	ldr	r0, [pc, #52]	@ (8001810 <BNO055_Init+0xc8>)
 80017da:	f002 fa3f 	bl	8003c5c <HAL_I2C_Mem_Write>
	HAL_Delay(100);
 80017de:	2064      	movs	r0, #100	@ 0x64
 80017e0:	f001 fdb2 	bl	8003348 <HAL_Delay>

	//Set power mode
	SetPowerMODE(Init.Mode);
 80017e4:	78fb      	ldrb	r3, [r7, #3]
 80017e6:	4618      	mov	r0, r3
 80017e8:	f7ff ff28 	bl	800163c <SetPowerMODE>
	HAL_Delay(100);
 80017ec:	2064      	movs	r0, #100	@ 0x64
 80017ee:	f001 fdab 	bl	8003348 <HAL_Delay>

	//Set operation mode
	Set_Operation_Mode(Init.OP_Modes);
 80017f2:	793b      	ldrb	r3, [r7, #4]
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7ff feef 	bl	80015d8 <Set_Operation_Mode>
	HAL_Delay(100);
 80017fa:	2064      	movs	r0, #100	@ 0x64
 80017fc:	f001 fda4 	bl	8003348 <HAL_Delay>

	printf("BNO055 Initialization process is done!\n");
 8001800:	4804      	ldr	r0, [pc, #16]	@ (8001814 <BNO055_Init+0xcc>)
 8001802:	f005 ffeb 	bl	80077dc <puts>
}
 8001806:	bf00      	nop
 8001808:	3710      	adds	r7, #16
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	200000f4 	.word	0x200000f4
 8001814:	080094a8 	.word	0x080094a8

08001818 <getCalibration>:
  * @param  None
  *
  * @retval Calib_status_t structure that contains
  *         the calibration status of accel, gyro, mag and system.
  */
void getCalibration(Calib_status_t *calib) {
 8001818:	b580      	push	{r7, lr}
 800181a:	b088      	sub	sp, #32
 800181c:	af04      	add	r7, sp, #16
 800181e:	6078      	str	r0, [r7, #4]
    uint8_t calData;

    // Read calibration status register using I2C
    HAL_StatusTypeDef status = HAL_I2C_Mem_Read(&hi2c2, P_BNO055, CALIB_STAT_ADDR, 1, &calData, 1, HAL_MAX_DELAY);
 8001820:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001824:	9302      	str	r3, [sp, #8]
 8001826:	2301      	movs	r3, #1
 8001828:	9301      	str	r3, [sp, #4]
 800182a:	f107 030e 	add.w	r3, r7, #14
 800182e:	9300      	str	r3, [sp, #0]
 8001830:	2301      	movs	r3, #1
 8001832:	2235      	movs	r2, #53	@ 0x35
 8001834:	2150      	movs	r1, #80	@ 0x50
 8001836:	4815      	ldr	r0, [pc, #84]	@ (800188c <getCalibration+0x74>)
 8001838:	f002 fb0a 	bl	8003e50 <HAL_I2C_Mem_Read>
 800183c:	4603      	mov	r3, r0
 800183e:	73fb      	strb	r3, [r7, #15]

    // Check if read was successful
    if (status == HAL_OK) {
 8001840:	7bfb      	ldrb	r3, [r7, #15]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d11b      	bne.n	800187e <getCalibration+0x66>

        // Extract calibration status values

        	calib->System= (calData >> 6) & 0x03;
 8001846:	7bbb      	ldrb	r3, [r7, #14]
 8001848:	099b      	lsrs	r3, r3, #6
 800184a:	b2da      	uxtb	r2, r3
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	701a      	strb	r2, [r3, #0]


        	calib->Gyro = (calData >> 4) & 0x03;
 8001850:	7bbb      	ldrb	r3, [r7, #14]
 8001852:	091b      	lsrs	r3, r3, #4
 8001854:	b2db      	uxtb	r3, r3
 8001856:	f003 0303 	and.w	r3, r3, #3
 800185a:	b2da      	uxtb	r2, r3
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	705a      	strb	r2, [r3, #1]


        	calib->Acc = (calData >> 2) & 0x03;
 8001860:	7bbb      	ldrb	r3, [r7, #14]
 8001862:	089b      	lsrs	r3, r3, #2
 8001864:	b2db      	uxtb	r3, r3
 8001866:	f003 0303 	and.w	r3, r3, #3
 800186a:	b2da      	uxtb	r2, r3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	709a      	strb	r2, [r3, #2]


        	calib->MAG = calData & 0x03;
 8001870:	7bbb      	ldrb	r3, [r7, #14]
 8001872:	f003 0303 	and.w	r3, r3, #3
 8001876:	b2da      	uxtb	r2, r3
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	70da      	strb	r2, [r3, #3]

    } else {
        printf("Failed to read calibration status register.\n");
    }
}
 800187c:	e002      	b.n	8001884 <getCalibration+0x6c>
        printf("Failed to read calibration status register.\n");
 800187e:	4804      	ldr	r0, [pc, #16]	@ (8001890 <getCalibration+0x78>)
 8001880:	f005 ffac 	bl	80077dc <puts>
}
 8001884:	bf00      	nop
 8001886:	3710      	adds	r7, #16
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	200000f4 	.word	0x200000f4
 8001890:	080094d0 	.word	0x080094d0

08001894 <getSensorOffsets>:
  * @param  22 byte long buffer to hold offset data
  *
  * @retval None
  *
  */
void getSensorOffsets(uint8_t *calibData) {
 8001894:	b580      	push	{r7, lr}
 8001896:	b088      	sub	sp, #32
 8001898:	af04      	add	r7, sp, #16
 800189a:	6078      	str	r0, [r7, #4]

        // Save the current mode
        uint8_t lastMode = getCurrentMode();
 800189c:	f000 f8a2 	bl	80019e4 <getCurrentMode>
 80018a0:	4603      	mov	r3, r0
 80018a2:	73fb      	strb	r3, [r7, #15]

        // Switch to CONFIG mode
        Set_Operation_Mode(CONFIG_MODE);
 80018a4:	2000      	movs	r0, #0
 80018a6:	f7ff fe97 	bl	80015d8 <Set_Operation_Mode>
        printf("Switched to CONFIG mode.\n");
 80018aa:	480e      	ldr	r0, [pc, #56]	@ (80018e4 <getSensorOffsets+0x50>)
 80018ac:	f005 ff96 	bl	80077dc <puts>

        // Read the offset registers
        HAL_I2C_Mem_Read(&bno_i2c, P_BNO055, ACC_OFFSET_X_LSB_ADDR, 1, calibData, 22, 100);
 80018b0:	2364      	movs	r3, #100	@ 0x64
 80018b2:	9302      	str	r3, [sp, #8]
 80018b4:	2316      	movs	r3, #22
 80018b6:	9301      	str	r3, [sp, #4]
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	9300      	str	r3, [sp, #0]
 80018bc:	2301      	movs	r3, #1
 80018be:	2255      	movs	r2, #85	@ 0x55
 80018c0:	2150      	movs	r1, #80	@ 0x50
 80018c2:	4809      	ldr	r0, [pc, #36]	@ (80018e8 <getSensorOffsets+0x54>)
 80018c4:	f002 fac4 	bl	8003e50 <HAL_I2C_Mem_Read>
        printf("Calibration data obtained.\n");
 80018c8:	4808      	ldr	r0, [pc, #32]	@ (80018ec <getSensorOffsets+0x58>)
 80018ca:	f005 ff87 	bl	80077dc <puts>

        // Restore the previous mode
        Set_Operation_Mode(lastMode);
 80018ce:	7bfb      	ldrb	r3, [r7, #15]
 80018d0:	4618      	mov	r0, r3
 80018d2:	f7ff fe81 	bl	80015d8 <Set_Operation_Mode>
        printf("Restored to previous mode.\n");
 80018d6:	4806      	ldr	r0, [pc, #24]	@ (80018f0 <getSensorOffsets+0x5c>)
 80018d8:	f005 ff80 	bl	80077dc <puts>
}
 80018dc:	bf00      	nop
 80018de:	3710      	adds	r7, #16
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	080094fc 	.word	0x080094fc
 80018e8:	200000f4 	.word	0x200000f4
 80018ec:	08009518 	.word	0x08009518
 80018f0:	08009534 	.word	0x08009534

080018f4 <isFullyCalibrated>:
  * @param  None
  *
  * @retval True of False
  *
  */
bool isFullyCalibrated(void) {
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
//    Calib_status_t calib ={0};
    Calib_status_t calib ={0};
 80018fa:	2300      	movs	r3, #0
 80018fc:	607b      	str	r3, [r7, #4]
    getCalibration(&calib);
 80018fe:	1d3b      	adds	r3, r7, #4
 8001900:	4618      	mov	r0, r3
 8001902:	f7ff ff89 	bl	8001818 <getCalibration>


    switch (getCurrentMode()) {
 8001906:	f000 f86d 	bl	80019e4 <getCurrentMode>
 800190a:	4603      	mov	r3, r0
 800190c:	3b01      	subs	r3, #1
 800190e:	2b09      	cmp	r3, #9
 8001910:	d852      	bhi.n	80019b8 <isFullyCalibrated+0xc4>
 8001912:	a201      	add	r2, pc, #4	@ (adr r2, 8001918 <isFullyCalibrated+0x24>)
 8001914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001918:	08001941 	.word	0x08001941
 800191c:	0800194f 	.word	0x0800194f
 8001920:	0800195d 	.word	0x0800195d
 8001924:	0800196b 	.word	0x0800196b
 8001928:	08001985 	.word	0x08001985
 800192c:	0800199f 	.word	0x0800199f
 8001930:	080019b9 	.word	0x080019b9
 8001934:	08001985 	.word	0x08001985
 8001938:	0800196b 	.word	0x0800196b
 800193c:	0800195d 	.word	0x0800195d
        case ACC_ONLY:
            return (calib.Acc == 3);
 8001940:	79bb      	ldrb	r3, [r7, #6]
 8001942:	2b03      	cmp	r3, #3
 8001944:	bf0c      	ite	eq
 8001946:	2301      	moveq	r3, #1
 8001948:	2300      	movne	r3, #0
 800194a:	b2db      	uxtb	r3, r3
 800194c:	e046      	b.n	80019dc <isFullyCalibrated+0xe8>
        case MAG_ONLY:
            return (calib.MAG == 3);
 800194e:	79fb      	ldrb	r3, [r7, #7]
 8001950:	2b03      	cmp	r3, #3
 8001952:	bf0c      	ite	eq
 8001954:	2301      	moveq	r3, #1
 8001956:	2300      	movne	r3, #0
 8001958:	b2db      	uxtb	r3, r3
 800195a:	e03f      	b.n	80019dc <isFullyCalibrated+0xe8>
        case GYRO_ONLY:
        case M4G: /* No magnetometer calibration required. */
            return (calib.Gyro == 3);
 800195c:	797b      	ldrb	r3, [r7, #5]
 800195e:	2b03      	cmp	r3, #3
 8001960:	bf0c      	ite	eq
 8001962:	2301      	moveq	r3, #1
 8001964:	2300      	movne	r3, #0
 8001966:	b2db      	uxtb	r3, r3
 8001968:	e038      	b.n	80019dc <isFullyCalibrated+0xe8>
        case ACC_MAG:
        case COMPASS:
            return (calib.Acc == 3 && calib.MAG == 3);
 800196a:	79bb      	ldrb	r3, [r7, #6]
 800196c:	2b03      	cmp	r3, #3
 800196e:	d104      	bne.n	800197a <isFullyCalibrated+0x86>
 8001970:	79fb      	ldrb	r3, [r7, #7]
 8001972:	2b03      	cmp	r3, #3
 8001974:	d101      	bne.n	800197a <isFullyCalibrated+0x86>
 8001976:	2301      	movs	r3, #1
 8001978:	e000      	b.n	800197c <isFullyCalibrated+0x88>
 800197a:	2300      	movs	r3, #0
 800197c:	f003 0301 	and.w	r3, r3, #1
 8001980:	b2db      	uxtb	r3, r3
 8001982:	e02b      	b.n	80019dc <isFullyCalibrated+0xe8>
        case ACC_GYRO:
        case IMU:
            return (calib.Acc == 3 && calib.Gyro == 3);
 8001984:	79bb      	ldrb	r3, [r7, #6]
 8001986:	2b03      	cmp	r3, #3
 8001988:	d104      	bne.n	8001994 <isFullyCalibrated+0xa0>
 800198a:	797b      	ldrb	r3, [r7, #5]
 800198c:	2b03      	cmp	r3, #3
 800198e:	d101      	bne.n	8001994 <isFullyCalibrated+0xa0>
 8001990:	2301      	movs	r3, #1
 8001992:	e000      	b.n	8001996 <isFullyCalibrated+0xa2>
 8001994:	2300      	movs	r3, #0
 8001996:	f003 0301 	and.w	r3, r3, #1
 800199a:	b2db      	uxtb	r3, r3
 800199c:	e01e      	b.n	80019dc <isFullyCalibrated+0xe8>
        case MAG_GYRO:
            return (calib.MAG == 3 && calib.Gyro == 3);
 800199e:	79fb      	ldrb	r3, [r7, #7]
 80019a0:	2b03      	cmp	r3, #3
 80019a2:	d104      	bne.n	80019ae <isFullyCalibrated+0xba>
 80019a4:	797b      	ldrb	r3, [r7, #5]
 80019a6:	2b03      	cmp	r3, #3
 80019a8:	d101      	bne.n	80019ae <isFullyCalibrated+0xba>
 80019aa:	2301      	movs	r3, #1
 80019ac:	e000      	b.n	80019b0 <isFullyCalibrated+0xbc>
 80019ae:	2300      	movs	r3, #0
 80019b0:	f003 0301 	and.w	r3, r3, #1
 80019b4:	b2db      	uxtb	r3, r3
 80019b6:	e011      	b.n	80019dc <isFullyCalibrated+0xe8>
        default:
            return (calib.System == 3 && calib.Gyro == 3 && calib.Acc == 3 && calib.MAG == 3);
 80019b8:	793b      	ldrb	r3, [r7, #4]
 80019ba:	2b03      	cmp	r3, #3
 80019bc:	d10a      	bne.n	80019d4 <isFullyCalibrated+0xe0>
 80019be:	797b      	ldrb	r3, [r7, #5]
 80019c0:	2b03      	cmp	r3, #3
 80019c2:	d107      	bne.n	80019d4 <isFullyCalibrated+0xe0>
 80019c4:	79bb      	ldrb	r3, [r7, #6]
 80019c6:	2b03      	cmp	r3, #3
 80019c8:	d104      	bne.n	80019d4 <isFullyCalibrated+0xe0>
 80019ca:	79fb      	ldrb	r3, [r7, #7]
 80019cc:	2b03      	cmp	r3, #3
 80019ce:	d101      	bne.n	80019d4 <isFullyCalibrated+0xe0>
 80019d0:	2301      	movs	r3, #1
 80019d2:	e000      	b.n	80019d6 <isFullyCalibrated+0xe2>
 80019d4:	2300      	movs	r3, #0
 80019d6:	f003 0301 	and.w	r3, r3, #1
 80019da:	b2db      	uxtb	r3, r3
    }
}
 80019dc:	4618      	mov	r0, r3
 80019de:	3708      	adds	r7, #8
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}

080019e4 <getCurrentMode>:
  * @param  None
  *
  * @retval Operating mode
  *
  */
Op_Modes_t getCurrentMode(void) {
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b086      	sub	sp, #24
 80019e8:	af04      	add	r7, sp, #16

	Op_Modes_t mode;

	HAL_I2C_Mem_Read(&bno_i2c, P_BNO055, OPR_MODE_ADDR, 1, &mode, 1, 100);
 80019ea:	2364      	movs	r3, #100	@ 0x64
 80019ec:	9302      	str	r3, [sp, #8]
 80019ee:	2301      	movs	r3, #1
 80019f0:	9301      	str	r3, [sp, #4]
 80019f2:	1dfb      	adds	r3, r7, #7
 80019f4:	9300      	str	r3, [sp, #0]
 80019f6:	2301      	movs	r3, #1
 80019f8:	223d      	movs	r2, #61	@ 0x3d
 80019fa:	2150      	movs	r1, #80	@ 0x50
 80019fc:	4803      	ldr	r0, [pc, #12]	@ (8001a0c <getCurrentMode+0x28>)
 80019fe:	f002 fa27 	bl	8003e50 <HAL_I2C_Mem_Read>

    return mode;
 8001a02:	79fb      	ldrb	r3, [r7, #7]
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	3708      	adds	r7, #8
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	200000f4 	.word	0x200000f4

08001a10 <Calibrate_BNO055>:
  * @param  None
  *
  * @retval None
  *
  */
bool Calibrate_BNO055(void) {
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b084      	sub	sp, #16
 8001a14:	af02      	add	r7, sp, #8

		Calib_status_t calib={0};
 8001a16:	2300      	movs	r3, #0
 8001a18:	603b      	str	r3, [r7, #0]
        printf("Calibrating BNO055 sensor...\n");
 8001a1a:	484e      	ldr	r0, [pc, #312]	@ (8001b54 <Calibrate_BNO055+0x144>)
 8001a1c:	f005 fede 	bl	80077dc <puts>

        // Set operation mode to FUSION_MODE or appropriate mode for calibration
        Set_Operation_Mode(NDOF);
 8001a20:	200c      	movs	r0, #12
 8001a22:	f7ff fdd9 	bl	80015d8 <Set_Operation_Mode>
    	HAL_Delay(100);
 8001a26:	2064      	movs	r0, #100	@ 0x64
 8001a28:	f001 fc8e 	bl	8003348 <HAL_Delay>
        // Gyroscope calibration
        printf("Calibrating gyroscope...\n");
 8001a2c:	484a      	ldr	r0, [pc, #296]	@ (8001b58 <Calibrate_BNO055+0x148>)
 8001a2e:	f005 fed5 	bl	80077dc <puts>
        printf("Place the device in a single stable position\n");
 8001a32:	484a      	ldr	r0, [pc, #296]	@ (8001b5c <Calibrate_BNO055+0x14c>)
 8001a34:	f005 fed2 	bl	80077dc <puts>
        HAL_Delay(1000);  // Simulated gyroscope calibration time
 8001a38:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001a3c:	f001 fc84 	bl	8003348 <HAL_Delay>

        do {
            getCalibration(&calib);
 8001a40:	463b      	mov	r3, r7
 8001a42:	4618      	mov	r0, r3
 8001a44:	f7ff fee8 	bl	8001818 <getCalibration>
        	HAL_Delay(500);
 8001a48:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001a4c:	f001 fc7c 	bl	8003348 <HAL_Delay>
		} while (calib.Gyro !=3);
 8001a50:	787b      	ldrb	r3, [r7, #1]
 8001a52:	2b03      	cmp	r3, #3
 8001a54:	d1f4      	bne.n	8001a40 <Calibrate_BNO055+0x30>
        printf("Gyroscope calibration complete.\n");
 8001a56:	4842      	ldr	r0, [pc, #264]	@ (8001b60 <Calibrate_BNO055+0x150>)
 8001a58:	f005 fec0 	bl	80077dc <puts>

        // Accelerometer calibration
        printf("Calibrating accelerometer...\n");
 8001a5c:	4841      	ldr	r0, [pc, #260]	@ (8001b64 <Calibrate_BNO055+0x154>)
 8001a5e:	f005 febd 	bl	80077dc <puts>
        printf("Place the device in 6 different stable positions\n");
 8001a62:	4841      	ldr	r0, [pc, #260]	@ (8001b68 <Calibrate_BNO055+0x158>)
 8001a64:	f005 feba 	bl	80077dc <puts>
        for (int i = 0; i < 6; i++) {
 8001a68:	2300      	movs	r3, #0
 8001a6a:	607b      	str	r3, [r7, #4]
 8001a6c:	e00c      	b.n	8001a88 <Calibrate_BNO055+0x78>
            printf("Position %d\n", i + 1);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	3301      	adds	r3, #1
 8001a72:	4619      	mov	r1, r3
 8001a74:	483d      	ldr	r0, [pc, #244]	@ (8001b6c <Calibrate_BNO055+0x15c>)
 8001a76:	f005 fe49 	bl	800770c <iprintf>
            HAL_Delay(1500);  // Simulated accelerometer calibration time
 8001a7a:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8001a7e:	f001 fc63 	bl	8003348 <HAL_Delay>
        for (int i = 0; i < 6; i++) {
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	3301      	adds	r3, #1
 8001a86:	607b      	str	r3, [r7, #4]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2b05      	cmp	r3, #5
 8001a8c:	ddef      	ble.n	8001a6e <Calibrate_BNO055+0x5e>
        }

        do {
            getCalibration(&calib);
 8001a8e:	463b      	mov	r3, r7
 8001a90:	4618      	mov	r0, r3
 8001a92:	f7ff fec1 	bl	8001818 <getCalibration>
        	HAL_Delay(500);
 8001a96:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001a9a:	f001 fc55 	bl	8003348 <HAL_Delay>
		} while (calib.Acc !=3);
 8001a9e:	78bb      	ldrb	r3, [r7, #2]
 8001aa0:	2b03      	cmp	r3, #3
 8001aa2:	d1f4      	bne.n	8001a8e <Calibrate_BNO055+0x7e>
        printf("Accelerometer calibration complete.\n");
 8001aa4:	4832      	ldr	r0, [pc, #200]	@ (8001b70 <Calibrate_BNO055+0x160>)
 8001aa6:	f005 fe99 	bl	80077dc <puts>

        // Magnetometer calibration
        printf("Calibrating magnetometer...\n");
 8001aaa:	4832      	ldr	r0, [pc, #200]	@ (8001b74 <Calibrate_BNO055+0x164>)
 8001aac:	f005 fe96 	bl	80077dc <puts>
        printf("Make some random movements\n");
 8001ab0:	4831      	ldr	r0, [pc, #196]	@ (8001b78 <Calibrate_BNO055+0x168>)
 8001ab2:	f005 fe93 	bl	80077dc <puts>
        HAL_Delay(1000);  // Simulated gyroscope calibration time
 8001ab6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001aba:	f001 fc45 	bl	8003348 <HAL_Delay>

        do {
            getCalibration(&calib);
 8001abe:	463b      	mov	r3, r7
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f7ff fea9 	bl	8001818 <getCalibration>
        	HAL_Delay(500);
 8001ac6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001aca:	f001 fc3d 	bl	8003348 <HAL_Delay>
		} while (calib.MAG !=3);
 8001ace:	78fb      	ldrb	r3, [r7, #3]
 8001ad0:	2b03      	cmp	r3, #3
 8001ad2:	d1f4      	bne.n	8001abe <Calibrate_BNO055+0xae>
        printf("Magnetometer calibration complete.\n");
 8001ad4:	4829      	ldr	r0, [pc, #164]	@ (8001b7c <Calibrate_BNO055+0x16c>)
 8001ad6:	f005 fe81 	bl	80077dc <puts>

        // System calibration
        printf("Calibrating system...\n");
 8001ada:	4829      	ldr	r0, [pc, #164]	@ (8001b80 <Calibrate_BNO055+0x170>)
 8001adc:	f005 fe7e 	bl	80077dc <puts>
        printf("Keep the device stationary until system calibration reaches level 3\n");
 8001ae0:	4828      	ldr	r0, [pc, #160]	@ (8001b84 <Calibrate_BNO055+0x174>)
 8001ae2:	f005 fe7b 	bl	80077dc <puts>
        do {
            getCalibration(&calib);
 8001ae6:	463b      	mov	r3, r7
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7ff fe95 	bl	8001818 <getCalibration>
        	HAL_Delay(500);
 8001aee:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001af2:	f001 fc29 	bl	8003348 <HAL_Delay>
		} while (calib.System !=3);
 8001af6:	783b      	ldrb	r3, [r7, #0]
 8001af8:	2b03      	cmp	r3, #3
 8001afa:	d1f4      	bne.n	8001ae6 <Calibrate_BNO055+0xd6>
        HAL_Delay(500);
 8001afc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001b00:	f001 fc22 	bl	8003348 <HAL_Delay>

        // Check calibration status
        while(!isFullyCalibrated()) HAL_Delay(500);
 8001b04:	e003      	b.n	8001b0e <Calibrate_BNO055+0xfe>
 8001b06:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001b0a:	f001 fc1d 	bl	8003348 <HAL_Delay>
 8001b0e:	f7ff fef1 	bl	80018f4 <isFullyCalibrated>
 8001b12:	4603      	mov	r3, r0
 8001b14:	f083 0301 	eor.w	r3, r3, #1
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d1f3      	bne.n	8001b06 <Calibrate_BNO055+0xf6>
        printf("Sensor is fully calibrated.\n");
 8001b1e:	481a      	ldr	r0, [pc, #104]	@ (8001b88 <Calibrate_BNO055+0x178>)
 8001b20:	f005 fe5c 	bl	80077dc <puts>

        printf("System: %d      Gyro: %d       Accel: %d       MAG: %d\n",calib.System,calib.Gyro , calib.Acc, calib.MAG);
 8001b24:	783b      	ldrb	r3, [r7, #0]
 8001b26:	4619      	mov	r1, r3
 8001b28:	787b      	ldrb	r3, [r7, #1]
 8001b2a:	461a      	mov	r2, r3
 8001b2c:	78bb      	ldrb	r3, [r7, #2]
 8001b2e:	4618      	mov	r0, r3
 8001b30:	78fb      	ldrb	r3, [r7, #3]
 8001b32:	9300      	str	r3, [sp, #0]
 8001b34:	4603      	mov	r3, r0
 8001b36:	4815      	ldr	r0, [pc, #84]	@ (8001b8c <Calibrate_BNO055+0x17c>)
 8001b38:	f005 fde8 	bl	800770c <iprintf>
        if(isFullyCalibrated()) return true;
 8001b3c:	f7ff feda 	bl	80018f4 <isFullyCalibrated>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <Calibrate_BNO055+0x13a>
 8001b46:	2301      	movs	r3, #1
 8001b48:	e000      	b.n	8001b4c <Calibrate_BNO055+0x13c>
        else return false;
 8001b4a:	2300      	movs	r3, #0
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	3708      	adds	r7, #8
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	08009588 	.word	0x08009588
 8001b58:	080095a8 	.word	0x080095a8
 8001b5c:	080095c4 	.word	0x080095c4
 8001b60:	080095f4 	.word	0x080095f4
 8001b64:	08009614 	.word	0x08009614
 8001b68:	08009634 	.word	0x08009634
 8001b6c:	08009668 	.word	0x08009668
 8001b70:	08009678 	.word	0x08009678
 8001b74:	0800969c 	.word	0x0800969c
 8001b78:	080096b8 	.word	0x080096b8
 8001b7c:	080096d4 	.word	0x080096d4
 8001b80:	080096f8 	.word	0x080096f8
 8001b84:	08009710 	.word	0x08009710
 8001b88:	08009754 	.word	0x08009754
 8001b8c:	08009770 	.word	0x08009770

08001b90 <drag_parachute_open>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//paratleri aacak komutu gndermek iin kullanacamz fonksiyonlar elimde olmad iin buralara dummy kullanacam
void drag_parachute_open() {
 8001b90:	b480      	push	{r7}
 8001b92:	af00      	add	r7, sp, #0

}
 8001b94:	bf00      	nop
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr

08001b9e <main_parachute_open>:

void main_parachute_open() {
 8001b9e:	b480      	push	{r7}
 8001ba0:	af00      	add	r7, sp, #0

}
 8001ba2:	bf00      	nop
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr

08001bac <BNO055Sensor_Init>:



//BNO055 konfigurasyonlar

void BNO055Sensor_Init(void) {
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b082      	sub	sp, #8
 8001bb0:	af00      	add	r7, sp, #0

    BNO055_Init_t BNO055_InitStruct = {0};
 8001bb2:	463b      	mov	r3, r7
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	601a      	str	r2, [r3, #0]
 8001bb8:	f8c3 2003 	str.w	r2, [r3, #3]
    ResetBNO055();
 8001bbc:	f7ff f9ec 	bl	8000f98 <ResetBNO055>
    HAL_Delay(100); // sensrn kendine gelmesi iin ksa bir bekleme
 8001bc0:	2064      	movs	r0, #100	@ 0x64
 8001bc2:	f001 fbc1 	bl	8003348 <HAL_Delay>

    BNO055_InitStruct.ACC_Range = Range_16G;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	71bb      	strb	r3, [r7, #6]
    BNO055_InitStruct.OP_Modes = NDOF;
 8001bca:	230c      	movs	r3, #12
 8001bcc:	713b      	strb	r3, [r7, #4]
    BNO055_InitStruct.Unit_Sel = (UNIT_ORI_ANDROID | UNIT_EUL_DEG | UNIT_ACC_MS2);
 8001bce:	2380      	movs	r3, #128	@ 0x80
 8001bd0:	703b      	strb	r3, [r7, #0]

    BNO055_Init(BNO055_InitStruct);
 8001bd2:	463b      	mov	r3, r7
 8001bd4:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001bd8:	f7ff fdb6 	bl	8001748 <BNO055_Init>

    // Rampada beklerken kalibrasyon yapyoruz
    if(Calibrate_BNO055()) {
 8001bdc:	f7ff ff18 	bl	8001a10 <Calibrate_BNO055>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d002      	beq.n	8001bec <BNO055Sensor_Init+0x40>
        getSensorOffsets(OffsetDatas); // baarlysa ofsetleri al
 8001be6:	4803      	ldr	r0, [pc, #12]	@ (8001bf4 <BNO055Sensor_Init+0x48>)
 8001be8:	f7ff fe54 	bl	8001894 <getSensorOffsets>
    }

    else{
        //printf("kalibrasyon baarsz");
    }
}
 8001bec:	bf00      	nop
 8001bee:	3708      	adds	r7, #8
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	200002e0 	.word	0x200002e0

08001bf8 <MS5611_Ramp_Init>:




//MS5611 konfigurasyonlar
void MS5611_Ramp_Init(void) {
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b086      	sub	sp, #24
 8001bfc:	af00      	add	r7, sp, #0

    if(ms5611_init() != 0) {
 8001bfe:	f000 fc83 	bl	8002508 <ms5611_init>
        // printf("hata");
    }

    float summary = 0;
 8001c02:	f04f 0300 	mov.w	r3, #0
 8001c06:	617b      	str	r3, [r7, #20]
    float temp, press, alt; // 3l gelen verileri okumak iin bo deikenler

    for(int i = 0; i < 10; i++) {
 8001c08:	2300      	movs	r3, #0
 8001c0a:	613b      	str	r3, [r7, #16]
 8001c0c:	e015      	b.n	8001c3a <MS5611_Ramp_Init+0x42>
        // fonksiyon 3 veriyi birden okuyup deikenlerin iine atyor
        ms5611_getTemperatureAndPressure(&temp, &press, &alt);
 8001c0e:	1d3a      	adds	r2, r7, #4
 8001c10:	f107 0108 	add.w	r1, r7, #8
 8001c14:	f107 030c 	add.w	r3, r7, #12
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f000 ff6b 	bl	8002af4 <ms5611_getTemperatureAndPressure>
        summary += alt; // biz sadece irtifay alp topluyoruz
 8001c1e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c22:	ed97 7a05 	vldr	s14, [r7, #20]
 8001c26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c2a:	edc7 7a05 	vstr	s15, [r7, #20]
        HAL_Delay(50);
 8001c2e:	2032      	movs	r0, #50	@ 0x32
 8001c30:	f001 fb8a 	bl	8003348 <HAL_Delay>
    for(int i = 0; i < 10; i++) {
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	3301      	adds	r3, #1
 8001c38:	613b      	str	r3, [r7, #16]
 8001c3a:	693b      	ldr	r3, [r7, #16]
 8001c3c:	2b09      	cmp	r3, #9
 8001c3e:	dde6      	ble.n	8001c0e <MS5611_Ramp_Init+0x16>
    }

    groundAltitude = summary / 10.0f; // rampa yksekliini belirledik sonrasnda gerek ykseklii bulmak iin kullanacaz
 8001c40:	ed97 7a05 	vldr	s14, [r7, #20]
 8001c44:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001c48:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c4c:	4b03      	ldr	r3, [pc, #12]	@ (8001c5c <MS5611_Ramp_Init+0x64>)
 8001c4e:	edc3 7a00 	vstr	s15, [r3]
}
 8001c52:	bf00      	nop
 8001c54:	3718      	adds	r7, #24
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	20000274 	.word	0x20000274

08001c60 <Sensor_Init>:


void Sensor_Init(void) {
 8001c60:	b580      	push	{r7, lr}
 8001c62:	af00      	add	r7, sp, #0
    // MS5611 balatma (hi2c2 kullanyor)
    MS5611_Ramp_Init();
 8001c64:	f7ff ffc8 	bl	8001bf8 <MS5611_Ramp_Init>

    // BNO055 balatma
    BNO055Sensor_Init();
 8001c68:	f7ff ffa0 	bl	8001bac <BNO055Sensor_Init>
}
 8001c6c:	bf00      	nop
 8001c6e:	bd80      	pop	{r7, pc}

08001c70 <ucus_algoritmasi>:




// ana kontrol dngmz
void ucus_algoritmasi() {
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b084      	sub	sp, #16
 8001c74:	af00      	add	r7, sp, #0


	float temp, press, alt;

	    // ms5611'den irtifa verisi alyoruz
	    ms5611_getTemperatureAndPressure(&temp, &press, &alt);
 8001c76:	1d3a      	adds	r2, r7, #4
 8001c78:	f107 0108 	add.w	r1, r7, #8
 8001c7c:	f107 030c 	add.w	r3, r7, #12
 8001c80:	4618      	mov	r0, r3
 8001c82:	f000 ff37 	bl	8002af4 <ms5611_getTemperatureAndPressure>

	    // rampa referansn kararak gerek ykseklii buluyoruz
	    currentAltitude = alt - groundAltitude;
 8001c86:	ed97 7a01 	vldr	s14, [r7, #4]
 8001c8a:	4b49      	ldr	r3, [pc, #292]	@ (8001db0 <ucus_algoritmasi+0x140>)
 8001c8c:	edd3 7a00 	vldr	s15, [r3]
 8001c90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c94:	4b47      	ldr	r3, [pc, #284]	@ (8001db4 <ucus_algoritmasi+0x144>)
 8001c96:	edc3 7a00 	vstr	s15, [r3]


    ReadData(&bno_data, SENSOR_EULER); //bno_data.Euler.X; gibi yaplar doldurduk, aada ekeceiz.
 8001c9a:	2140      	movs	r1, #64	@ 0x40
 8001c9c:	4846      	ldr	r0, [pc, #280]	@ (8001db8 <ucus_algoritmasi+0x148>)
 8001c9e:	f7ff f9b3 	bl	8001008 <ReadData>



    // Final State Machine'miz
    switch(currentState) {
 8001ca2:	4b46      	ldr	r3, [pc, #280]	@ (8001dbc <ucus_algoritmasi+0x14c>)
 8001ca4:	781b      	ldrb	r3, [r3, #0]
 8001ca6:	2b04      	cmp	r3, #4
 8001ca8:	d879      	bhi.n	8001d9e <ucus_algoritmasi+0x12e>
 8001caa:	a201      	add	r2, pc, #4	@ (adr r2, 8001cb0 <ucus_algoritmasi+0x40>)
 8001cac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cb0:	08001cc5 	.word	0x08001cc5
 8001cb4:	08001ce3 	.word	0x08001ce3
 8001cb8:	08001d5f 	.word	0x08001d5f
 8001cbc:	08001d81 	.word	0x08001d81
 8001cc0:	08001d9f 	.word	0x08001d9f

        case ON_RAMP:
            // irtifa kontrol, 10 m'den yksekdeysek uuyoruz demektir.
            if (currentAltitude > 10.0f) {
 8001cc4:	4b3b      	ldr	r3, [pc, #236]	@ (8001db4 <ucus_algoritmasi+0x144>)
 8001cc6:	edd3 7a00 	vldr	s15, [r3]
 8001cca:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001cce:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001cd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cd6:	dc00      	bgt.n	8001cda <ucus_algoritmasi+0x6a>
                currentState = IN_FLIGHT;
            }
            break;
 8001cd8:	e061      	b.n	8001d9e <ucus_algoritmasi+0x12e>
                currentState = IN_FLIGHT;
 8001cda:	4b38      	ldr	r3, [pc, #224]	@ (8001dbc <ucus_algoritmasi+0x14c>)
 8001cdc:	2201      	movs	r2, #1
 8001cde:	701a      	strb	r2, [r3, #0]
            break;
 8001ce0:	e05d      	b.n	8001d9e <ucus_algoritmasi+0x12e>

        case IN_FLIGHT:
            if (currentAltitude > maxAltitude) {
 8001ce2:	4b34      	ldr	r3, [pc, #208]	@ (8001db4 <ucus_algoritmasi+0x144>)
 8001ce4:	ed93 7a00 	vldr	s14, [r3]
 8001ce8:	4b35      	ldr	r3, [pc, #212]	@ (8001dc0 <ucus_algoritmasi+0x150>)
 8001cea:	edd3 7a00 	vldr	s15, [r3]
 8001cee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001cf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cf6:	dd03      	ble.n	8001d00 <ucus_algoritmasi+0x90>
                maxAltitude = currentAltitude;
 8001cf8:	4b2e      	ldr	r3, [pc, #184]	@ (8001db4 <ucus_algoritmasi+0x144>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a30      	ldr	r2, [pc, #192]	@ (8001dc0 <ucus_algoritmasi+0x150>)
 8001cfe:	6013      	str	r3, [r2, #0]
            }

            // EK KONTROL, eer roketin diklii (euler aslarna bakarak karar veriyoruz) 80 dereceden fazla saparsa acil durum kurtarmasn balatacaz. (z ekseni genelde dikeyi temsil eder bno055 ktphanelerinde ama sensrn nasl monte edildiine bal olarak da deiebilir, bu donanmla beraber ayarlanacak bir itir.)
            if (bno_data.Euler.Z > 80.0 || bno_data.Euler.Z < -80.0) {
 8001d00:	4b2d      	ldr	r3, [pc, #180]	@ (8001db8 <ucus_algoritmasi+0x148>)
 8001d02:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001d06:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8001dc4 <ucus_algoritmasi+0x154>
 8001d0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d12:	dc09      	bgt.n	8001d28 <ucus_algoritmasi+0xb8>
 8001d14:	4b28      	ldr	r3, [pc, #160]	@ (8001db8 <ucus_algoritmasi+0x148>)
 8001d16:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001d1a:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001dc8 <ucus_algoritmasi+0x158>
 8001d1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d26:	d504      	bpl.n	8001d32 <ucus_algoritmasi+0xc2>
                drag_parachute_open();
 8001d28:	f7ff ff32 	bl	8001b90 <drag_parachute_open>
                currentState = DRAG_PARACHUTE_OPEN;
 8001d2c:	4b23      	ldr	r3, [pc, #140]	@ (8001dbc <ucus_algoritmasi+0x14c>)
 8001d2e:	2202      	movs	r2, #2
 8001d30:	701a      	strb	r2, [r3, #0]
            }

            // apogee tespiti yaptk; eer irtifa dmeye baladysa apogee'ye ulamm ve hatta dmeye balamm demektir
            if (currentAltitude < (maxAltitude - 2.0f)) {
 8001d32:	4b23      	ldr	r3, [pc, #140]	@ (8001dc0 <ucus_algoritmasi+0x150>)
 8001d34:	edd3 7a00 	vldr	s15, [r3]
 8001d38:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001d3c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001d40:	4b1c      	ldr	r3, [pc, #112]	@ (8001db4 <ucus_algoritmasi+0x144>)
 8001d42:	edd3 7a00 	vldr	s15, [r3]
 8001d46:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d4e:	dc00      	bgt.n	8001d52 <ucus_algoritmasi+0xe2>
                drag_parachute_open();
                currentState = DRAG_PARACHUTE_OPEN;
            }
            break;
 8001d50:	e025      	b.n	8001d9e <ucus_algoritmasi+0x12e>
                drag_parachute_open();
 8001d52:	f7ff ff1d 	bl	8001b90 <drag_parachute_open>
                currentState = DRAG_PARACHUTE_OPEN;
 8001d56:	4b19      	ldr	r3, [pc, #100]	@ (8001dbc <ucus_algoritmasi+0x14c>)
 8001d58:	2202      	movs	r2, #2
 8001d5a:	701a      	strb	r2, [r3, #0]
            break;
 8001d5c:	e01f      	b.n	8001d9e <ucus_algoritmasi+0x12e>

        case DRAG_PARACHUTE_OPEN:
            // ana parat alma irtifas (rnekte 500 metre olsun dedim)
            if (currentAltitude < 500.0f) {
 8001d5e:	4b15      	ldr	r3, [pc, #84]	@ (8001db4 <ucus_algoritmasi+0x144>)
 8001d60:	edd3 7a00 	vldr	s15, [r3]
 8001d64:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8001dcc <ucus_algoritmasi+0x15c>
 8001d68:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d70:	d400      	bmi.n	8001d74 <ucus_algoritmasi+0x104>
                main_parachute_open();
                currentState = MAIN_PARACHUTE_OPEN;
            }
            break;
 8001d72:	e014      	b.n	8001d9e <ucus_algoritmasi+0x12e>
                main_parachute_open();
 8001d74:	f7ff ff13 	bl	8001b9e <main_parachute_open>
                currentState = MAIN_PARACHUTE_OPEN;
 8001d78:	4b10      	ldr	r3, [pc, #64]	@ (8001dbc <ucus_algoritmasi+0x14c>)
 8001d7a:	2203      	movs	r2, #3
 8001d7c:	701a      	strb	r2, [r3, #0]
            break;
 8001d7e:	e00e      	b.n	8001d9e <ucus_algoritmasi+0x12e>

        case MAIN_PARACHUTE_OPEN:
            // ini tespiti yaptk; irtifa yere yaknsa LANDED state'ine getik.
            if (currentAltitude < 10.0f) {
 8001d80:	4b0c      	ldr	r3, [pc, #48]	@ (8001db4 <ucus_algoritmasi+0x144>)
 8001d82:	edd3 7a00 	vldr	s15, [r3]
 8001d86:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001d8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d92:	d400      	bmi.n	8001d96 <ucus_algoritmasi+0x126>
                currentState = LANDED;
            }
            break;
 8001d94:	e002      	b.n	8001d9c <ucus_algoritmasi+0x12c>
                currentState = LANDED;
 8001d96:	4b09      	ldr	r3, [pc, #36]	@ (8001dbc <ucus_algoritmasi+0x14c>)
 8001d98:	2204      	movs	r2, #4
 8001d9a:	701a      	strb	r2, [r3, #0]
            break;
 8001d9c:	bf00      	nop
            // telemetri ekranna indi verisi vs gnderilebilir
            break;
    }

    // ykseklik deerini gncelliyoruz
    previousAltitude = currentAltitude;
 8001d9e:	4b05      	ldr	r3, [pc, #20]	@ (8001db4 <ucus_algoritmasi+0x144>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a0b      	ldr	r2, [pc, #44]	@ (8001dd0 <ucus_algoritmasi+0x160>)
 8001da4:	6013      	str	r3, [r2, #0]
}
 8001da6:	bf00      	nop
 8001da8:	3710      	adds	r7, #16
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	20000274 	.word	0x20000274
 8001db4:	200002d4 	.word	0x200002d4
 8001db8:	20000278 	.word	0x20000278
 8001dbc:	200002d0 	.word	0x200002d0
 8001dc0:	200002d8 	.word	0x200002d8
 8001dc4:	42a00000 	.word	0x42a00000
 8001dc8:	c2a00000 	.word	0xc2a00000
 8001dcc:	43fa0000 	.word	0x43fa0000
 8001dd0:	200002dc 	.word	0x200002dc

08001dd4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001dd8:	f001 fa74 	bl	80032c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ddc:	f000 f81a 	bl	8001e14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001de0:	f000 fa5e 	bl	80022a0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001de4:	f000 fa32 	bl	800224c <MX_USART2_UART_Init>
  MX_I2C2_Init();
 8001de8:	f000 f8b4 	bl	8001f54 <MX_I2C2_Init>
  MX_TIM2_Init();
 8001dec:	f000 f916 	bl	800201c <MX_TIM2_Init>
  MX_I2C1_Init();
 8001df0:	f000 f882 	bl	8001ef8 <MX_I2C1_Init>
  MX_TIM3_Init();
 8001df4:	f000 f992 	bl	800211c <MX_TIM3_Init>
  MX_SPI1_Init();
 8001df8:	f000 f8da 	bl	8001fb0 <MX_SPI1_Init>
  MX_FATFS_Init();
 8001dfc:	f005 fafe 	bl	80073fc <MX_FATFS_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  Sensor_Init();
 8001e00:	f7ff ff2e 	bl	8001c60 <Sensor_Init>

  while (1)
  {
    ucus_algoritmasi();
 8001e04:	f7ff ff34 	bl	8001c70 <ucus_algoritmasi>
    HAL_Delay(20);// i2c hattn kilitlememek iin biraz bekleme
 8001e08:	2014      	movs	r0, #20
 8001e0a:	f001 fa9d 	bl	8003348 <HAL_Delay>
    ucus_algoritmasi();
 8001e0e:	bf00      	nop
 8001e10:	e7f8      	b.n	8001e04 <main+0x30>
	...

08001e14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b094      	sub	sp, #80	@ 0x50
 8001e18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e1a:	f107 031c 	add.w	r3, r7, #28
 8001e1e:	2234      	movs	r2, #52	@ 0x34
 8001e20:	2100      	movs	r1, #0
 8001e22:	4618      	mov	r0, r3
 8001e24:	f005 fdba 	bl	800799c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e28:	f107 0308 	add.w	r3, r7, #8
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	601a      	str	r2, [r3, #0]
 8001e30:	605a      	str	r2, [r3, #4]
 8001e32:	609a      	str	r2, [r3, #8]
 8001e34:	60da      	str	r2, [r3, #12]
 8001e36:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e38:	2300      	movs	r3, #0
 8001e3a:	607b      	str	r3, [r7, #4]
 8001e3c:	4b2c      	ldr	r3, [pc, #176]	@ (8001ef0 <SystemClock_Config+0xdc>)
 8001e3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e40:	4a2b      	ldr	r2, [pc, #172]	@ (8001ef0 <SystemClock_Config+0xdc>)
 8001e42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e46:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e48:	4b29      	ldr	r3, [pc, #164]	@ (8001ef0 <SystemClock_Config+0xdc>)
 8001e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e50:	607b      	str	r3, [r7, #4]
 8001e52:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e54:	2300      	movs	r3, #0
 8001e56:	603b      	str	r3, [r7, #0]
 8001e58:	4b26      	ldr	r3, [pc, #152]	@ (8001ef4 <SystemClock_Config+0xe0>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a25      	ldr	r2, [pc, #148]	@ (8001ef4 <SystemClock_Config+0xe0>)
 8001e5e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001e62:	6013      	str	r3, [r2, #0]
 8001e64:	4b23      	ldr	r3, [pc, #140]	@ (8001ef4 <SystemClock_Config+0xe0>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001e6c:	603b      	str	r3, [r7, #0]
 8001e6e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e70:	2302      	movs	r3, #2
 8001e72:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e74:	2301      	movs	r3, #1
 8001e76:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e78:	2310      	movs	r3, #16
 8001e7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e7c:	2302      	movs	r3, #2
 8001e7e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001e80:	2300      	movs	r3, #0
 8001e82:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001e84:	2308      	movs	r3, #8
 8001e86:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001e88:	23b4      	movs	r3, #180	@ 0xb4
 8001e8a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e8c:	2302      	movs	r3, #2
 8001e8e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001e90:	2302      	movs	r3, #2
 8001e92:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001e94:	2302      	movs	r3, #2
 8001e96:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e98:	f107 031c 	add.w	r3, r7, #28
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f003 f925 	bl	80050ec <HAL_RCC_OscConfig>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d001      	beq.n	8001eac <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001ea8:	f000 fabe 	bl	8002428 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001eac:	f002 fd52 	bl	8004954 <HAL_PWREx_EnableOverDrive>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d001      	beq.n	8001eba <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001eb6:	f000 fab7 	bl	8002428 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001eba:	230f      	movs	r3, #15
 8001ebc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ebe:	2302      	movs	r3, #2
 8001ec0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001ec6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001eca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001ecc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ed0:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001ed2:	f107 0308 	add.w	r3, r7, #8
 8001ed6:	2105      	movs	r1, #5
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f002 fd8b 	bl	80049f4 <HAL_RCC_ClockConfig>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d001      	beq.n	8001ee8 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001ee4:	f000 faa0 	bl	8002428 <Error_Handler>
  }
}
 8001ee8:	bf00      	nop
 8001eea:	3750      	adds	r7, #80	@ 0x50
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	40023800 	.word	0x40023800
 8001ef4:	40007000 	.word	0x40007000

08001ef8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001efc:	4b12      	ldr	r3, [pc, #72]	@ (8001f48 <MX_I2C1_Init+0x50>)
 8001efe:	4a13      	ldr	r2, [pc, #76]	@ (8001f4c <MX_I2C1_Init+0x54>)
 8001f00:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001f02:	4b11      	ldr	r3, [pc, #68]	@ (8001f48 <MX_I2C1_Init+0x50>)
 8001f04:	4a12      	ldr	r2, [pc, #72]	@ (8001f50 <MX_I2C1_Init+0x58>)
 8001f06:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001f08:	4b0f      	ldr	r3, [pc, #60]	@ (8001f48 <MX_I2C1_Init+0x50>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001f0e:	4b0e      	ldr	r3, [pc, #56]	@ (8001f48 <MX_I2C1_Init+0x50>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f14:	4b0c      	ldr	r3, [pc, #48]	@ (8001f48 <MX_I2C1_Init+0x50>)
 8001f16:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001f1a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f1c:	4b0a      	ldr	r3, [pc, #40]	@ (8001f48 <MX_I2C1_Init+0x50>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001f22:	4b09      	ldr	r3, [pc, #36]	@ (8001f48 <MX_I2C1_Init+0x50>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f28:	4b07      	ldr	r3, [pc, #28]	@ (8001f48 <MX_I2C1_Init+0x50>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f2e:	4b06      	ldr	r3, [pc, #24]	@ (8001f48 <MX_I2C1_Init+0x50>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001f34:	4804      	ldr	r0, [pc, #16]	@ (8001f48 <MX_I2C1_Init+0x50>)
 8001f36:	f001 fd4d 	bl	80039d4 <HAL_I2C_Init>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d001      	beq.n	8001f44 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001f40:	f000 fa72 	bl	8002428 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001f44:	bf00      	nop
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	200000a0 	.word	0x200000a0
 8001f4c:	40005400 	.word	0x40005400
 8001f50:	000186a0 	.word	0x000186a0

08001f54 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001f58:	4b12      	ldr	r3, [pc, #72]	@ (8001fa4 <MX_I2C2_Init+0x50>)
 8001f5a:	4a13      	ldr	r2, [pc, #76]	@ (8001fa8 <MX_I2C2_Init+0x54>)
 8001f5c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001f5e:	4b11      	ldr	r3, [pc, #68]	@ (8001fa4 <MX_I2C2_Init+0x50>)
 8001f60:	4a12      	ldr	r2, [pc, #72]	@ (8001fac <MX_I2C2_Init+0x58>)
 8001f62:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001f64:	4b0f      	ldr	r3, [pc, #60]	@ (8001fa4 <MX_I2C2_Init+0x50>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001f6a:	4b0e      	ldr	r3, [pc, #56]	@ (8001fa4 <MX_I2C2_Init+0x50>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f70:	4b0c      	ldr	r3, [pc, #48]	@ (8001fa4 <MX_I2C2_Init+0x50>)
 8001f72:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001f76:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f78:	4b0a      	ldr	r3, [pc, #40]	@ (8001fa4 <MX_I2C2_Init+0x50>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001f7e:	4b09      	ldr	r3, [pc, #36]	@ (8001fa4 <MX_I2C2_Init+0x50>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f84:	4b07      	ldr	r3, [pc, #28]	@ (8001fa4 <MX_I2C2_Init+0x50>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f8a:	4b06      	ldr	r3, [pc, #24]	@ (8001fa4 <MX_I2C2_Init+0x50>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001f90:	4804      	ldr	r0, [pc, #16]	@ (8001fa4 <MX_I2C2_Init+0x50>)
 8001f92:	f001 fd1f 	bl	80039d4 <HAL_I2C_Init>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d001      	beq.n	8001fa0 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001f9c:	f000 fa44 	bl	8002428 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001fa0:	bf00      	nop
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	200000f4 	.word	0x200000f4
 8001fa8:	40005800 	.word	0x40005800
 8001fac:	000186a0 	.word	0x000186a0

08001fb0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001fb4:	4b17      	ldr	r3, [pc, #92]	@ (8002014 <MX_SPI1_Init+0x64>)
 8001fb6:	4a18      	ldr	r2, [pc, #96]	@ (8002018 <MX_SPI1_Init+0x68>)
 8001fb8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001fba:	4b16      	ldr	r3, [pc, #88]	@ (8002014 <MX_SPI1_Init+0x64>)
 8001fbc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001fc0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001fc2:	4b14      	ldr	r3, [pc, #80]	@ (8002014 <MX_SPI1_Init+0x64>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001fc8:	4b12      	ldr	r3, [pc, #72]	@ (8002014 <MX_SPI1_Init+0x64>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001fce:	4b11      	ldr	r3, [pc, #68]	@ (8002014 <MX_SPI1_Init+0x64>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001fd4:	4b0f      	ldr	r3, [pc, #60]	@ (8002014 <MX_SPI1_Init+0x64>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001fda:	4b0e      	ldr	r3, [pc, #56]	@ (8002014 <MX_SPI1_Init+0x64>)
 8001fdc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001fe0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001fe2:	4b0c      	ldr	r3, [pc, #48]	@ (8002014 <MX_SPI1_Init+0x64>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001fe8:	4b0a      	ldr	r3, [pc, #40]	@ (8002014 <MX_SPI1_Init+0x64>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001fee:	4b09      	ldr	r3, [pc, #36]	@ (8002014 <MX_SPI1_Init+0x64>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ff4:	4b07      	ldr	r3, [pc, #28]	@ (8002014 <MX_SPI1_Init+0x64>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001ffa:	4b06      	ldr	r3, [pc, #24]	@ (8002014 <MX_SPI1_Init+0x64>)
 8001ffc:	220a      	movs	r2, #10
 8001ffe:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002000:	4804      	ldr	r0, [pc, #16]	@ (8002014 <MX_SPI1_Init+0x64>)
 8002002:	f003 fb11 	bl	8005628 <HAL_SPI_Init>
 8002006:	4603      	mov	r3, r0
 8002008:	2b00      	cmp	r3, #0
 800200a:	d001      	beq.n	8002010 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800200c:	f000 fa0c 	bl	8002428 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002010:	bf00      	nop
 8002012:	bd80      	pop	{r7, pc}
 8002014:	20000148 	.word	0x20000148
 8002018:	40013000 	.word	0x40013000

0800201c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b08e      	sub	sp, #56	@ 0x38
 8002020:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002022:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002026:	2200      	movs	r2, #0
 8002028:	601a      	str	r2, [r3, #0]
 800202a:	605a      	str	r2, [r3, #4]
 800202c:	609a      	str	r2, [r3, #8]
 800202e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002030:	f107 0320 	add.w	r3, r7, #32
 8002034:	2200      	movs	r2, #0
 8002036:	601a      	str	r2, [r3, #0]
 8002038:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800203a:	1d3b      	adds	r3, r7, #4
 800203c:	2200      	movs	r2, #0
 800203e:	601a      	str	r2, [r3, #0]
 8002040:	605a      	str	r2, [r3, #4]
 8002042:	609a      	str	r2, [r3, #8]
 8002044:	60da      	str	r2, [r3, #12]
 8002046:	611a      	str	r2, [r3, #16]
 8002048:	615a      	str	r2, [r3, #20]
 800204a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800204c:	4b32      	ldr	r3, [pc, #200]	@ (8002118 <MX_TIM2_Init+0xfc>)
 800204e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002052:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 180-1;
 8002054:	4b30      	ldr	r3, [pc, #192]	@ (8002118 <MX_TIM2_Init+0xfc>)
 8002056:	22b3      	movs	r2, #179	@ 0xb3
 8002058:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800205a:	4b2f      	ldr	r3, [pc, #188]	@ (8002118 <MX_TIM2_Init+0xfc>)
 800205c:	2200      	movs	r2, #0
 800205e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8002060:	4b2d      	ldr	r3, [pc, #180]	@ (8002118 <MX_TIM2_Init+0xfc>)
 8002062:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002066:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002068:	4b2b      	ldr	r3, [pc, #172]	@ (8002118 <MX_TIM2_Init+0xfc>)
 800206a:	2200      	movs	r2, #0
 800206c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800206e:	4b2a      	ldr	r3, [pc, #168]	@ (8002118 <MX_TIM2_Init+0xfc>)
 8002070:	2200      	movs	r2, #0
 8002072:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002074:	4828      	ldr	r0, [pc, #160]	@ (8002118 <MX_TIM2_Init+0xfc>)
 8002076:	f003 fb60 	bl	800573a <HAL_TIM_Base_Init>
 800207a:	4603      	mov	r3, r0
 800207c:	2b00      	cmp	r3, #0
 800207e:	d001      	beq.n	8002084 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002080:	f000 f9d2 	bl	8002428 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002084:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002088:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800208a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800208e:	4619      	mov	r1, r3
 8002090:	4821      	ldr	r0, [pc, #132]	@ (8002118 <MX_TIM2_Init+0xfc>)
 8002092:	f003 fe35 	bl	8005d00 <HAL_TIM_ConfigClockSource>
 8002096:	4603      	mov	r3, r0
 8002098:	2b00      	cmp	r3, #0
 800209a:	d001      	beq.n	80020a0 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800209c:	f000 f9c4 	bl	8002428 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80020a0:	481d      	ldr	r0, [pc, #116]	@ (8002118 <MX_TIM2_Init+0xfc>)
 80020a2:	f003 fc09 	bl	80058b8 <HAL_TIM_PWM_Init>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d001      	beq.n	80020b0 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80020ac:	f000 f9bc 	bl	8002428 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020b0:	2300      	movs	r3, #0
 80020b2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020b4:	2300      	movs	r3, #0
 80020b6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80020b8:	f107 0320 	add.w	r3, r7, #32
 80020bc:	4619      	mov	r1, r3
 80020be:	4816      	ldr	r0, [pc, #88]	@ (8002118 <MX_TIM2_Init+0xfc>)
 80020c0:	f004 f9f8 	bl	80064b4 <HAL_TIMEx_MasterConfigSynchronization>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d001      	beq.n	80020ce <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80020ca:	f000 f9ad 	bl	8002428 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020ce:	2360      	movs	r3, #96	@ 0x60
 80020d0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80020d2:	2300      	movs	r3, #0
 80020d4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020d6:	2300      	movs	r3, #0
 80020d8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020da:	2300      	movs	r3, #0
 80020dc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80020de:	1d3b      	adds	r3, r7, #4
 80020e0:	2200      	movs	r2, #0
 80020e2:	4619      	mov	r1, r3
 80020e4:	480c      	ldr	r0, [pc, #48]	@ (8002118 <MX_TIM2_Init+0xfc>)
 80020e6:	f003 fd49 	bl	8005b7c <HAL_TIM_PWM_ConfigChannel>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d001      	beq.n	80020f4 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80020f0:	f000 f99a 	bl	8002428 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80020f4:	1d3b      	adds	r3, r7, #4
 80020f6:	2204      	movs	r2, #4
 80020f8:	4619      	mov	r1, r3
 80020fa:	4807      	ldr	r0, [pc, #28]	@ (8002118 <MX_TIM2_Init+0xfc>)
 80020fc:	f003 fd3e 	bl	8005b7c <HAL_TIM_PWM_ConfigChannel>
 8002100:	4603      	mov	r3, r0
 8002102:	2b00      	cmp	r3, #0
 8002104:	d001      	beq.n	800210a <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8002106:	f000 f98f 	bl	8002428 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800210a:	4803      	ldr	r0, [pc, #12]	@ (8002118 <MX_TIM2_Init+0xfc>)
 800210c:	f000 fe74 	bl	8002df8 <HAL_TIM_MspPostInit>

}
 8002110:	bf00      	nop
 8002112:	3738      	adds	r7, #56	@ 0x38
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	200001a0 	.word	0x200001a0

0800211c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b08e      	sub	sp, #56	@ 0x38
 8002120:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002122:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002126:	2200      	movs	r2, #0
 8002128:	601a      	str	r2, [r3, #0]
 800212a:	605a      	str	r2, [r3, #4]
 800212c:	609a      	str	r2, [r3, #8]
 800212e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002130:	f107 0320 	add.w	r3, r7, #32
 8002134:	2200      	movs	r2, #0
 8002136:	601a      	str	r2, [r3, #0]
 8002138:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800213a:	1d3b      	adds	r3, r7, #4
 800213c:	2200      	movs	r2, #0
 800213e:	601a      	str	r2, [r3, #0]
 8002140:	605a      	str	r2, [r3, #4]
 8002142:	609a      	str	r2, [r3, #8]
 8002144:	60da      	str	r2, [r3, #12]
 8002146:	611a      	str	r2, [r3, #16]
 8002148:	615a      	str	r2, [r3, #20]
 800214a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800214c:	4b3d      	ldr	r3, [pc, #244]	@ (8002244 <MX_TIM3_Init+0x128>)
 800214e:	4a3e      	ldr	r2, [pc, #248]	@ (8002248 <MX_TIM3_Init+0x12c>)
 8002150:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 180-1;
 8002152:	4b3c      	ldr	r3, [pc, #240]	@ (8002244 <MX_TIM3_Init+0x128>)
 8002154:	22b3      	movs	r2, #179	@ 0xb3
 8002156:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002158:	4b3a      	ldr	r3, [pc, #232]	@ (8002244 <MX_TIM3_Init+0x128>)
 800215a:	2200      	movs	r2, #0
 800215c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 800215e:	4b39      	ldr	r3, [pc, #228]	@ (8002244 <MX_TIM3_Init+0x128>)
 8002160:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002164:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002166:	4b37      	ldr	r3, [pc, #220]	@ (8002244 <MX_TIM3_Init+0x128>)
 8002168:	2200      	movs	r2, #0
 800216a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800216c:	4b35      	ldr	r3, [pc, #212]	@ (8002244 <MX_TIM3_Init+0x128>)
 800216e:	2200      	movs	r2, #0
 8002170:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002172:	4834      	ldr	r0, [pc, #208]	@ (8002244 <MX_TIM3_Init+0x128>)
 8002174:	f003 fae1 	bl	800573a <HAL_TIM_Base_Init>
 8002178:	4603      	mov	r3, r0
 800217a:	2b00      	cmp	r3, #0
 800217c:	d001      	beq.n	8002182 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800217e:	f000 f953 	bl	8002428 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002182:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002186:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002188:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800218c:	4619      	mov	r1, r3
 800218e:	482d      	ldr	r0, [pc, #180]	@ (8002244 <MX_TIM3_Init+0x128>)
 8002190:	f003 fdb6 	bl	8005d00 <HAL_TIM_ConfigClockSource>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d001      	beq.n	800219e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800219a:	f000 f945 	bl	8002428 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800219e:	4829      	ldr	r0, [pc, #164]	@ (8002244 <MX_TIM3_Init+0x128>)
 80021a0:	f003 fb8a 	bl	80058b8 <HAL_TIM_PWM_Init>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d001      	beq.n	80021ae <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80021aa:	f000 f93d 	bl	8002428 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021ae:	2300      	movs	r3, #0
 80021b0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021b2:	2300      	movs	r3, #0
 80021b4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80021b6:	f107 0320 	add.w	r3, r7, #32
 80021ba:	4619      	mov	r1, r3
 80021bc:	4821      	ldr	r0, [pc, #132]	@ (8002244 <MX_TIM3_Init+0x128>)
 80021be:	f004 f979 	bl	80064b4 <HAL_TIMEx_MasterConfigSynchronization>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d001      	beq.n	80021cc <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80021c8:	f000 f92e 	bl	8002428 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021cc:	2360      	movs	r3, #96	@ 0x60
 80021ce:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80021d0:	2300      	movs	r3, #0
 80021d2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021d4:	2300      	movs	r3, #0
 80021d6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021d8:	2300      	movs	r3, #0
 80021da:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80021dc:	1d3b      	adds	r3, r7, #4
 80021de:	2200      	movs	r2, #0
 80021e0:	4619      	mov	r1, r3
 80021e2:	4818      	ldr	r0, [pc, #96]	@ (8002244 <MX_TIM3_Init+0x128>)
 80021e4:	f003 fcca 	bl	8005b7c <HAL_TIM_PWM_ConfigChannel>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80021ee:	f000 f91b 	bl	8002428 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80021f2:	1d3b      	adds	r3, r7, #4
 80021f4:	2204      	movs	r2, #4
 80021f6:	4619      	mov	r1, r3
 80021f8:	4812      	ldr	r0, [pc, #72]	@ (8002244 <MX_TIM3_Init+0x128>)
 80021fa:	f003 fcbf 	bl	8005b7c <HAL_TIM_PWM_ConfigChannel>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b00      	cmp	r3, #0
 8002202:	d001      	beq.n	8002208 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8002204:	f000 f910 	bl	8002428 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002208:	1d3b      	adds	r3, r7, #4
 800220a:	2208      	movs	r2, #8
 800220c:	4619      	mov	r1, r3
 800220e:	480d      	ldr	r0, [pc, #52]	@ (8002244 <MX_TIM3_Init+0x128>)
 8002210:	f003 fcb4 	bl	8005b7c <HAL_TIM_PWM_ConfigChannel>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d001      	beq.n	800221e <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 800221a:	f000 f905 	bl	8002428 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800221e:	1d3b      	adds	r3, r7, #4
 8002220:	220c      	movs	r2, #12
 8002222:	4619      	mov	r1, r3
 8002224:	4807      	ldr	r0, [pc, #28]	@ (8002244 <MX_TIM3_Init+0x128>)
 8002226:	f003 fca9 	bl	8005b7c <HAL_TIM_PWM_ConfigChannel>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d001      	beq.n	8002234 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 8002230:	f000 f8fa 	bl	8002428 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002234:	4803      	ldr	r0, [pc, #12]	@ (8002244 <MX_TIM3_Init+0x128>)
 8002236:	f000 fddf 	bl	8002df8 <HAL_TIM_MspPostInit>

}
 800223a:	bf00      	nop
 800223c:	3738      	adds	r7, #56	@ 0x38
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	200001e8 	.word	0x200001e8
 8002248:	40000400 	.word	0x40000400

0800224c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002250:	4b11      	ldr	r3, [pc, #68]	@ (8002298 <MX_USART2_UART_Init+0x4c>)
 8002252:	4a12      	ldr	r2, [pc, #72]	@ (800229c <MX_USART2_UART_Init+0x50>)
 8002254:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002256:	4b10      	ldr	r3, [pc, #64]	@ (8002298 <MX_USART2_UART_Init+0x4c>)
 8002258:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800225c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800225e:	4b0e      	ldr	r3, [pc, #56]	@ (8002298 <MX_USART2_UART_Init+0x4c>)
 8002260:	2200      	movs	r2, #0
 8002262:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002264:	4b0c      	ldr	r3, [pc, #48]	@ (8002298 <MX_USART2_UART_Init+0x4c>)
 8002266:	2200      	movs	r2, #0
 8002268:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800226a:	4b0b      	ldr	r3, [pc, #44]	@ (8002298 <MX_USART2_UART_Init+0x4c>)
 800226c:	2200      	movs	r2, #0
 800226e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002270:	4b09      	ldr	r3, [pc, #36]	@ (8002298 <MX_USART2_UART_Init+0x4c>)
 8002272:	220c      	movs	r2, #12
 8002274:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002276:	4b08      	ldr	r3, [pc, #32]	@ (8002298 <MX_USART2_UART_Init+0x4c>)
 8002278:	2200      	movs	r2, #0
 800227a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800227c:	4b06      	ldr	r3, [pc, #24]	@ (8002298 <MX_USART2_UART_Init+0x4c>)
 800227e:	2200      	movs	r2, #0
 8002280:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002282:	4805      	ldr	r0, [pc, #20]	@ (8002298 <MX_USART2_UART_Init+0x4c>)
 8002284:	f004 f9a6 	bl	80065d4 <HAL_UART_Init>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d001      	beq.n	8002292 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800228e:	f000 f8cb 	bl	8002428 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002292:	bf00      	nop
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	20000230 	.word	0x20000230
 800229c:	40004400 	.word	0x40004400

080022a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b08a      	sub	sp, #40	@ 0x28
 80022a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022a6:	f107 0314 	add.w	r3, r7, #20
 80022aa:	2200      	movs	r2, #0
 80022ac:	601a      	str	r2, [r3, #0]
 80022ae:	605a      	str	r2, [r3, #4]
 80022b0:	609a      	str	r2, [r3, #8]
 80022b2:	60da      	str	r2, [r3, #12]
 80022b4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80022b6:	2300      	movs	r3, #0
 80022b8:	613b      	str	r3, [r7, #16]
 80022ba:	4b4d      	ldr	r3, [pc, #308]	@ (80023f0 <MX_GPIO_Init+0x150>)
 80022bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022be:	4a4c      	ldr	r2, [pc, #304]	@ (80023f0 <MX_GPIO_Init+0x150>)
 80022c0:	f043 0304 	orr.w	r3, r3, #4
 80022c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80022c6:	4b4a      	ldr	r3, [pc, #296]	@ (80023f0 <MX_GPIO_Init+0x150>)
 80022c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ca:	f003 0304 	and.w	r3, r3, #4
 80022ce:	613b      	str	r3, [r7, #16]
 80022d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80022d2:	2300      	movs	r3, #0
 80022d4:	60fb      	str	r3, [r7, #12]
 80022d6:	4b46      	ldr	r3, [pc, #280]	@ (80023f0 <MX_GPIO_Init+0x150>)
 80022d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022da:	4a45      	ldr	r2, [pc, #276]	@ (80023f0 <MX_GPIO_Init+0x150>)
 80022dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80022e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80022e2:	4b43      	ldr	r3, [pc, #268]	@ (80023f0 <MX_GPIO_Init+0x150>)
 80022e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022ea:	60fb      	str	r3, [r7, #12]
 80022ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ee:	2300      	movs	r3, #0
 80022f0:	60bb      	str	r3, [r7, #8]
 80022f2:	4b3f      	ldr	r3, [pc, #252]	@ (80023f0 <MX_GPIO_Init+0x150>)
 80022f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f6:	4a3e      	ldr	r2, [pc, #248]	@ (80023f0 <MX_GPIO_Init+0x150>)
 80022f8:	f043 0301 	orr.w	r3, r3, #1
 80022fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80022fe:	4b3c      	ldr	r3, [pc, #240]	@ (80023f0 <MX_GPIO_Init+0x150>)
 8002300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002302:	f003 0301 	and.w	r3, r3, #1
 8002306:	60bb      	str	r3, [r7, #8]
 8002308:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800230a:	2300      	movs	r3, #0
 800230c:	607b      	str	r3, [r7, #4]
 800230e:	4b38      	ldr	r3, [pc, #224]	@ (80023f0 <MX_GPIO_Init+0x150>)
 8002310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002312:	4a37      	ldr	r2, [pc, #220]	@ (80023f0 <MX_GPIO_Init+0x150>)
 8002314:	f043 0302 	orr.w	r3, r3, #2
 8002318:	6313      	str	r3, [r2, #48]	@ 0x30
 800231a:	4b35      	ldr	r3, [pc, #212]	@ (80023f0 <MX_GPIO_Init+0x150>)
 800231c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800231e:	f003 0302 	and.w	r3, r3, #2
 8002322:	607b      	str	r3, [r7, #4]
 8002324:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002326:	2300      	movs	r3, #0
 8002328:	603b      	str	r3, [r7, #0]
 800232a:	4b31      	ldr	r3, [pc, #196]	@ (80023f0 <MX_GPIO_Init+0x150>)
 800232c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800232e:	4a30      	ldr	r2, [pc, #192]	@ (80023f0 <MX_GPIO_Init+0x150>)
 8002330:	f043 0308 	orr.w	r3, r3, #8
 8002334:	6313      	str	r3, [r2, #48]	@ 0x30
 8002336:	4b2e      	ldr	r3, [pc, #184]	@ (80023f0 <MX_GPIO_Init+0x150>)
 8002338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800233a:	f003 0308 	and.w	r3, r3, #8
 800233e:	603b      	str	r3, [r7, #0]
 8002340:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8002342:	2200      	movs	r2, #0
 8002344:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002348:	482a      	ldr	r0, [pc, #168]	@ (80023f4 <MX_GPIO_Init+0x154>)
 800234a:	f001 fb29 	bl	80039a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SRV_KRT_Pin|LED_1_Pin|BNO_RST_Pin, GPIO_PIN_RESET);
 800234e:	2200      	movs	r2, #0
 8002350:	f244 0128 	movw	r1, #16424	@ 0x4028
 8002354:	4828      	ldr	r0, [pc, #160]	@ (80023f8 <MX_GPIO_Init+0x158>)
 8002356:	f001 fb23 	bl	80039a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CSS_GPIO_Port, SD_CSS_Pin, GPIO_PIN_RESET);
 800235a:	2200      	movs	r2, #0
 800235c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002360:	4826      	ldr	r0, [pc, #152]	@ (80023fc <MX_GPIO_Init+0x15c>)
 8002362:	f001 fb1d 	bl	80039a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_RESET);
 8002366:	2200      	movs	r2, #0
 8002368:	2104      	movs	r1, #4
 800236a:	4825      	ldr	r0, [pc, #148]	@ (8002400 <MX_GPIO_Init+0x160>)
 800236c:	f001 fb18 	bl	80039a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002370:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002374:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002376:	2301      	movs	r3, #1
 8002378:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237a:	2300      	movs	r3, #0
 800237c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800237e:	2300      	movs	r3, #0
 8002380:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002382:	f107 0314 	add.w	r3, r7, #20
 8002386:	4619      	mov	r1, r3
 8002388:	481a      	ldr	r0, [pc, #104]	@ (80023f4 <MX_GPIO_Init+0x154>)
 800238a:	f001 f975 	bl	8003678 <HAL_GPIO_Init>

  /*Configure GPIO pins : SRV_KRT_Pin LED_1_Pin BNO_RST_Pin */
  GPIO_InitStruct.Pin = SRV_KRT_Pin|LED_1_Pin|BNO_RST_Pin;
 800238e:	f244 0328 	movw	r3, #16424	@ 0x4028
 8002392:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002394:	2301      	movs	r3, #1
 8002396:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002398:	2300      	movs	r3, #0
 800239a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800239c:	2300      	movs	r3, #0
 800239e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023a0:	f107 0314 	add.w	r3, r7, #20
 80023a4:	4619      	mov	r1, r3
 80023a6:	4814      	ldr	r0, [pc, #80]	@ (80023f8 <MX_GPIO_Init+0x158>)
 80023a8:	f001 f966 	bl	8003678 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CSS_Pin */
  GPIO_InitStruct.Pin = SD_CSS_Pin;
 80023ac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80023b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023b2:	2301      	movs	r3, #1
 80023b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b6:	2300      	movs	r3, #0
 80023b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023ba:	2300      	movs	r3, #0
 80023bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_CSS_GPIO_Port, &GPIO_InitStruct);
 80023be:	f107 0314 	add.w	r3, r7, #20
 80023c2:	4619      	mov	r1, r3
 80023c4:	480d      	ldr	r0, [pc, #52]	@ (80023fc <MX_GPIO_Init+0x15c>)
 80023c6:	f001 f957 	bl	8003678 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_2_Pin */
  GPIO_InitStruct.Pin = LED_2_Pin;
 80023ca:	2304      	movs	r3, #4
 80023cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023ce:	2301      	movs	r3, #1
 80023d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d2:	2300      	movs	r3, #0
 80023d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023d6:	2300      	movs	r3, #0
 80023d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_2_GPIO_Port, &GPIO_InitStruct);
 80023da:	f107 0314 	add.w	r3, r7, #20
 80023de:	4619      	mov	r1, r3
 80023e0:	4807      	ldr	r0, [pc, #28]	@ (8002400 <MX_GPIO_Init+0x160>)
 80023e2:	f001 f949 	bl	8003678 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80023e6:	bf00      	nop
 80023e8:	3728      	adds	r7, #40	@ 0x28
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	40023800 	.word	0x40023800
 80023f4:	40020800 	.word	0x40020800
 80023f8:	40020400 	.word	0x40020400
 80023fc:	40020000 	.word	0x40020000
 8002400:	40020c00 	.word	0x40020c00

08002404 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b082      	sub	sp, #8
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a04      	ldr	r2, [pc, #16]	@ (8002424 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d101      	bne.n	800241a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002416:	f000 ff77 	bl	8003308 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800241a:	bf00      	nop
 800241c:	3708      	adds	r7, #8
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	40010000 	.word	0x40010000

08002428 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002428:	b480      	push	{r7}
 800242a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800242c:	b672      	cpsid	i
}
 800242e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002430:	bf00      	nop
 8002432:	e7fd      	b.n	8002430 <Error_Handler+0x8>

08002434 <ms5611_i2c_write_byte>:

static int32_t temperature;
static int32_t pressure;
static float altitude_m;

void ms5611_i2c_write_byte(uint8_t reg, uint8_t data) { // send data func. to sensor register
 8002434:	b580      	push	{r7, lr}
 8002436:	b086      	sub	sp, #24
 8002438:	af04      	add	r7, sp, #16
 800243a:	4603      	mov	r3, r0
 800243c:	460a      	mov	r2, r1
 800243e:	71fb      	strb	r3, [r7, #7]
 8002440:	4613      	mov	r3, r2
 8002442:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(MS5611_I2C, MS5611_ADDRESS << 1, reg,
 8002444:	79fb      	ldrb	r3, [r7, #7]
 8002446:	b29a      	uxth	r2, r3
 8002448:	2364      	movs	r3, #100	@ 0x64
 800244a:	9302      	str	r3, [sp, #8]
 800244c:	2301      	movs	r3, #1
 800244e:	9301      	str	r3, [sp, #4]
 8002450:	1dbb      	adds	r3, r7, #6
 8002452:	9300      	str	r3, [sp, #0]
 8002454:	2301      	movs	r3, #1
 8002456:	21ee      	movs	r1, #238	@ 0xee
 8002458:	4803      	ldr	r0, [pc, #12]	@ (8002468 <ms5611_i2c_write_byte+0x34>)
 800245a:	f001 fbff 	bl	8003c5c <HAL_I2C_Mem_Write>
                      I2C_MEMADD_SIZE_8BIT, &data, 1, 100);
}
 800245e:	bf00      	nop
 8002460:	3708      	adds	r7, #8
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	200000f4 	.word	0x200000f4

0800246c <ms5611_i2c_read_word>:
void ms5611_i2c_read_byte(uint8_t reg, uint8_t *data) { // data read func. from sensor register
    HAL_I2C_Mem_Read(MS5611_I2C, MS5611_ADDRESS << 1, reg, I2C_MEMADD_SIZE_8BIT,
                     data, 1, 100);
}

uint16_t ms5611_i2c_read_word(uint8_t reg) {
 800246c:	b580      	push	{r7, lr}
 800246e:	b088      	sub	sp, #32
 8002470:	af04      	add	r7, sp, #16
 8002472:	4603      	mov	r3, r0
 8002474:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];
    HAL_I2C_Mem_Read(MS5611_I2C, MS5611_ADDRESS << 1, reg, I2C_MEMADD_SIZE_8BIT,
 8002476:	79fb      	ldrb	r3, [r7, #7]
 8002478:	b29a      	uxth	r2, r3
 800247a:	2364      	movs	r3, #100	@ 0x64
 800247c:	9302      	str	r3, [sp, #8]
 800247e:	2302      	movs	r3, #2
 8002480:	9301      	str	r3, [sp, #4]
 8002482:	f107 030c 	add.w	r3, r7, #12
 8002486:	9300      	str	r3, [sp, #0]
 8002488:	2301      	movs	r3, #1
 800248a:	21ee      	movs	r1, #238	@ 0xee
 800248c:	4807      	ldr	r0, [pc, #28]	@ (80024ac <ms5611_i2c_read_word+0x40>)
 800248e:	f001 fcdf 	bl	8003e50 <HAL_I2C_Mem_Read>
                     data, 2, 100);
    return (data[0] << 8) | data[1];
 8002492:	7b3b      	ldrb	r3, [r7, #12]
 8002494:	b21b      	sxth	r3, r3
 8002496:	021b      	lsls	r3, r3, #8
 8002498:	b21a      	sxth	r2, r3
 800249a:	7b7b      	ldrb	r3, [r7, #13]
 800249c:	b21b      	sxth	r3, r3
 800249e:	4313      	orrs	r3, r2
 80024a0:	b21b      	sxth	r3, r3
 80024a2:	b29b      	uxth	r3, r3
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	3710      	adds	r7, #16
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}
 80024ac:	200000f4 	.word	0x200000f4

080024b0 <ms5611_i2c_read_24bits>:

uint32_t ms5611_i2c_read_24bits(uint8_t reg) {
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b088      	sub	sp, #32
 80024b4:	af04      	add	r7, sp, #16
 80024b6:	4603      	mov	r3, r0
 80024b8:	71fb      	strb	r3, [r7, #7]
    uint8_t data[3];
    HAL_I2C_Mem_Read(MS5611_I2C, MS5611_ADDRESS << 1, reg, I2C_MEMADD_SIZE_8BIT,
 80024ba:	79fb      	ldrb	r3, [r7, #7]
 80024bc:	b29a      	uxth	r2, r3
 80024be:	2364      	movs	r3, #100	@ 0x64
 80024c0:	9302      	str	r3, [sp, #8]
 80024c2:	2303      	movs	r3, #3
 80024c4:	9301      	str	r3, [sp, #4]
 80024c6:	f107 030c 	add.w	r3, r7, #12
 80024ca:	9300      	str	r3, [sp, #0]
 80024cc:	2301      	movs	r3, #1
 80024ce:	21ee      	movs	r1, #238	@ 0xee
 80024d0:	4806      	ldr	r0, [pc, #24]	@ (80024ec <ms5611_i2c_read_24bits+0x3c>)
 80024d2:	f001 fcbd 	bl	8003e50 <HAL_I2C_Mem_Read>
                     data, 3, 100);
    return (data[0] << 16) | (data[1] << 8) | data[2];
 80024d6:	7b3b      	ldrb	r3, [r7, #12]
 80024d8:	041a      	lsls	r2, r3, #16
 80024da:	7b7b      	ldrb	r3, [r7, #13]
 80024dc:	021b      	lsls	r3, r3, #8
 80024de:	4313      	orrs	r3, r2
 80024e0:	7bba      	ldrb	r2, [r7, #14]
 80024e2:	4313      	orrs	r3, r2
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	3710      	adds	r7, #16
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}
 80024ec:	200000f4 	.word	0x200000f4

080024f0 <ms5611_delay>:

void ms5611_delay(uint32_t time) { // set delay type by Operating System
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
// HAL_Delay or osDelay
#ifdef USE_OS_DELAY
    osDelay(time);
#else
    HAL_Delay(time);
 80024f8:	6878      	ldr	r0, [r7, #4]
 80024fa:	f000 ff25 	bl	8003348 <HAL_Delay>
#endif
}
 80024fe:	bf00      	nop
 8002500:	3708      	adds	r7, #8
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}
	...

08002508 <ms5611_init>:

int ms5611_init() { // initialize sensor for data read
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
    ms5611_i2c_write_byte(CMD_RESET, CMD_RESET);
 800250e:	211e      	movs	r1, #30
 8002510:	201e      	movs	r0, #30
 8002512:	f7ff ff8f 	bl	8002434 <ms5611_i2c_write_byte>
    ms5611_delay(3);
 8002516:	2003      	movs	r0, #3
 8002518:	f7ff ffea 	bl	80024f0 <ms5611_delay>
    // prom[2] = ms5611_read16bits(CMD_PROM_C3);
    // prom[3] = ms5611_read16bits(CMD_PROM_C4);
    // prom[4] = ms5611_read16bits(CMD_PROM_C5);
    // prom[5] = ms5611_read16bits(CMD_PROM_C6);

    for (int i = 0; i < 6; i++) {
 800251c:	2300      	movs	r3, #0
 800251e:	607b      	str	r3, [r7, #4]
 8002520:	e010      	b.n	8002544 <ms5611_init+0x3c>
        prom[i] = ms5611_i2c_read_word(CMD_PROM_C1 + i * 2);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	3351      	adds	r3, #81	@ 0x51
 8002526:	b2db      	uxtb	r3, r3
 8002528:	005b      	lsls	r3, r3, #1
 800252a:	b2db      	uxtb	r3, r3
 800252c:	4618      	mov	r0, r3
 800252e:	f7ff ff9d 	bl	800246c <ms5611_i2c_read_word>
 8002532:	4603      	mov	r3, r0
 8002534:	4619      	mov	r1, r3
 8002536:	4a07      	ldr	r2, [pc, #28]	@ (8002554 <ms5611_init+0x4c>)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < 6; i++) {
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	3301      	adds	r3, #1
 8002542:	607b      	str	r3, [r7, #4]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2b05      	cmp	r3, #5
 8002548:	ddeb      	ble.n	8002522 <ms5611_init+0x1a>
    }


    return 1;
 800254a:	2301      	movs	r3, #1
}
 800254c:	4618      	mov	r0, r3
 800254e:	3708      	adds	r7, #8
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}
 8002554:	200002f8 	.word	0x200002f8

08002558 <ms5611_read_rawTemp>:

uint32_t ms5611_read_rawTemp() { // read raw temprature data from sensor registers
 8002558:	b580      	push	{r7, lr}
 800255a:	af00      	add	r7, sp, #0
    ms5611_i2c_write_byte(tempAddr, tempAddr);
 800255c:	4b09      	ldr	r3, [pc, #36]	@ (8002584 <ms5611_read_rawTemp+0x2c>)
 800255e:	781b      	ldrb	r3, [r3, #0]
 8002560:	4a08      	ldr	r2, [pc, #32]	@ (8002584 <ms5611_read_rawTemp+0x2c>)
 8002562:	7812      	ldrb	r2, [r2, #0]
 8002564:	4611      	mov	r1, r2
 8002566:	4618      	mov	r0, r3
 8002568:	f7ff ff64 	bl	8002434 <ms5611_i2c_write_byte>
    ms5611_delay(convDelay);
 800256c:	4b06      	ldr	r3, [pc, #24]	@ (8002588 <ms5611_read_rawTemp+0x30>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4618      	mov	r0, r3
 8002572:	f7ff ffbd 	bl	80024f0 <ms5611_delay>
    return ms5611_i2c_read_24bits(0x00);
 8002576:	2000      	movs	r0, #0
 8002578:	f7ff ff9a 	bl	80024b0 <ms5611_i2c_read_24bits>
 800257c:	4603      	mov	r3, r0
}
 800257e:	4618      	mov	r0, r3
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	20000001 	.word	0x20000001
 8002588:	20000004 	.word	0x20000004

0800258c <ms5611_read_rawPress>:

uint32_t ms5611_read_rawPress() { // read raw pressure data from sensor registers
 800258c:	b580      	push	{r7, lr}
 800258e:	af00      	add	r7, sp, #0
    ms5611_i2c_write_byte(pressAddr, pressAddr);
 8002590:	4b09      	ldr	r3, [pc, #36]	@ (80025b8 <ms5611_read_rawPress+0x2c>)
 8002592:	781b      	ldrb	r3, [r3, #0]
 8002594:	4a08      	ldr	r2, [pc, #32]	@ (80025b8 <ms5611_read_rawPress+0x2c>)
 8002596:	7812      	ldrb	r2, [r2, #0]
 8002598:	4611      	mov	r1, r2
 800259a:	4618      	mov	r0, r3
 800259c:	f7ff ff4a 	bl	8002434 <ms5611_i2c_write_byte>
    ms5611_delay(convDelay);
 80025a0:	4b06      	ldr	r3, [pc, #24]	@ (80025bc <ms5611_read_rawPress+0x30>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4618      	mov	r0, r3
 80025a6:	f7ff ffa3 	bl	80024f0 <ms5611_delay>
    return ms5611_i2c_read_24bits(0x00);
 80025aa:	2000      	movs	r0, #0
 80025ac:	f7ff ff80 	bl	80024b0 <ms5611_i2c_read_24bits>
 80025b0:	4603      	mov	r3, r0
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	20000000 	.word	0x20000000
 80025bc:	20000004 	.word	0x20000004

080025c0 <ms5611_calculate>:

void ms5611_calculate() { // calculate real data from raw data
 80025c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80025c4:	b0d4      	sub	sp, #336	@ 0x150
 80025c6:	af00      	add	r7, sp, #0
    float press, r, c;

    // D1 = ms5611_readRawPressure();
    // D2 = ms5611_readRawTemp();

    D1 = ms5611_read_rawPress();
 80025c8:	f7ff ffe0 	bl	800258c <ms5611_read_rawPress>
 80025cc:	f8c7 0134 	str.w	r0, [r7, #308]	@ 0x134
    D2 = ms5611_read_rawTemp();
 80025d0:	f7ff ffc2 	bl	8002558 <ms5611_read_rawTemp>
 80025d4:	f8c7 0130 	str.w	r0, [r7, #304]	@ 0x130


    dT = D2 - ((long)prom[4] * 256);
 80025d8:	4b73      	ldr	r3, [pc, #460]	@ (80027a8 <ms5611_calculate+0x1e8>)
 80025da:	891b      	ldrh	r3, [r3, #8]
 80025dc:	021b      	lsls	r3, r3, #8
 80025de:	461a      	mov	r2, r3
 80025e0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80025e4:	1a9b      	subs	r3, r3, r2
 80025e6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    TEMP = 2000 + ((int64_t)dT * prom[5]) / 8388608;
 80025ea:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80025ee:	17da      	asrs	r2, r3, #31
 80025f0:	469a      	mov	sl, r3
 80025f2:	4693      	mov	fp, r2
 80025f4:	4b6c      	ldr	r3, [pc, #432]	@ (80027a8 <ms5611_calculate+0x1e8>)
 80025f6:	895b      	ldrh	r3, [r3, #10]
 80025f8:	b29b      	uxth	r3, r3
 80025fa:	2200      	movs	r2, #0
 80025fc:	461c      	mov	r4, r3
 80025fe:	4615      	mov	r5, r2
 8002600:	fb04 f20b 	mul.w	r2, r4, fp
 8002604:	fb0a f305 	mul.w	r3, sl, r5
 8002608:	4413      	add	r3, r2
 800260a:	fbaa 8904 	umull	r8, r9, sl, r4
 800260e:	444b      	add	r3, r9
 8002610:	4699      	mov	r9, r3
 8002612:	4642      	mov	r2, r8
 8002614:	464b      	mov	r3, r9
 8002616:	2b00      	cmp	r3, #0
 8002618:	da07      	bge.n	800262a <ms5611_calculate+0x6a>
 800261a:	4964      	ldr	r1, [pc, #400]	@ (80027ac <ms5611_calculate+0x1ec>)
 800261c:	1851      	adds	r1, r2, r1
 800261e:	6539      	str	r1, [r7, #80]	@ 0x50
 8002620:	f143 0300 	adc.w	r3, r3, #0
 8002624:	657b      	str	r3, [r7, #84]	@ 0x54
 8002626:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800262a:	f04f 0000 	mov.w	r0, #0
 800262e:	f04f 0100 	mov.w	r1, #0
 8002632:	0dd0      	lsrs	r0, r2, #23
 8002634:	ea40 2043 	orr.w	r0, r0, r3, lsl #9
 8002638:	15d9      	asrs	r1, r3, #23
 800263a:	4602      	mov	r2, r0
 800263c:	460b      	mov	r3, r1
 800263e:	f512 61fa 	adds.w	r1, r2, #2000	@ 0x7d0
 8002642:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002644:	f143 0300 	adc.w	r3, r3, #0
 8002648:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800264a:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	@ 0x48
 800264e:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
    OFF = (int64_t)prom[1] * 65536 + ((int64_t)prom[3] * dT) / 128;
 8002652:	4b55      	ldr	r3, [pc, #340]	@ (80027a8 <ms5611_calculate+0x1e8>)
 8002654:	885b      	ldrh	r3, [r3, #2]
 8002656:	b29b      	uxth	r3, r3
 8002658:	2200      	movs	r2, #0
 800265a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800265e:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002662:	f04f 0400 	mov.w	r4, #0
 8002666:	f04f 0500 	mov.w	r5, #0
 800266a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800266e:	4613      	mov	r3, r2
 8002670:	041d      	lsls	r5, r3, #16
 8002672:	460b      	mov	r3, r1
 8002674:	ea45 4513 	orr.w	r5, r5, r3, lsr #16
 8002678:	460b      	mov	r3, r1
 800267a:	041c      	lsls	r4, r3, #16
 800267c:	4b4a      	ldr	r3, [pc, #296]	@ (80027a8 <ms5611_calculate+0x1e8>)
 800267e:	88db      	ldrh	r3, [r3, #6]
 8002680:	b29b      	uxth	r3, r3
 8002682:	2200      	movs	r2, #0
 8002684:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002688:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800268c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002690:	17da      	asrs	r2, r3, #31
 8002692:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002696:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 800269a:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800269e:	464b      	mov	r3, r9
 80026a0:	e9d7 ab2c 	ldrd	sl, fp, [r7, #176]	@ 0xb0
 80026a4:	4652      	mov	r2, sl
 80026a6:	fb02 f203 	mul.w	r2, r2, r3
 80026aa:	465b      	mov	r3, fp
 80026ac:	4641      	mov	r1, r8
 80026ae:	fb01 f303 	mul.w	r3, r1, r3
 80026b2:	4413      	add	r3, r2
 80026b4:	4642      	mov	r2, r8
 80026b6:	4651      	mov	r1, sl
 80026b8:	fba2 1201 	umull	r1, r2, r2, r1
 80026bc:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80026c0:	460a      	mov	r2, r1
 80026c2:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 80026c6:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 80026ca:	4413      	add	r3, r2
 80026cc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80026d0:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	@ 0xe8
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	da07      	bge.n	80026e8 <ms5611_calculate+0x128>
 80026d8:	f112 017f 	adds.w	r1, r2, #127	@ 0x7f
 80026dc:	6439      	str	r1, [r7, #64]	@ 0x40
 80026de:	f143 0300 	adc.w	r3, r3, #0
 80026e2:	647b      	str	r3, [r7, #68]	@ 0x44
 80026e4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80026e8:	f04f 0000 	mov.w	r0, #0
 80026ec:	f04f 0100 	mov.w	r1, #0
 80026f0:	09d0      	lsrs	r0, r2, #7
 80026f2:	ea40 6043 	orr.w	r0, r0, r3, lsl #25
 80026f6:	11d9      	asrs	r1, r3, #7
 80026f8:	4602      	mov	r2, r0
 80026fa:	460b      	mov	r3, r1
 80026fc:	18a1      	adds	r1, r4, r2
 80026fe:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002700:	eb45 0303 	adc.w	r3, r5, r3
 8002704:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002706:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 800270a:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140
    SENS = (int64_t)prom[0] * 32768 + ((int64_t)prom[2] * dT) / 256;
 800270e:	4b26      	ldr	r3, [pc, #152]	@ (80027a8 <ms5611_calculate+0x1e8>)
 8002710:	881b      	ldrh	r3, [r3, #0]
 8002712:	b29b      	uxth	r3, r3
 8002714:	2200      	movs	r2, #0
 8002716:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800271a:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800271e:	f04f 0400 	mov.w	r4, #0
 8002722:	f04f 0500 	mov.w	r5, #0
 8002726:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800272a:	4613      	mov	r3, r2
 800272c:	03dd      	lsls	r5, r3, #15
 800272e:	460b      	mov	r3, r1
 8002730:	ea45 4553 	orr.w	r5, r5, r3, lsr #17
 8002734:	460b      	mov	r3, r1
 8002736:	03dc      	lsls	r4, r3, #15
 8002738:	4b1b      	ldr	r3, [pc, #108]	@ (80027a8 <ms5611_calculate+0x1e8>)
 800273a:	889b      	ldrh	r3, [r3, #4]
 800273c:	b29b      	uxth	r3, r3
 800273e:	2200      	movs	r2, #0
 8002740:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002744:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002748:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800274c:	17da      	asrs	r2, r3, #31
 800274e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002752:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002756:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800275a:	464b      	mov	r3, r9
 800275c:	e9d7 ab26 	ldrd	sl, fp, [r7, #152]	@ 0x98
 8002760:	4652      	mov	r2, sl
 8002762:	fb02 f203 	mul.w	r2, r2, r3
 8002766:	465b      	mov	r3, fp
 8002768:	4641      	mov	r1, r8
 800276a:	fb01 f303 	mul.w	r3, r1, r3
 800276e:	4413      	add	r3, r2
 8002770:	4642      	mov	r2, r8
 8002772:	4651      	mov	r1, sl
 8002774:	fba2 1201 	umull	r1, r2, r2, r1
 8002778:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 800277c:	460a      	mov	r2, r1
 800277e:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8002782:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8002786:	4413      	add	r3, r2
 8002788:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800278c:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	@ 0xe0
 8002790:	2b00      	cmp	r3, #0
 8002792:	da0d      	bge.n	80027b0 <ms5611_calculate+0x1f0>
 8002794:	f112 01ff 	adds.w	r1, r2, #255	@ 0xff
 8002798:	6339      	str	r1, [r7, #48]	@ 0x30
 800279a:	f143 0300 	adc.w	r3, r3, #0
 800279e:	637b      	str	r3, [r7, #52]	@ 0x34
 80027a0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80027a4:	e004      	b.n	80027b0 <ms5611_calculate+0x1f0>
 80027a6:	bf00      	nop
 80027a8:	200002f8 	.word	0x200002f8
 80027ac:	007fffff 	.word	0x007fffff
 80027b0:	f04f 0000 	mov.w	r0, #0
 80027b4:	f04f 0100 	mov.w	r1, #0
 80027b8:	0a10      	lsrs	r0, r2, #8
 80027ba:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80027be:	1219      	asrs	r1, r3, #8
 80027c0:	4602      	mov	r2, r0
 80027c2:	460b      	mov	r3, r1
 80027c4:	18a1      	adds	r1, r4, r2
 80027c6:	62b9      	str	r1, [r7, #40]	@ 0x28
 80027c8:	eb45 0303 	adc.w	r3, r5, r3
 80027cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80027ce:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 80027d2:	e9c7 344e 	strd	r3, r4, [r7, #312]	@ 0x138

    if (TEMP < 2000) {  // second order temperature compensation
 80027d6:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 80027da:	f5b2 6ffa 	cmp.w	r2, #2000	@ 0x7d0
 80027de:	f173 0300 	sbcs.w	r3, r3, #0
 80027e2:	f280 80d4 	bge.w	800298e <ms5611_calculate+0x3ce>
        int64_t T2 = (((int64_t)dT) * dT) >> 31;
 80027e6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80027ea:	17da      	asrs	r2, r3, #31
 80027ec:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80027f0:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80027f4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80027f8:	17da      	asrs	r2, r3, #31
 80027fa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80027fe:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002802:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002806:	462b      	mov	r3, r5
 8002808:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800280c:	4642      	mov	r2, r8
 800280e:	fb02 f203 	mul.w	r2, r2, r3
 8002812:	464b      	mov	r3, r9
 8002814:	4621      	mov	r1, r4
 8002816:	fb01 f303 	mul.w	r3, r1, r3
 800281a:	4413      	add	r3, r2
 800281c:	4622      	mov	r2, r4
 800281e:	4641      	mov	r1, r8
 8002820:	fba2 1201 	umull	r1, r2, r2, r1
 8002824:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002828:	460a      	mov	r2, r1
 800282a:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 800282e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8002832:	4413      	add	r3, r2
 8002834:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8002838:	f04f 0200 	mov.w	r2, #0
 800283c:	f04f 0300 	mov.w	r3, #0
 8002840:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8002844:	4621      	mov	r1, r4
 8002846:	0fca      	lsrs	r2, r1, #31
 8002848:	4629      	mov	r1, r5
 800284a:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 800284e:	4629      	mov	r1, r5
 8002850:	17cb      	asrs	r3, r1, #31
 8002852:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
        int64_t Aux_64 = (TEMP - 2000) * (TEMP - 2000);
 8002856:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 800285a:	f5b2 61fa 	subs.w	r1, r2, #2000	@ 0x7d0
 800285e:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 8002862:	f143 33ff 	adc.w	r3, r3, #4294967295	@ 0xffffffff
 8002866:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800286a:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 800286e:	f5b2 61fa 	subs.w	r1, r2, #2000	@ 0x7d0
 8002872:	67b9      	str	r1, [r7, #120]	@ 0x78
 8002874:	f143 33ff 	adc.w	r3, r3, #4294967295	@ 0xffffffff
 8002878:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800287a:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 800287e:	462b      	mov	r3, r5
 8002880:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002884:	4642      	mov	r2, r8
 8002886:	fb02 f203 	mul.w	r2, r2, r3
 800288a:	464b      	mov	r3, r9
 800288c:	4621      	mov	r1, r4
 800288e:	fb01 f303 	mul.w	r3, r1, r3
 8002892:	4413      	add	r3, r2
 8002894:	4622      	mov	r2, r4
 8002896:	4641      	mov	r1, r8
 8002898:	fba2 1201 	umull	r1, r2, r2, r1
 800289c:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 80028a0:	460a      	mov	r2, r1
 80028a2:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 80028a6:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 80028aa:	4413      	add	r3, r2
 80028ac:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80028b0:	e9d7 3432 	ldrd	r3, r4, [r7, #200]	@ 0xc8
 80028b4:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 80028b8:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
        int64_t OFF2 = (5 * Aux_64) >> 1;
 80028bc:	e9d7 4546 	ldrd	r4, r5, [r7, #280]	@ 0x118
 80028c0:	4622      	mov	r2, r4
 80028c2:	462b      	mov	r3, r5
 80028c4:	f04f 0000 	mov.w	r0, #0
 80028c8:	f04f 0100 	mov.w	r1, #0
 80028cc:	0099      	lsls	r1, r3, #2
 80028ce:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 80028d2:	0090      	lsls	r0, r2, #2
 80028d4:	4602      	mov	r2, r0
 80028d6:	460b      	mov	r3, r1
 80028d8:	1911      	adds	r1, r2, r4
 80028da:	6739      	str	r1, [r7, #112]	@ 0x70
 80028dc:	416b      	adcs	r3, r5
 80028de:	677b      	str	r3, [r7, #116]	@ 0x74
 80028e0:	f04f 0200 	mov.w	r2, #0
 80028e4:	f04f 0300 	mov.w	r3, #0
 80028e8:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 80028ec:	4621      	mov	r1, r4
 80028ee:	084a      	lsrs	r2, r1, #1
 80028f0:	4629      	mov	r1, r5
 80028f2:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 80028f6:	4629      	mov	r1, r5
 80028f8:	104b      	asrs	r3, r1, #1
 80028fa:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
        int64_t SENS2 = (5 * Aux_64) >> 2;
 80028fe:	e9d7 4546 	ldrd	r4, r5, [r7, #280]	@ 0x118
 8002902:	4622      	mov	r2, r4
 8002904:	462b      	mov	r3, r5
 8002906:	f04f 0000 	mov.w	r0, #0
 800290a:	f04f 0100 	mov.w	r1, #0
 800290e:	0099      	lsls	r1, r3, #2
 8002910:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8002914:	0090      	lsls	r0, r2, #2
 8002916:	4602      	mov	r2, r0
 8002918:	460b      	mov	r3, r1
 800291a:	1911      	adds	r1, r2, r4
 800291c:	66b9      	str	r1, [r7, #104]	@ 0x68
 800291e:	416b      	adcs	r3, r5
 8002920:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002922:	f04f 0200 	mov.w	r2, #0
 8002926:	f04f 0300 	mov.w	r3, #0
 800292a:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 800292e:	4621      	mov	r1, r4
 8002930:	088a      	lsrs	r2, r1, #2
 8002932:	4629      	mov	r1, r5
 8002934:	ea42 7281 	orr.w	r2, r2, r1, lsl #30
 8002938:	4629      	mov	r1, r5
 800293a:	108b      	asrs	r3, r1, #2
 800293c:	e9c7 2342 	strd	r2, r3, [r7, #264]	@ 0x108
        TEMP = TEMP - T2;
 8002940:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
 8002944:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8002948:	1a84      	subs	r4, r0, r2
 800294a:	623c      	str	r4, [r7, #32]
 800294c:	eb61 0303 	sbc.w	r3, r1, r3
 8002950:	627b      	str	r3, [r7, #36]	@ 0x24
 8002952:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8002956:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
        OFF = OFF - OFF2;
 800295a:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
 800295e:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8002962:	1a84      	subs	r4, r0, r2
 8002964:	61bc      	str	r4, [r7, #24]
 8002966:	eb61 0303 	sbc.w	r3, r1, r3
 800296a:	61fb      	str	r3, [r7, #28]
 800296c:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8002970:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140
        SENS = SENS - SENS2;
 8002974:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	@ 0x138
 8002978:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	@ 0x108
 800297c:	1a84      	subs	r4, r0, r2
 800297e:	613c      	str	r4, [r7, #16]
 8002980:	eb61 0303 	sbc.w	r3, r1, r3
 8002984:	617b      	str	r3, [r7, #20]
 8002986:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800298a:	e9c7 344e 	strd	r3, r4, [r7, #312]	@ 0x138
    }

    P = (D1 * SENS / 2097152 - OFF) / 32768;
 800298e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002992:	2200      	movs	r2, #0
 8002994:	663b      	str	r3, [r7, #96]	@ 0x60
 8002996:	667a      	str	r2, [r7, #100]	@ 0x64
 8002998:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800299c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80029a0:	462a      	mov	r2, r5
 80029a2:	fb02 f203 	mul.w	r2, r2, r3
 80029a6:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80029aa:	4621      	mov	r1, r4
 80029ac:	fb01 f303 	mul.w	r3, r1, r3
 80029b0:	4413      	add	r3, r2
 80029b2:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 80029b6:	4621      	mov	r1, r4
 80029b8:	fba2 1201 	umull	r1, r2, r2, r1
 80029bc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80029c0:	460a      	mov	r2, r1
 80029c2:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 80029c6:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 80029ca:	4413      	add	r3, r2
 80029cc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80029d0:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	@ 0xd0
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	da07      	bge.n	80029e8 <ms5611_calculate+0x428>
 80029d8:	493f      	ldr	r1, [pc, #252]	@ (8002ad8 <ms5611_calculate+0x518>)
 80029da:	1851      	adds	r1, r2, r1
 80029dc:	60b9      	str	r1, [r7, #8]
 80029de:	f143 0300 	adc.w	r3, r3, #0
 80029e2:	60fb      	str	r3, [r7, #12]
 80029e4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80029e8:	f04f 0000 	mov.w	r0, #0
 80029ec:	f04f 0100 	mov.w	r1, #0
 80029f0:	0d50      	lsrs	r0, r2, #21
 80029f2:	ea40 20c3 	orr.w	r0, r0, r3, lsl #11
 80029f6:	1559      	asrs	r1, r3, #21
 80029f8:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 80029fc:	1a84      	subs	r4, r0, r2
 80029fe:	65bc      	str	r4, [r7, #88]	@ 0x58
 8002a00:	eb61 0303 	sbc.w	r3, r1, r3
 8002a04:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002a06:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	da08      	bge.n	8002a20 <ms5611_calculate+0x460>
 8002a0e:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002a12:	1851      	adds	r1, r2, r1
 8002a14:	6039      	str	r1, [r7, #0]
 8002a16:	f143 0300 	adc.w	r3, r3, #0
 8002a1a:	607b      	str	r3, [r7, #4]
 8002a1c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002a20:	f04f 0000 	mov.w	r0, #0
 8002a24:	f04f 0100 	mov.w	r1, #0
 8002a28:	0bd0      	lsrs	r0, r2, #15
 8002a2a:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
 8002a2e:	13d9      	asrs	r1, r3, #15
 8002a30:	e9c7 0140 	strd	r0, r1, [r7, #256]	@ 0x100
    temperature = TEMP;
 8002a34:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8002a38:	4a28      	ldr	r2, [pc, #160]	@ (8002adc <ms5611_calculate+0x51c>)
 8002a3a:	6013      	str	r3, [r2, #0]
    pressure = P;
 8002a3c:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8002a40:	4a27      	ldr	r2, [pc, #156]	@ (8002ae0 <ms5611_calculate+0x520>)
 8002a42:	6013      	str	r3, [r2, #0]

    press = (float)pressure;
 8002a44:	4b26      	ldr	r3, [pc, #152]	@ (8002ae0 <ms5611_calculate+0x520>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	ee07 3a90 	vmov	s15, r3
 8002a4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a50:	edc7 7a3f 	vstr	s15, [r7, #252]	@ 0xfc
    r = press / 101325.0;
 8002a54:	ed97 7a3f 	vldr	s14, [r7, #252]	@ 0xfc
 8002a58:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8002ae4 <ms5611_calculate+0x524>
 8002a5c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a60:	edc7 7a3e 	vstr	s15, [r7, #248]	@ 0xf8
    c = 1.0 / 5.255;
 8002a64:	4b20      	ldr	r3, [pc, #128]	@ (8002ae8 <ms5611_calculate+0x528>)
 8002a66:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    altitude_m = (1 - pow(r, c)) * 44330.77;
 8002a6a:	f8d7 00f8 	ldr.w	r0, [r7, #248]	@ 0xf8
 8002a6e:	f7fd fd83 	bl	8000578 <__aeabi_f2d>
 8002a72:	4604      	mov	r4, r0
 8002a74:	460d      	mov	r5, r1
 8002a76:	f8d7 00f4 	ldr.w	r0, [r7, #244]	@ 0xf4
 8002a7a:	f7fd fd7d 	bl	8000578 <__aeabi_f2d>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	460b      	mov	r3, r1
 8002a82:	ec43 2b11 	vmov	d1, r2, r3
 8002a86:	ec45 4b10 	vmov	d0, r4, r5
 8002a8a:	f005 fd09 	bl	80084a0 <pow>
 8002a8e:	ec53 2b10 	vmov	r2, r3, d0
 8002a92:	f04f 0000 	mov.w	r0, #0
 8002a96:	4915      	ldr	r1, [pc, #84]	@ (8002aec <ms5611_calculate+0x52c>)
 8002a98:	f7fd fc0e 	bl	80002b8 <__aeabi_dsub>
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	460b      	mov	r3, r1
 8002aa0:	4610      	mov	r0, r2
 8002aa2:	4619      	mov	r1, r3
 8002aa4:	a30a      	add	r3, pc, #40	@ (adr r3, 8002ad0 <ms5611_calculate+0x510>)
 8002aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aaa:	f7fd fdbd 	bl	8000628 <__aeabi_dmul>
 8002aae:	4602      	mov	r2, r0
 8002ab0:	460b      	mov	r3, r1
 8002ab2:	4610      	mov	r0, r2
 8002ab4:	4619      	mov	r1, r3
 8002ab6:	f7fe f867 	bl	8000b88 <__aeabi_d2f>
 8002aba:	4603      	mov	r3, r0
 8002abc:	4a0c      	ldr	r2, [pc, #48]	@ (8002af0 <ms5611_calculate+0x530>)
 8002abe:	6013      	str	r3, [r2, #0]
}
 8002ac0:	bf00      	nop
 8002ac2:	f507 77a8 	add.w	r7, r7, #336	@ 0x150
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002acc:	f3af 8000 	nop.w
 8002ad0:	a3d70a3d 	.word	0xa3d70a3d
 8002ad4:	40e5a558 	.word	0x40e5a558
 8002ad8:	001fffff 	.word	0x001fffff
 8002adc:	20000304 	.word	0x20000304
 8002ae0:	20000308 	.word	0x20000308
 8002ae4:	47c5e680 	.word	0x47c5e680
 8002ae8:	3e42dcae 	.word	0x3e42dcae
 8002aec:	3ff00000 	.word	0x3ff00000
 8002af0:	2000030c 	.word	0x2000030c

08002af4 <ms5611_getTemperatureAndPressure>:

void ms5611_getTemperatureAndPressure(float *temp, float *press, // get real temprature and pressure data
                                      float *alt) {
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b084      	sub	sp, #16
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	60f8      	str	r0, [r7, #12]
 8002afc:	60b9      	str	r1, [r7, #8]
 8002afe:	607a      	str	r2, [r7, #4]
    ms5611_calculate();
 8002b00:	f7ff fd5e 	bl	80025c0 <ms5611_calculate>
    // *temperature = (float)temperature / 100.0;
    // *pressure = (float)pressure / 100.0;
    *temp = temperature / 100.0;
 8002b04:	4b16      	ldr	r3, [pc, #88]	@ (8002b60 <ms5611_getTemperatureAndPressure+0x6c>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4618      	mov	r0, r3
 8002b0a:	f7fd fd23 	bl	8000554 <__aeabi_i2d>
 8002b0e:	f04f 0200 	mov.w	r2, #0
 8002b12:	4b14      	ldr	r3, [pc, #80]	@ (8002b64 <ms5611_getTemperatureAndPressure+0x70>)
 8002b14:	f7fd feb2 	bl	800087c <__aeabi_ddiv>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	460b      	mov	r3, r1
 8002b1c:	4610      	mov	r0, r2
 8002b1e:	4619      	mov	r1, r3
 8002b20:	f7fe f832 	bl	8000b88 <__aeabi_d2f>
 8002b24:	4602      	mov	r2, r0
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	601a      	str	r2, [r3, #0]
    *press = pressure / 100.0;
 8002b2a:	4b0f      	ldr	r3, [pc, #60]	@ (8002b68 <ms5611_getTemperatureAndPressure+0x74>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f7fd fd10 	bl	8000554 <__aeabi_i2d>
 8002b34:	f04f 0200 	mov.w	r2, #0
 8002b38:	4b0a      	ldr	r3, [pc, #40]	@ (8002b64 <ms5611_getTemperatureAndPressure+0x70>)
 8002b3a:	f7fd fe9f 	bl	800087c <__aeabi_ddiv>
 8002b3e:	4602      	mov	r2, r0
 8002b40:	460b      	mov	r3, r1
 8002b42:	4610      	mov	r0, r2
 8002b44:	4619      	mov	r1, r3
 8002b46:	f7fe f81f 	bl	8000b88 <__aeabi_d2f>
 8002b4a:	4602      	mov	r2, r0
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	601a      	str	r2, [r3, #0]
    *alt = altitude_m;
 8002b50:	4b06      	ldr	r3, [pc, #24]	@ (8002b6c <ms5611_getTemperatureAndPressure+0x78>)
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	601a      	str	r2, [r3, #0]
}
 8002b58:	bf00      	nop
 8002b5a:	3710      	adds	r7, #16
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	20000304 	.word	0x20000304
 8002b64:	40590000 	.word	0x40590000
 8002b68:	20000308 	.word	0x20000308
 8002b6c:	2000030c 	.word	0x2000030c

08002b70 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b083      	sub	sp, #12
 8002b74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b76:	2300      	movs	r3, #0
 8002b78:	607b      	str	r3, [r7, #4]
 8002b7a:	4b10      	ldr	r3, [pc, #64]	@ (8002bbc <HAL_MspInit+0x4c>)
 8002b7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b7e:	4a0f      	ldr	r2, [pc, #60]	@ (8002bbc <HAL_MspInit+0x4c>)
 8002b80:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b84:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b86:	4b0d      	ldr	r3, [pc, #52]	@ (8002bbc <HAL_MspInit+0x4c>)
 8002b88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b8e:	607b      	str	r3, [r7, #4]
 8002b90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b92:	2300      	movs	r3, #0
 8002b94:	603b      	str	r3, [r7, #0]
 8002b96:	4b09      	ldr	r3, [pc, #36]	@ (8002bbc <HAL_MspInit+0x4c>)
 8002b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b9a:	4a08      	ldr	r2, [pc, #32]	@ (8002bbc <HAL_MspInit+0x4c>)
 8002b9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ba0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ba2:	4b06      	ldr	r3, [pc, #24]	@ (8002bbc <HAL_MspInit+0x4c>)
 8002ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ba6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002baa:	603b      	str	r3, [r7, #0]
 8002bac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002bae:	bf00      	nop
 8002bb0:	370c      	adds	r7, #12
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr
 8002bba:	bf00      	nop
 8002bbc:	40023800 	.word	0x40023800

08002bc0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b08c      	sub	sp, #48	@ 0x30
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bc8:	f107 031c 	add.w	r3, r7, #28
 8002bcc:	2200      	movs	r2, #0
 8002bce:	601a      	str	r2, [r3, #0]
 8002bd0:	605a      	str	r2, [r3, #4]
 8002bd2:	609a      	str	r2, [r3, #8]
 8002bd4:	60da      	str	r2, [r3, #12]
 8002bd6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a42      	ldr	r2, [pc, #264]	@ (8002ce8 <HAL_I2C_MspInit+0x128>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d12c      	bne.n	8002c3c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002be2:	2300      	movs	r3, #0
 8002be4:	61bb      	str	r3, [r7, #24]
 8002be6:	4b41      	ldr	r3, [pc, #260]	@ (8002cec <HAL_I2C_MspInit+0x12c>)
 8002be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bea:	4a40      	ldr	r2, [pc, #256]	@ (8002cec <HAL_I2C_MspInit+0x12c>)
 8002bec:	f043 0302 	orr.w	r3, r3, #2
 8002bf0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bf2:	4b3e      	ldr	r3, [pc, #248]	@ (8002cec <HAL_I2C_MspInit+0x12c>)
 8002bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bf6:	f003 0302 	and.w	r3, r3, #2
 8002bfa:	61bb      	str	r3, [r7, #24]
 8002bfc:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002bfe:	23c0      	movs	r3, #192	@ 0xc0
 8002c00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c02:	2312      	movs	r3, #18
 8002c04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c06:	2300      	movs	r3, #0
 8002c08:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002c0e:	2304      	movs	r3, #4
 8002c10:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c12:	f107 031c 	add.w	r3, r7, #28
 8002c16:	4619      	mov	r1, r3
 8002c18:	4835      	ldr	r0, [pc, #212]	@ (8002cf0 <HAL_I2C_MspInit+0x130>)
 8002c1a:	f000 fd2d 	bl	8003678 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002c1e:	2300      	movs	r3, #0
 8002c20:	617b      	str	r3, [r7, #20]
 8002c22:	4b32      	ldr	r3, [pc, #200]	@ (8002cec <HAL_I2C_MspInit+0x12c>)
 8002c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c26:	4a31      	ldr	r2, [pc, #196]	@ (8002cec <HAL_I2C_MspInit+0x12c>)
 8002c28:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002c2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c2e:	4b2f      	ldr	r3, [pc, #188]	@ (8002cec <HAL_I2C_MspInit+0x12c>)
 8002c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c32:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c36:	617b      	str	r3, [r7, #20]
 8002c38:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002c3a:	e050      	b.n	8002cde <HAL_I2C_MspInit+0x11e>
  else if(hi2c->Instance==I2C2)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a2c      	ldr	r2, [pc, #176]	@ (8002cf4 <HAL_I2C_MspInit+0x134>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d14b      	bne.n	8002cde <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c46:	2300      	movs	r3, #0
 8002c48:	613b      	str	r3, [r7, #16]
 8002c4a:	4b28      	ldr	r3, [pc, #160]	@ (8002cec <HAL_I2C_MspInit+0x12c>)
 8002c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c4e:	4a27      	ldr	r2, [pc, #156]	@ (8002cec <HAL_I2C_MspInit+0x12c>)
 8002c50:	f043 0302 	orr.w	r3, r3, #2
 8002c54:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c56:	4b25      	ldr	r3, [pc, #148]	@ (8002cec <HAL_I2C_MspInit+0x12c>)
 8002c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c5a:	f003 0302 	and.w	r3, r3, #2
 8002c5e:	613b      	str	r3, [r7, #16]
 8002c60:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c62:	2300      	movs	r3, #0
 8002c64:	60fb      	str	r3, [r7, #12]
 8002c66:	4b21      	ldr	r3, [pc, #132]	@ (8002cec <HAL_I2C_MspInit+0x12c>)
 8002c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c6a:	4a20      	ldr	r2, [pc, #128]	@ (8002cec <HAL_I2C_MspInit+0x12c>)
 8002c6c:	f043 0304 	orr.w	r3, r3, #4
 8002c70:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c72:	4b1e      	ldr	r3, [pc, #120]	@ (8002cec <HAL_I2C_MspInit+0x12c>)
 8002c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c76:	f003 0304 	and.w	r3, r3, #4
 8002c7a:	60fb      	str	r3, [r7, #12]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002c7e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002c82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c84:	2312      	movs	r3, #18
 8002c86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c8c:	2303      	movs	r3, #3
 8002c8e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002c90:	2304      	movs	r3, #4
 8002c92:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c94:	f107 031c 	add.w	r3, r7, #28
 8002c98:	4619      	mov	r1, r3
 8002c9a:	4815      	ldr	r0, [pc, #84]	@ (8002cf0 <HAL_I2C_MspInit+0x130>)
 8002c9c:	f000 fcec 	bl	8003678 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002ca0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002ca4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ca6:	2312      	movs	r3, #18
 8002ca8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002caa:	2300      	movs	r3, #0
 8002cac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002cb2:	2304      	movs	r3, #4
 8002cb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002cb6:	f107 031c 	add.w	r3, r7, #28
 8002cba:	4619      	mov	r1, r3
 8002cbc:	480e      	ldr	r0, [pc, #56]	@ (8002cf8 <HAL_I2C_MspInit+0x138>)
 8002cbe:	f000 fcdb 	bl	8003678 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	60bb      	str	r3, [r7, #8]
 8002cc6:	4b09      	ldr	r3, [pc, #36]	@ (8002cec <HAL_I2C_MspInit+0x12c>)
 8002cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cca:	4a08      	ldr	r2, [pc, #32]	@ (8002cec <HAL_I2C_MspInit+0x12c>)
 8002ccc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002cd0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cd2:	4b06      	ldr	r3, [pc, #24]	@ (8002cec <HAL_I2C_MspInit+0x12c>)
 8002cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cd6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002cda:	60bb      	str	r3, [r7, #8]
 8002cdc:	68bb      	ldr	r3, [r7, #8]
}
 8002cde:	bf00      	nop
 8002ce0:	3730      	adds	r7, #48	@ 0x30
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	40005400 	.word	0x40005400
 8002cec:	40023800 	.word	0x40023800
 8002cf0:	40020400 	.word	0x40020400
 8002cf4:	40005800 	.word	0x40005800
 8002cf8:	40020800 	.word	0x40020800

08002cfc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b08a      	sub	sp, #40	@ 0x28
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d04:	f107 0314 	add.w	r3, r7, #20
 8002d08:	2200      	movs	r2, #0
 8002d0a:	601a      	str	r2, [r3, #0]
 8002d0c:	605a      	str	r2, [r3, #4]
 8002d0e:	609a      	str	r2, [r3, #8]
 8002d10:	60da      	str	r2, [r3, #12]
 8002d12:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a19      	ldr	r2, [pc, #100]	@ (8002d80 <HAL_SPI_MspInit+0x84>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d12b      	bne.n	8002d76 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002d1e:	2300      	movs	r3, #0
 8002d20:	613b      	str	r3, [r7, #16]
 8002d22:	4b18      	ldr	r3, [pc, #96]	@ (8002d84 <HAL_SPI_MspInit+0x88>)
 8002d24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d26:	4a17      	ldr	r2, [pc, #92]	@ (8002d84 <HAL_SPI_MspInit+0x88>)
 8002d28:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002d2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d2e:	4b15      	ldr	r3, [pc, #84]	@ (8002d84 <HAL_SPI_MspInit+0x88>)
 8002d30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d32:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d36:	613b      	str	r3, [r7, #16]
 8002d38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	60fb      	str	r3, [r7, #12]
 8002d3e:	4b11      	ldr	r3, [pc, #68]	@ (8002d84 <HAL_SPI_MspInit+0x88>)
 8002d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d42:	4a10      	ldr	r2, [pc, #64]	@ (8002d84 <HAL_SPI_MspInit+0x88>)
 8002d44:	f043 0301 	orr.w	r3, r3, #1
 8002d48:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d4a:	4b0e      	ldr	r3, [pc, #56]	@ (8002d84 <HAL_SPI_MspInit+0x88>)
 8002d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d4e:	f003 0301 	and.w	r3, r3, #1
 8002d52:	60fb      	str	r3, [r7, #12]
 8002d54:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002d56:	23e0      	movs	r3, #224	@ 0xe0
 8002d58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d5a:	2302      	movs	r3, #2
 8002d5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d62:	2303      	movs	r3, #3
 8002d64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002d66:	2305      	movs	r3, #5
 8002d68:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d6a:	f107 0314 	add.w	r3, r7, #20
 8002d6e:	4619      	mov	r1, r3
 8002d70:	4805      	ldr	r0, [pc, #20]	@ (8002d88 <HAL_SPI_MspInit+0x8c>)
 8002d72:	f000 fc81 	bl	8003678 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002d76:	bf00      	nop
 8002d78:	3728      	adds	r7, #40	@ 0x28
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	bf00      	nop
 8002d80:	40013000 	.word	0x40013000
 8002d84:	40023800 	.word	0x40023800
 8002d88:	40020000 	.word	0x40020000

08002d8c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b085      	sub	sp, #20
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d9c:	d10e      	bne.n	8002dbc <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002d9e:	2300      	movs	r3, #0
 8002da0:	60fb      	str	r3, [r7, #12]
 8002da2:	4b13      	ldr	r3, [pc, #76]	@ (8002df0 <HAL_TIM_Base_MspInit+0x64>)
 8002da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002da6:	4a12      	ldr	r2, [pc, #72]	@ (8002df0 <HAL_TIM_Base_MspInit+0x64>)
 8002da8:	f043 0301 	orr.w	r3, r3, #1
 8002dac:	6413      	str	r3, [r2, #64]	@ 0x40
 8002dae:	4b10      	ldr	r3, [pc, #64]	@ (8002df0 <HAL_TIM_Base_MspInit+0x64>)
 8002db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002db2:	f003 0301 	and.w	r3, r3, #1
 8002db6:	60fb      	str	r3, [r7, #12]
 8002db8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002dba:	e012      	b.n	8002de2 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a0c      	ldr	r2, [pc, #48]	@ (8002df4 <HAL_TIM_Base_MspInit+0x68>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d10d      	bne.n	8002de2 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	60bb      	str	r3, [r7, #8]
 8002dca:	4b09      	ldr	r3, [pc, #36]	@ (8002df0 <HAL_TIM_Base_MspInit+0x64>)
 8002dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dce:	4a08      	ldr	r2, [pc, #32]	@ (8002df0 <HAL_TIM_Base_MspInit+0x64>)
 8002dd0:	f043 0302 	orr.w	r3, r3, #2
 8002dd4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002dd6:	4b06      	ldr	r3, [pc, #24]	@ (8002df0 <HAL_TIM_Base_MspInit+0x64>)
 8002dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dda:	f003 0302 	and.w	r3, r3, #2
 8002dde:	60bb      	str	r3, [r7, #8]
 8002de0:	68bb      	ldr	r3, [r7, #8]
}
 8002de2:	bf00      	nop
 8002de4:	3714      	adds	r7, #20
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr
 8002dee:	bf00      	nop
 8002df0:	40023800 	.word	0x40023800
 8002df4:	40000400 	.word	0x40000400

08002df8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b08a      	sub	sp, #40	@ 0x28
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e00:	f107 0314 	add.w	r3, r7, #20
 8002e04:	2200      	movs	r2, #0
 8002e06:	601a      	str	r2, [r3, #0]
 8002e08:	605a      	str	r2, [r3, #4]
 8002e0a:	609a      	str	r2, [r3, #8]
 8002e0c:	60da      	str	r2, [r3, #12]
 8002e0e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e18:	d11f      	bne.n	8002e5a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	613b      	str	r3, [r7, #16]
 8002e1e:	4b31      	ldr	r3, [pc, #196]	@ (8002ee4 <HAL_TIM_MspPostInit+0xec>)
 8002e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e22:	4a30      	ldr	r2, [pc, #192]	@ (8002ee4 <HAL_TIM_MspPostInit+0xec>)
 8002e24:	f043 0302 	orr.w	r3, r3, #2
 8002e28:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e2a:	4b2e      	ldr	r3, [pc, #184]	@ (8002ee4 <HAL_TIM_MspPostInit+0xec>)
 8002e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e2e:	f003 0302 	and.w	r3, r3, #2
 8002e32:	613b      	str	r3, [r7, #16]
 8002e34:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB8     ------> TIM2_CH1
    PB9     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ESC_1_Pin|ESC_2_Pin;
 8002e36:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002e3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e3c:	2302      	movs	r3, #2
 8002e3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e40:	2300      	movs	r3, #0
 8002e42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e44:	2300      	movs	r3, #0
 8002e46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e4c:	f107 0314 	add.w	r3, r7, #20
 8002e50:	4619      	mov	r1, r3
 8002e52:	4825      	ldr	r0, [pc, #148]	@ (8002ee8 <HAL_TIM_MspPostInit+0xf0>)
 8002e54:	f000 fc10 	bl	8003678 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002e58:	e040      	b.n	8002edc <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM3)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4a23      	ldr	r2, [pc, #140]	@ (8002eec <HAL_TIM_MspPostInit+0xf4>)
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d13b      	bne.n	8002edc <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e64:	2300      	movs	r3, #0
 8002e66:	60fb      	str	r3, [r7, #12]
 8002e68:	4b1e      	ldr	r3, [pc, #120]	@ (8002ee4 <HAL_TIM_MspPostInit+0xec>)
 8002e6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e6c:	4a1d      	ldr	r2, [pc, #116]	@ (8002ee4 <HAL_TIM_MspPostInit+0xec>)
 8002e6e:	f043 0302 	orr.w	r3, r3, #2
 8002e72:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e74:	4b1b      	ldr	r3, [pc, #108]	@ (8002ee4 <HAL_TIM_MspPostInit+0xec>)
 8002e76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e78:	f003 0302 	and.w	r3, r3, #2
 8002e7c:	60fb      	str	r3, [r7, #12]
 8002e7e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e80:	2300      	movs	r3, #0
 8002e82:	60bb      	str	r3, [r7, #8]
 8002e84:	4b17      	ldr	r3, [pc, #92]	@ (8002ee4 <HAL_TIM_MspPostInit+0xec>)
 8002e86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e88:	4a16      	ldr	r2, [pc, #88]	@ (8002ee4 <HAL_TIM_MspPostInit+0xec>)
 8002e8a:	f043 0304 	orr.w	r3, r3, #4
 8002e8e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e90:	4b14      	ldr	r3, [pc, #80]	@ (8002ee4 <HAL_TIM_MspPostInit+0xec>)
 8002e92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e94:	f003 0304 	and.w	r3, r3, #4
 8002e98:	60bb      	str	r3, [r7, #8]
 8002e9a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = SRV_2_Pin|SRV_3_Pin;
 8002e9c:	2303      	movs	r3, #3
 8002e9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ea0:	2302      	movs	r3, #2
 8002ea2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002eac:	2302      	movs	r3, #2
 8002eae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002eb0:	f107 0314 	add.w	r3, r7, #20
 8002eb4:	4619      	mov	r1, r3
 8002eb6:	480c      	ldr	r0, [pc, #48]	@ (8002ee8 <HAL_TIM_MspPostInit+0xf0>)
 8002eb8:	f000 fbde 	bl	8003678 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SRV_4_Pin|SRV_1_Pin;
 8002ebc:	23c0      	movs	r3, #192	@ 0xc0
 8002ebe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ec0:	2302      	movs	r3, #2
 8002ec2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002ecc:	2302      	movs	r3, #2
 8002ece:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ed0:	f107 0314 	add.w	r3, r7, #20
 8002ed4:	4619      	mov	r1, r3
 8002ed6:	4806      	ldr	r0, [pc, #24]	@ (8002ef0 <HAL_TIM_MspPostInit+0xf8>)
 8002ed8:	f000 fbce 	bl	8003678 <HAL_GPIO_Init>
}
 8002edc:	bf00      	nop
 8002ede:	3728      	adds	r7, #40	@ 0x28
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}
 8002ee4:	40023800 	.word	0x40023800
 8002ee8:	40020400 	.word	0x40020400
 8002eec:	40000400 	.word	0x40000400
 8002ef0:	40020800 	.word	0x40020800

08002ef4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b08a      	sub	sp, #40	@ 0x28
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002efc:	f107 0314 	add.w	r3, r7, #20
 8002f00:	2200      	movs	r2, #0
 8002f02:	601a      	str	r2, [r3, #0]
 8002f04:	605a      	str	r2, [r3, #4]
 8002f06:	609a      	str	r2, [r3, #8]
 8002f08:	60da      	str	r2, [r3, #12]
 8002f0a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a1d      	ldr	r2, [pc, #116]	@ (8002f88 <HAL_UART_MspInit+0x94>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d133      	bne.n	8002f7e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002f16:	2300      	movs	r3, #0
 8002f18:	613b      	str	r3, [r7, #16]
 8002f1a:	4b1c      	ldr	r3, [pc, #112]	@ (8002f8c <HAL_UART_MspInit+0x98>)
 8002f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f1e:	4a1b      	ldr	r2, [pc, #108]	@ (8002f8c <HAL_UART_MspInit+0x98>)
 8002f20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f24:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f26:	4b19      	ldr	r3, [pc, #100]	@ (8002f8c <HAL_UART_MspInit+0x98>)
 8002f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f2e:	613b      	str	r3, [r7, #16]
 8002f30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f32:	2300      	movs	r3, #0
 8002f34:	60fb      	str	r3, [r7, #12]
 8002f36:	4b15      	ldr	r3, [pc, #84]	@ (8002f8c <HAL_UART_MspInit+0x98>)
 8002f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f3a:	4a14      	ldr	r2, [pc, #80]	@ (8002f8c <HAL_UART_MspInit+0x98>)
 8002f3c:	f043 0301 	orr.w	r3, r3, #1
 8002f40:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f42:	4b12      	ldr	r3, [pc, #72]	@ (8002f8c <HAL_UART_MspInit+0x98>)
 8002f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f46:	f003 0301 	and.w	r3, r3, #1
 8002f4a:	60fb      	str	r3, [r7, #12]
 8002f4c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002f4e:	230c      	movs	r3, #12
 8002f50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f52:	2302      	movs	r3, #2
 8002f54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f56:	2300      	movs	r3, #0
 8002f58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f5a:	2303      	movs	r3, #3
 8002f5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002f5e:	2307      	movs	r3, #7
 8002f60:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f62:	f107 0314 	add.w	r3, r7, #20
 8002f66:	4619      	mov	r1, r3
 8002f68:	4809      	ldr	r0, [pc, #36]	@ (8002f90 <HAL_UART_MspInit+0x9c>)
 8002f6a:	f000 fb85 	bl	8003678 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002f6e:	2200      	movs	r2, #0
 8002f70:	2100      	movs	r1, #0
 8002f72:	2026      	movs	r0, #38	@ 0x26
 8002f74:	f000 fac4 	bl	8003500 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002f78:	2026      	movs	r0, #38	@ 0x26
 8002f7a:	f000 fadd 	bl	8003538 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002f7e:	bf00      	nop
 8002f80:	3728      	adds	r7, #40	@ 0x28
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
 8002f86:	bf00      	nop
 8002f88:	40004400 	.word	0x40004400
 8002f8c:	40023800 	.word	0x40023800
 8002f90:	40020000 	.word	0x40020000

08002f94 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b08c      	sub	sp, #48	@ 0x30
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	60bb      	str	r3, [r7, #8]
 8002fa8:	4b2f      	ldr	r3, [pc, #188]	@ (8003068 <HAL_InitTick+0xd4>)
 8002faa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fac:	4a2e      	ldr	r2, [pc, #184]	@ (8003068 <HAL_InitTick+0xd4>)
 8002fae:	f043 0301 	orr.w	r3, r3, #1
 8002fb2:	6453      	str	r3, [r2, #68]	@ 0x44
 8002fb4:	4b2c      	ldr	r3, [pc, #176]	@ (8003068 <HAL_InitTick+0xd4>)
 8002fb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fb8:	f003 0301 	and.w	r3, r3, #1
 8002fbc:	60bb      	str	r3, [r7, #8]
 8002fbe:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002fc0:	f107 020c 	add.w	r2, r7, #12
 8002fc4:	f107 0310 	add.w	r3, r7, #16
 8002fc8:	4611      	mov	r1, r2
 8002fca:	4618      	mov	r0, r3
 8002fcc:	f001 fe2c 	bl	8004c28 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8002fd0:	f001 fe16 	bl	8004c00 <HAL_RCC_GetPCLK2Freq>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	005b      	lsls	r3, r3, #1
 8002fd8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002fda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fdc:	4a23      	ldr	r2, [pc, #140]	@ (800306c <HAL_InitTick+0xd8>)
 8002fde:	fba2 2303 	umull	r2, r3, r2, r3
 8002fe2:	0c9b      	lsrs	r3, r3, #18
 8002fe4:	3b01      	subs	r3, #1
 8002fe6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002fe8:	4b21      	ldr	r3, [pc, #132]	@ (8003070 <HAL_InitTick+0xdc>)
 8002fea:	4a22      	ldr	r2, [pc, #136]	@ (8003074 <HAL_InitTick+0xe0>)
 8002fec:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002fee:	4b20      	ldr	r3, [pc, #128]	@ (8003070 <HAL_InitTick+0xdc>)
 8002ff0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002ff4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002ff6:	4a1e      	ldr	r2, [pc, #120]	@ (8003070 <HAL_InitTick+0xdc>)
 8002ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ffa:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002ffc:	4b1c      	ldr	r3, [pc, #112]	@ (8003070 <HAL_InitTick+0xdc>)
 8002ffe:	2200      	movs	r2, #0
 8003000:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003002:	4b1b      	ldr	r3, [pc, #108]	@ (8003070 <HAL_InitTick+0xdc>)
 8003004:	2200      	movs	r2, #0
 8003006:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003008:	4b19      	ldr	r3, [pc, #100]	@ (8003070 <HAL_InitTick+0xdc>)
 800300a:	2200      	movs	r2, #0
 800300c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800300e:	4818      	ldr	r0, [pc, #96]	@ (8003070 <HAL_InitTick+0xdc>)
 8003010:	f002 fb93 	bl	800573a <HAL_TIM_Base_Init>
 8003014:	4603      	mov	r3, r0
 8003016:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800301a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800301e:	2b00      	cmp	r3, #0
 8003020:	d11b      	bne.n	800305a <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8003022:	4813      	ldr	r0, [pc, #76]	@ (8003070 <HAL_InitTick+0xdc>)
 8003024:	f002 fbd8 	bl	80057d8 <HAL_TIM_Base_Start_IT>
 8003028:	4603      	mov	r3, r0
 800302a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800302e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003032:	2b00      	cmp	r3, #0
 8003034:	d111      	bne.n	800305a <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003036:	2019      	movs	r0, #25
 8003038:	f000 fa7e 	bl	8003538 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2b0f      	cmp	r3, #15
 8003040:	d808      	bhi.n	8003054 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8003042:	2200      	movs	r2, #0
 8003044:	6879      	ldr	r1, [r7, #4]
 8003046:	2019      	movs	r0, #25
 8003048:	f000 fa5a 	bl	8003500 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800304c:	4a0a      	ldr	r2, [pc, #40]	@ (8003078 <HAL_InitTick+0xe4>)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6013      	str	r3, [r2, #0]
 8003052:	e002      	b.n	800305a <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800305a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800305e:	4618      	mov	r0, r3
 8003060:	3730      	adds	r7, #48	@ 0x30
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	40023800 	.word	0x40023800
 800306c:	431bde83 	.word	0x431bde83
 8003070:	20000310 	.word	0x20000310
 8003074:	40010000 	.word	0x40010000
 8003078:	2000000c 	.word	0x2000000c

0800307c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800307c:	b480      	push	{r7}
 800307e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003080:	bf00      	nop
 8003082:	e7fd      	b.n	8003080 <NMI_Handler+0x4>

08003084 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003084:	b480      	push	{r7}
 8003086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003088:	bf00      	nop
 800308a:	e7fd      	b.n	8003088 <HardFault_Handler+0x4>

0800308c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800308c:	b480      	push	{r7}
 800308e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003090:	bf00      	nop
 8003092:	e7fd      	b.n	8003090 <MemManage_Handler+0x4>

08003094 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003094:	b480      	push	{r7}
 8003096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003098:	bf00      	nop
 800309a:	e7fd      	b.n	8003098 <BusFault_Handler+0x4>

0800309c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800309c:	b480      	push	{r7}
 800309e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030a0:	bf00      	nop
 80030a2:	e7fd      	b.n	80030a0 <UsageFault_Handler+0x4>

080030a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80030a4:	b480      	push	{r7}
 80030a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80030a8:	bf00      	nop
 80030aa:	46bd      	mov	sp, r7
 80030ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b0:	4770      	bx	lr

080030b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030b2:	b480      	push	{r7}
 80030b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030b6:	bf00      	nop
 80030b8:	46bd      	mov	sp, r7
 80030ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030be:	4770      	bx	lr

080030c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80030c0:	b480      	push	{r7}
 80030c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80030c4:	bf00      	nop
 80030c6:	46bd      	mov	sp, r7
 80030c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030cc:	4770      	bx	lr

080030ce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80030ce:	b480      	push	{r7}
 80030d0:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80030d2:	bf00      	nop
 80030d4:	46bd      	mov	sp, r7
 80030d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030da:	4770      	bx	lr

080030dc <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80030e0:	4802      	ldr	r0, [pc, #8]	@ (80030ec <TIM1_UP_TIM10_IRQHandler+0x10>)
 80030e2:	f002 fc42 	bl	800596a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80030e6:	bf00      	nop
 80030e8:	bd80      	pop	{r7, pc}
 80030ea:	bf00      	nop
 80030ec:	20000310 	.word	0x20000310

080030f0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80030f4:	4802      	ldr	r0, [pc, #8]	@ (8003100 <USART2_IRQHandler+0x10>)
 80030f6:	f003 fabb 	bl	8006670 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80030fa:	bf00      	nop
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	bf00      	nop
 8003100:	20000230 	.word	0x20000230

08003104 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b086      	sub	sp, #24
 8003108:	af00      	add	r7, sp, #0
 800310a:	60f8      	str	r0, [r7, #12]
 800310c:	60b9      	str	r1, [r7, #8]
 800310e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003110:	2300      	movs	r3, #0
 8003112:	617b      	str	r3, [r7, #20]
 8003114:	e00a      	b.n	800312c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003116:	f3af 8000 	nop.w
 800311a:	4601      	mov	r1, r0
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	1c5a      	adds	r2, r3, #1
 8003120:	60ba      	str	r2, [r7, #8]
 8003122:	b2ca      	uxtb	r2, r1
 8003124:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	3301      	adds	r3, #1
 800312a:	617b      	str	r3, [r7, #20]
 800312c:	697a      	ldr	r2, [r7, #20]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	429a      	cmp	r2, r3
 8003132:	dbf0      	blt.n	8003116 <_read+0x12>
  }

  return len;
 8003134:	687b      	ldr	r3, [r7, #4]
}
 8003136:	4618      	mov	r0, r3
 8003138:	3718      	adds	r7, #24
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}

0800313e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800313e:	b580      	push	{r7, lr}
 8003140:	b086      	sub	sp, #24
 8003142:	af00      	add	r7, sp, #0
 8003144:	60f8      	str	r0, [r7, #12]
 8003146:	60b9      	str	r1, [r7, #8]
 8003148:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800314a:	2300      	movs	r3, #0
 800314c:	617b      	str	r3, [r7, #20]
 800314e:	e009      	b.n	8003164 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	1c5a      	adds	r2, r3, #1
 8003154:	60ba      	str	r2, [r7, #8]
 8003156:	781b      	ldrb	r3, [r3, #0]
 8003158:	4618      	mov	r0, r3
 800315a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	3301      	adds	r3, #1
 8003162:	617b      	str	r3, [r7, #20]
 8003164:	697a      	ldr	r2, [r7, #20]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	429a      	cmp	r2, r3
 800316a:	dbf1      	blt.n	8003150 <_write+0x12>
  }
  return len;
 800316c:	687b      	ldr	r3, [r7, #4]
}
 800316e:	4618      	mov	r0, r3
 8003170:	3718      	adds	r7, #24
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}

08003176 <_close>:

int _close(int file)
{
 8003176:	b480      	push	{r7}
 8003178:	b083      	sub	sp, #12
 800317a:	af00      	add	r7, sp, #0
 800317c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800317e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003182:	4618      	mov	r0, r3
 8003184:	370c      	adds	r7, #12
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr

0800318e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800318e:	b480      	push	{r7}
 8003190:	b083      	sub	sp, #12
 8003192:	af00      	add	r7, sp, #0
 8003194:	6078      	str	r0, [r7, #4]
 8003196:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800319e:	605a      	str	r2, [r3, #4]
  return 0;
 80031a0:	2300      	movs	r3, #0
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	370c      	adds	r7, #12
 80031a6:	46bd      	mov	sp, r7
 80031a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ac:	4770      	bx	lr

080031ae <_isatty>:

int _isatty(int file)
{
 80031ae:	b480      	push	{r7}
 80031b0:	b083      	sub	sp, #12
 80031b2:	af00      	add	r7, sp, #0
 80031b4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80031b6:	2301      	movs	r3, #1
}
 80031b8:	4618      	mov	r0, r3
 80031ba:	370c      	adds	r7, #12
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr

080031c4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b085      	sub	sp, #20
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	60f8      	str	r0, [r7, #12]
 80031cc:	60b9      	str	r1, [r7, #8]
 80031ce:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80031d0:	2300      	movs	r3, #0
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	3714      	adds	r7, #20
 80031d6:	46bd      	mov	sp, r7
 80031d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031dc:	4770      	bx	lr
	...

080031e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b086      	sub	sp, #24
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80031e8:	4a14      	ldr	r2, [pc, #80]	@ (800323c <_sbrk+0x5c>)
 80031ea:	4b15      	ldr	r3, [pc, #84]	@ (8003240 <_sbrk+0x60>)
 80031ec:	1ad3      	subs	r3, r2, r3
 80031ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80031f4:	4b13      	ldr	r3, [pc, #76]	@ (8003244 <_sbrk+0x64>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d102      	bne.n	8003202 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80031fc:	4b11      	ldr	r3, [pc, #68]	@ (8003244 <_sbrk+0x64>)
 80031fe:	4a12      	ldr	r2, [pc, #72]	@ (8003248 <_sbrk+0x68>)
 8003200:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003202:	4b10      	ldr	r3, [pc, #64]	@ (8003244 <_sbrk+0x64>)
 8003204:	681a      	ldr	r2, [r3, #0]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	4413      	add	r3, r2
 800320a:	693a      	ldr	r2, [r7, #16]
 800320c:	429a      	cmp	r2, r3
 800320e:	d207      	bcs.n	8003220 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003210:	f004 fc12 	bl	8007a38 <__errno>
 8003214:	4603      	mov	r3, r0
 8003216:	220c      	movs	r2, #12
 8003218:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800321a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800321e:	e009      	b.n	8003234 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003220:	4b08      	ldr	r3, [pc, #32]	@ (8003244 <_sbrk+0x64>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003226:	4b07      	ldr	r3, [pc, #28]	@ (8003244 <_sbrk+0x64>)
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	4413      	add	r3, r2
 800322e:	4a05      	ldr	r2, [pc, #20]	@ (8003244 <_sbrk+0x64>)
 8003230:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003232:	68fb      	ldr	r3, [r7, #12]
}
 8003234:	4618      	mov	r0, r3
 8003236:	3718      	adds	r7, #24
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}
 800323c:	20020000 	.word	0x20020000
 8003240:	00000400 	.word	0x00000400
 8003244:	20000358 	.word	0x20000358
 8003248:	200004c0 	.word	0x200004c0

0800324c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800324c:	b480      	push	{r7}
 800324e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003250:	4b06      	ldr	r3, [pc, #24]	@ (800326c <SystemInit+0x20>)
 8003252:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003256:	4a05      	ldr	r2, [pc, #20]	@ (800326c <SystemInit+0x20>)
 8003258:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800325c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003260:	bf00      	nop
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr
 800326a:	bf00      	nop
 800326c:	e000ed00 	.word	0xe000ed00

08003270 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003270:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80032a8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003274:	480d      	ldr	r0, [pc, #52]	@ (80032ac <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003276:	490e      	ldr	r1, [pc, #56]	@ (80032b0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003278:	4a0e      	ldr	r2, [pc, #56]	@ (80032b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800327a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800327c:	e002      	b.n	8003284 <LoopCopyDataInit>

0800327e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800327e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003280:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003282:	3304      	adds	r3, #4

08003284 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003284:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003286:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003288:	d3f9      	bcc.n	800327e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800328a:	4a0b      	ldr	r2, [pc, #44]	@ (80032b8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800328c:	4c0b      	ldr	r4, [pc, #44]	@ (80032bc <LoopFillZerobss+0x26>)
  movs r3, #0
 800328e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003290:	e001      	b.n	8003296 <LoopFillZerobss>

08003292 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003292:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003294:	3204      	adds	r2, #4

08003296 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003296:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003298:	d3fb      	bcc.n	8003292 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800329a:	f7ff ffd7 	bl	800324c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800329e:	f004 fbd1 	bl	8007a44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80032a2:	f7fe fd97 	bl	8001dd4 <main>
  bx  lr    
 80032a6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80032a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80032ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80032b0:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 80032b4:	08009848 	.word	0x08009848
  ldr r2, =_sbss
 80032b8:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 80032bc:	200004c0 	.word	0x200004c0

080032c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80032c0:	e7fe      	b.n	80032c0 <ADC_IRQHandler>
	...

080032c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80032c8:	4b0e      	ldr	r3, [pc, #56]	@ (8003304 <HAL_Init+0x40>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a0d      	ldr	r2, [pc, #52]	@ (8003304 <HAL_Init+0x40>)
 80032ce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80032d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80032d4:	4b0b      	ldr	r3, [pc, #44]	@ (8003304 <HAL_Init+0x40>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a0a      	ldr	r2, [pc, #40]	@ (8003304 <HAL_Init+0x40>)
 80032da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80032de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80032e0:	4b08      	ldr	r3, [pc, #32]	@ (8003304 <HAL_Init+0x40>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a07      	ldr	r2, [pc, #28]	@ (8003304 <HAL_Init+0x40>)
 80032e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032ec:	2003      	movs	r0, #3
 80032ee:	f000 f8fc 	bl	80034ea <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80032f2:	200f      	movs	r0, #15
 80032f4:	f7ff fe4e 	bl	8002f94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80032f8:	f7ff fc3a 	bl	8002b70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80032fc:	2300      	movs	r3, #0
}
 80032fe:	4618      	mov	r0, r3
 8003300:	bd80      	pop	{r7, pc}
 8003302:	bf00      	nop
 8003304:	40023c00 	.word	0x40023c00

08003308 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003308:	b480      	push	{r7}
 800330a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800330c:	4b06      	ldr	r3, [pc, #24]	@ (8003328 <HAL_IncTick+0x20>)
 800330e:	781b      	ldrb	r3, [r3, #0]
 8003310:	461a      	mov	r2, r3
 8003312:	4b06      	ldr	r3, [pc, #24]	@ (800332c <HAL_IncTick+0x24>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4413      	add	r3, r2
 8003318:	4a04      	ldr	r2, [pc, #16]	@ (800332c <HAL_IncTick+0x24>)
 800331a:	6013      	str	r3, [r2, #0]
}
 800331c:	bf00      	nop
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr
 8003326:	bf00      	nop
 8003328:	20000010 	.word	0x20000010
 800332c:	2000035c 	.word	0x2000035c

08003330 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003330:	b480      	push	{r7}
 8003332:	af00      	add	r7, sp, #0
  return uwTick;
 8003334:	4b03      	ldr	r3, [pc, #12]	@ (8003344 <HAL_GetTick+0x14>)
 8003336:	681b      	ldr	r3, [r3, #0]
}
 8003338:	4618      	mov	r0, r3
 800333a:	46bd      	mov	sp, r7
 800333c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003340:	4770      	bx	lr
 8003342:	bf00      	nop
 8003344:	2000035c 	.word	0x2000035c

08003348 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b084      	sub	sp, #16
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003350:	f7ff ffee 	bl	8003330 <HAL_GetTick>
 8003354:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003360:	d005      	beq.n	800336e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003362:	4b0a      	ldr	r3, [pc, #40]	@ (800338c <HAL_Delay+0x44>)
 8003364:	781b      	ldrb	r3, [r3, #0]
 8003366:	461a      	mov	r2, r3
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	4413      	add	r3, r2
 800336c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800336e:	bf00      	nop
 8003370:	f7ff ffde 	bl	8003330 <HAL_GetTick>
 8003374:	4602      	mov	r2, r0
 8003376:	68bb      	ldr	r3, [r7, #8]
 8003378:	1ad3      	subs	r3, r2, r3
 800337a:	68fa      	ldr	r2, [r7, #12]
 800337c:	429a      	cmp	r2, r3
 800337e:	d8f7      	bhi.n	8003370 <HAL_Delay+0x28>
  {
  }
}
 8003380:	bf00      	nop
 8003382:	bf00      	nop
 8003384:	3710      	adds	r7, #16
 8003386:	46bd      	mov	sp, r7
 8003388:	bd80      	pop	{r7, pc}
 800338a:	bf00      	nop
 800338c:	20000010 	.word	0x20000010

08003390 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003390:	b480      	push	{r7}
 8003392:	b085      	sub	sp, #20
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	f003 0307 	and.w	r3, r3, #7
 800339e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033a0:	4b0c      	ldr	r3, [pc, #48]	@ (80033d4 <__NVIC_SetPriorityGrouping+0x44>)
 80033a2:	68db      	ldr	r3, [r3, #12]
 80033a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033a6:	68ba      	ldr	r2, [r7, #8]
 80033a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80033ac:	4013      	ands	r3, r2
 80033ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033b8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80033bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033c2:	4a04      	ldr	r2, [pc, #16]	@ (80033d4 <__NVIC_SetPriorityGrouping+0x44>)
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	60d3      	str	r3, [r2, #12]
}
 80033c8:	bf00      	nop
 80033ca:	3714      	adds	r7, #20
 80033cc:	46bd      	mov	sp, r7
 80033ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d2:	4770      	bx	lr
 80033d4:	e000ed00 	.word	0xe000ed00

080033d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033d8:	b480      	push	{r7}
 80033da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033dc:	4b04      	ldr	r3, [pc, #16]	@ (80033f0 <__NVIC_GetPriorityGrouping+0x18>)
 80033de:	68db      	ldr	r3, [r3, #12]
 80033e0:	0a1b      	lsrs	r3, r3, #8
 80033e2:	f003 0307 	and.w	r3, r3, #7
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	46bd      	mov	sp, r7
 80033ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ee:	4770      	bx	lr
 80033f0:	e000ed00 	.word	0xe000ed00

080033f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033f4:	b480      	push	{r7}
 80033f6:	b083      	sub	sp, #12
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	4603      	mov	r3, r0
 80033fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003402:	2b00      	cmp	r3, #0
 8003404:	db0b      	blt.n	800341e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003406:	79fb      	ldrb	r3, [r7, #7]
 8003408:	f003 021f 	and.w	r2, r3, #31
 800340c:	4907      	ldr	r1, [pc, #28]	@ (800342c <__NVIC_EnableIRQ+0x38>)
 800340e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003412:	095b      	lsrs	r3, r3, #5
 8003414:	2001      	movs	r0, #1
 8003416:	fa00 f202 	lsl.w	r2, r0, r2
 800341a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800341e:	bf00      	nop
 8003420:	370c      	adds	r7, #12
 8003422:	46bd      	mov	sp, r7
 8003424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003428:	4770      	bx	lr
 800342a:	bf00      	nop
 800342c:	e000e100 	.word	0xe000e100

08003430 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003430:	b480      	push	{r7}
 8003432:	b083      	sub	sp, #12
 8003434:	af00      	add	r7, sp, #0
 8003436:	4603      	mov	r3, r0
 8003438:	6039      	str	r1, [r7, #0]
 800343a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800343c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003440:	2b00      	cmp	r3, #0
 8003442:	db0a      	blt.n	800345a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	b2da      	uxtb	r2, r3
 8003448:	490c      	ldr	r1, [pc, #48]	@ (800347c <__NVIC_SetPriority+0x4c>)
 800344a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800344e:	0112      	lsls	r2, r2, #4
 8003450:	b2d2      	uxtb	r2, r2
 8003452:	440b      	add	r3, r1
 8003454:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003458:	e00a      	b.n	8003470 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	b2da      	uxtb	r2, r3
 800345e:	4908      	ldr	r1, [pc, #32]	@ (8003480 <__NVIC_SetPriority+0x50>)
 8003460:	79fb      	ldrb	r3, [r7, #7]
 8003462:	f003 030f 	and.w	r3, r3, #15
 8003466:	3b04      	subs	r3, #4
 8003468:	0112      	lsls	r2, r2, #4
 800346a:	b2d2      	uxtb	r2, r2
 800346c:	440b      	add	r3, r1
 800346e:	761a      	strb	r2, [r3, #24]
}
 8003470:	bf00      	nop
 8003472:	370c      	adds	r7, #12
 8003474:	46bd      	mov	sp, r7
 8003476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347a:	4770      	bx	lr
 800347c:	e000e100 	.word	0xe000e100
 8003480:	e000ed00 	.word	0xe000ed00

08003484 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003484:	b480      	push	{r7}
 8003486:	b089      	sub	sp, #36	@ 0x24
 8003488:	af00      	add	r7, sp, #0
 800348a:	60f8      	str	r0, [r7, #12]
 800348c:	60b9      	str	r1, [r7, #8]
 800348e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	f003 0307 	and.w	r3, r3, #7
 8003496:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003498:	69fb      	ldr	r3, [r7, #28]
 800349a:	f1c3 0307 	rsb	r3, r3, #7
 800349e:	2b04      	cmp	r3, #4
 80034a0:	bf28      	it	cs
 80034a2:	2304      	movcs	r3, #4
 80034a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034a6:	69fb      	ldr	r3, [r7, #28]
 80034a8:	3304      	adds	r3, #4
 80034aa:	2b06      	cmp	r3, #6
 80034ac:	d902      	bls.n	80034b4 <NVIC_EncodePriority+0x30>
 80034ae:	69fb      	ldr	r3, [r7, #28]
 80034b0:	3b03      	subs	r3, #3
 80034b2:	e000      	b.n	80034b6 <NVIC_EncodePriority+0x32>
 80034b4:	2300      	movs	r3, #0
 80034b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034b8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80034bc:	69bb      	ldr	r3, [r7, #24]
 80034be:	fa02 f303 	lsl.w	r3, r2, r3
 80034c2:	43da      	mvns	r2, r3
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	401a      	ands	r2, r3
 80034c8:	697b      	ldr	r3, [r7, #20]
 80034ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034cc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	fa01 f303 	lsl.w	r3, r1, r3
 80034d6:	43d9      	mvns	r1, r3
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034dc:	4313      	orrs	r3, r2
         );
}
 80034de:	4618      	mov	r0, r3
 80034e0:	3724      	adds	r7, #36	@ 0x24
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr

080034ea <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034ea:	b580      	push	{r7, lr}
 80034ec:	b082      	sub	sp, #8
 80034ee:	af00      	add	r7, sp, #0
 80034f0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80034f2:	6878      	ldr	r0, [r7, #4]
 80034f4:	f7ff ff4c 	bl	8003390 <__NVIC_SetPriorityGrouping>
}
 80034f8:	bf00      	nop
 80034fa:	3708      	adds	r7, #8
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}

08003500 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003500:	b580      	push	{r7, lr}
 8003502:	b086      	sub	sp, #24
 8003504:	af00      	add	r7, sp, #0
 8003506:	4603      	mov	r3, r0
 8003508:	60b9      	str	r1, [r7, #8]
 800350a:	607a      	str	r2, [r7, #4]
 800350c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800350e:	2300      	movs	r3, #0
 8003510:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003512:	f7ff ff61 	bl	80033d8 <__NVIC_GetPriorityGrouping>
 8003516:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003518:	687a      	ldr	r2, [r7, #4]
 800351a:	68b9      	ldr	r1, [r7, #8]
 800351c:	6978      	ldr	r0, [r7, #20]
 800351e:	f7ff ffb1 	bl	8003484 <NVIC_EncodePriority>
 8003522:	4602      	mov	r2, r0
 8003524:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003528:	4611      	mov	r1, r2
 800352a:	4618      	mov	r0, r3
 800352c:	f7ff ff80 	bl	8003430 <__NVIC_SetPriority>
}
 8003530:	bf00      	nop
 8003532:	3718      	adds	r7, #24
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}

08003538 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b082      	sub	sp, #8
 800353c:	af00      	add	r7, sp, #0
 800353e:	4603      	mov	r3, r0
 8003540:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003546:	4618      	mov	r0, r3
 8003548:	f7ff ff54 	bl	80033f4 <__NVIC_EnableIRQ>
}
 800354c:	bf00      	nop
 800354e:	3708      	adds	r7, #8
 8003550:	46bd      	mov	sp, r7
 8003552:	bd80      	pop	{r7, pc}

08003554 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b084      	sub	sp, #16
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003560:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003562:	f7ff fee5 	bl	8003330 <HAL_GetTick>
 8003566:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800356e:	b2db      	uxtb	r3, r3
 8003570:	2b02      	cmp	r3, #2
 8003572:	d008      	beq.n	8003586 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2280      	movs	r2, #128	@ 0x80
 8003578:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2200      	movs	r2, #0
 800357e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	e052      	b.n	800362c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f022 0216 	bic.w	r2, r2, #22
 8003594:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	695a      	ldr	r2, [r3, #20]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80035a4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d103      	bne.n	80035b6 <HAL_DMA_Abort+0x62>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d007      	beq.n	80035c6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	681a      	ldr	r2, [r3, #0]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f022 0208 	bic.w	r2, r2, #8
 80035c4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	681a      	ldr	r2, [r3, #0]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f022 0201 	bic.w	r2, r2, #1
 80035d4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035d6:	e013      	b.n	8003600 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80035d8:	f7ff feaa 	bl	8003330 <HAL_GetTick>
 80035dc:	4602      	mov	r2, r0
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	1ad3      	subs	r3, r2, r3
 80035e2:	2b05      	cmp	r3, #5
 80035e4:	d90c      	bls.n	8003600 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2220      	movs	r2, #32
 80035ea:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2203      	movs	r2, #3
 80035f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2200      	movs	r2, #0
 80035f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80035fc:	2303      	movs	r3, #3
 80035fe:	e015      	b.n	800362c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f003 0301 	and.w	r3, r3, #1
 800360a:	2b00      	cmp	r3, #0
 800360c:	d1e4      	bne.n	80035d8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003612:	223f      	movs	r2, #63	@ 0x3f
 8003614:	409a      	lsls	r2, r3
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2201      	movs	r2, #1
 800361e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2200      	movs	r2, #0
 8003626:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800362a:	2300      	movs	r3, #0
}
 800362c:	4618      	mov	r0, r3
 800362e:	3710      	adds	r7, #16
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}

08003634 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003634:	b480      	push	{r7}
 8003636:	b083      	sub	sp, #12
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003642:	b2db      	uxtb	r3, r3
 8003644:	2b02      	cmp	r3, #2
 8003646:	d004      	beq.n	8003652 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2280      	movs	r2, #128	@ 0x80
 800364c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e00c      	b.n	800366c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2205      	movs	r2, #5
 8003656:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	681a      	ldr	r2, [r3, #0]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f022 0201 	bic.w	r2, r2, #1
 8003668:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800366a:	2300      	movs	r3, #0
}
 800366c:	4618      	mov	r0, r3
 800366e:	370c      	adds	r7, #12
 8003670:	46bd      	mov	sp, r7
 8003672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003676:	4770      	bx	lr

08003678 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003678:	b480      	push	{r7}
 800367a:	b089      	sub	sp, #36	@ 0x24
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
 8003680:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003682:	2300      	movs	r3, #0
 8003684:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003686:	2300      	movs	r3, #0
 8003688:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800368a:	2300      	movs	r3, #0
 800368c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800368e:	2300      	movs	r3, #0
 8003690:	61fb      	str	r3, [r7, #28]
 8003692:	e165      	b.n	8003960 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003694:	2201      	movs	r2, #1
 8003696:	69fb      	ldr	r3, [r7, #28]
 8003698:	fa02 f303 	lsl.w	r3, r2, r3
 800369c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	697a      	ldr	r2, [r7, #20]
 80036a4:	4013      	ands	r3, r2
 80036a6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80036a8:	693a      	ldr	r2, [r7, #16]
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	429a      	cmp	r2, r3
 80036ae:	f040 8154 	bne.w	800395a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	f003 0303 	and.w	r3, r3, #3
 80036ba:	2b01      	cmp	r3, #1
 80036bc:	d005      	beq.n	80036ca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80036c6:	2b02      	cmp	r3, #2
 80036c8:	d130      	bne.n	800372c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80036d0:	69fb      	ldr	r3, [r7, #28]
 80036d2:	005b      	lsls	r3, r3, #1
 80036d4:	2203      	movs	r2, #3
 80036d6:	fa02 f303 	lsl.w	r3, r2, r3
 80036da:	43db      	mvns	r3, r3
 80036dc:	69ba      	ldr	r2, [r7, #24]
 80036de:	4013      	ands	r3, r2
 80036e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	68da      	ldr	r2, [r3, #12]
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	005b      	lsls	r3, r3, #1
 80036ea:	fa02 f303 	lsl.w	r3, r2, r3
 80036ee:	69ba      	ldr	r2, [r7, #24]
 80036f0:	4313      	orrs	r3, r2
 80036f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	69ba      	ldr	r2, [r7, #24]
 80036f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003700:	2201      	movs	r2, #1
 8003702:	69fb      	ldr	r3, [r7, #28]
 8003704:	fa02 f303 	lsl.w	r3, r2, r3
 8003708:	43db      	mvns	r3, r3
 800370a:	69ba      	ldr	r2, [r7, #24]
 800370c:	4013      	ands	r3, r2
 800370e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	091b      	lsrs	r3, r3, #4
 8003716:	f003 0201 	and.w	r2, r3, #1
 800371a:	69fb      	ldr	r3, [r7, #28]
 800371c:	fa02 f303 	lsl.w	r3, r2, r3
 8003720:	69ba      	ldr	r2, [r7, #24]
 8003722:	4313      	orrs	r3, r2
 8003724:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	69ba      	ldr	r2, [r7, #24]
 800372a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	f003 0303 	and.w	r3, r3, #3
 8003734:	2b03      	cmp	r3, #3
 8003736:	d017      	beq.n	8003768 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800373e:	69fb      	ldr	r3, [r7, #28]
 8003740:	005b      	lsls	r3, r3, #1
 8003742:	2203      	movs	r2, #3
 8003744:	fa02 f303 	lsl.w	r3, r2, r3
 8003748:	43db      	mvns	r3, r3
 800374a:	69ba      	ldr	r2, [r7, #24]
 800374c:	4013      	ands	r3, r2
 800374e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	689a      	ldr	r2, [r3, #8]
 8003754:	69fb      	ldr	r3, [r7, #28]
 8003756:	005b      	lsls	r3, r3, #1
 8003758:	fa02 f303 	lsl.w	r3, r2, r3
 800375c:	69ba      	ldr	r2, [r7, #24]
 800375e:	4313      	orrs	r3, r2
 8003760:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	69ba      	ldr	r2, [r7, #24]
 8003766:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	f003 0303 	and.w	r3, r3, #3
 8003770:	2b02      	cmp	r3, #2
 8003772:	d123      	bne.n	80037bc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003774:	69fb      	ldr	r3, [r7, #28]
 8003776:	08da      	lsrs	r2, r3, #3
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	3208      	adds	r2, #8
 800377c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003780:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003782:	69fb      	ldr	r3, [r7, #28]
 8003784:	f003 0307 	and.w	r3, r3, #7
 8003788:	009b      	lsls	r3, r3, #2
 800378a:	220f      	movs	r2, #15
 800378c:	fa02 f303 	lsl.w	r3, r2, r3
 8003790:	43db      	mvns	r3, r3
 8003792:	69ba      	ldr	r2, [r7, #24]
 8003794:	4013      	ands	r3, r2
 8003796:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	691a      	ldr	r2, [r3, #16]
 800379c:	69fb      	ldr	r3, [r7, #28]
 800379e:	f003 0307 	and.w	r3, r3, #7
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	fa02 f303 	lsl.w	r3, r2, r3
 80037a8:	69ba      	ldr	r2, [r7, #24]
 80037aa:	4313      	orrs	r3, r2
 80037ac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80037ae:	69fb      	ldr	r3, [r7, #28]
 80037b0:	08da      	lsrs	r2, r3, #3
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	3208      	adds	r2, #8
 80037b6:	69b9      	ldr	r1, [r7, #24]
 80037b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80037c2:	69fb      	ldr	r3, [r7, #28]
 80037c4:	005b      	lsls	r3, r3, #1
 80037c6:	2203      	movs	r2, #3
 80037c8:	fa02 f303 	lsl.w	r3, r2, r3
 80037cc:	43db      	mvns	r3, r3
 80037ce:	69ba      	ldr	r2, [r7, #24]
 80037d0:	4013      	ands	r3, r2
 80037d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	f003 0203 	and.w	r2, r3, #3
 80037dc:	69fb      	ldr	r3, [r7, #28]
 80037de:	005b      	lsls	r3, r3, #1
 80037e0:	fa02 f303 	lsl.w	r3, r2, r3
 80037e4:	69ba      	ldr	r2, [r7, #24]
 80037e6:	4313      	orrs	r3, r2
 80037e8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	69ba      	ldr	r2, [r7, #24]
 80037ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	f000 80ae 	beq.w	800395a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037fe:	2300      	movs	r3, #0
 8003800:	60fb      	str	r3, [r7, #12]
 8003802:	4b5d      	ldr	r3, [pc, #372]	@ (8003978 <HAL_GPIO_Init+0x300>)
 8003804:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003806:	4a5c      	ldr	r2, [pc, #368]	@ (8003978 <HAL_GPIO_Init+0x300>)
 8003808:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800380c:	6453      	str	r3, [r2, #68]	@ 0x44
 800380e:	4b5a      	ldr	r3, [pc, #360]	@ (8003978 <HAL_GPIO_Init+0x300>)
 8003810:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003812:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003816:	60fb      	str	r3, [r7, #12]
 8003818:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800381a:	4a58      	ldr	r2, [pc, #352]	@ (800397c <HAL_GPIO_Init+0x304>)
 800381c:	69fb      	ldr	r3, [r7, #28]
 800381e:	089b      	lsrs	r3, r3, #2
 8003820:	3302      	adds	r3, #2
 8003822:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003826:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003828:	69fb      	ldr	r3, [r7, #28]
 800382a:	f003 0303 	and.w	r3, r3, #3
 800382e:	009b      	lsls	r3, r3, #2
 8003830:	220f      	movs	r2, #15
 8003832:	fa02 f303 	lsl.w	r3, r2, r3
 8003836:	43db      	mvns	r3, r3
 8003838:	69ba      	ldr	r2, [r7, #24]
 800383a:	4013      	ands	r3, r2
 800383c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	4a4f      	ldr	r2, [pc, #316]	@ (8003980 <HAL_GPIO_Init+0x308>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d025      	beq.n	8003892 <HAL_GPIO_Init+0x21a>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	4a4e      	ldr	r2, [pc, #312]	@ (8003984 <HAL_GPIO_Init+0x30c>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d01f      	beq.n	800388e <HAL_GPIO_Init+0x216>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	4a4d      	ldr	r2, [pc, #308]	@ (8003988 <HAL_GPIO_Init+0x310>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d019      	beq.n	800388a <HAL_GPIO_Init+0x212>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	4a4c      	ldr	r2, [pc, #304]	@ (800398c <HAL_GPIO_Init+0x314>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d013      	beq.n	8003886 <HAL_GPIO_Init+0x20e>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	4a4b      	ldr	r2, [pc, #300]	@ (8003990 <HAL_GPIO_Init+0x318>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d00d      	beq.n	8003882 <HAL_GPIO_Init+0x20a>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	4a4a      	ldr	r2, [pc, #296]	@ (8003994 <HAL_GPIO_Init+0x31c>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d007      	beq.n	800387e <HAL_GPIO_Init+0x206>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	4a49      	ldr	r2, [pc, #292]	@ (8003998 <HAL_GPIO_Init+0x320>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d101      	bne.n	800387a <HAL_GPIO_Init+0x202>
 8003876:	2306      	movs	r3, #6
 8003878:	e00c      	b.n	8003894 <HAL_GPIO_Init+0x21c>
 800387a:	2307      	movs	r3, #7
 800387c:	e00a      	b.n	8003894 <HAL_GPIO_Init+0x21c>
 800387e:	2305      	movs	r3, #5
 8003880:	e008      	b.n	8003894 <HAL_GPIO_Init+0x21c>
 8003882:	2304      	movs	r3, #4
 8003884:	e006      	b.n	8003894 <HAL_GPIO_Init+0x21c>
 8003886:	2303      	movs	r3, #3
 8003888:	e004      	b.n	8003894 <HAL_GPIO_Init+0x21c>
 800388a:	2302      	movs	r3, #2
 800388c:	e002      	b.n	8003894 <HAL_GPIO_Init+0x21c>
 800388e:	2301      	movs	r3, #1
 8003890:	e000      	b.n	8003894 <HAL_GPIO_Init+0x21c>
 8003892:	2300      	movs	r3, #0
 8003894:	69fa      	ldr	r2, [r7, #28]
 8003896:	f002 0203 	and.w	r2, r2, #3
 800389a:	0092      	lsls	r2, r2, #2
 800389c:	4093      	lsls	r3, r2
 800389e:	69ba      	ldr	r2, [r7, #24]
 80038a0:	4313      	orrs	r3, r2
 80038a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80038a4:	4935      	ldr	r1, [pc, #212]	@ (800397c <HAL_GPIO_Init+0x304>)
 80038a6:	69fb      	ldr	r3, [r7, #28]
 80038a8:	089b      	lsrs	r3, r3, #2
 80038aa:	3302      	adds	r3, #2
 80038ac:	69ba      	ldr	r2, [r7, #24]
 80038ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80038b2:	4b3a      	ldr	r3, [pc, #232]	@ (800399c <HAL_GPIO_Init+0x324>)
 80038b4:	689b      	ldr	r3, [r3, #8]
 80038b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	43db      	mvns	r3, r3
 80038bc:	69ba      	ldr	r2, [r7, #24]
 80038be:	4013      	ands	r3, r2
 80038c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d003      	beq.n	80038d6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80038ce:	69ba      	ldr	r2, [r7, #24]
 80038d0:	693b      	ldr	r3, [r7, #16]
 80038d2:	4313      	orrs	r3, r2
 80038d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80038d6:	4a31      	ldr	r2, [pc, #196]	@ (800399c <HAL_GPIO_Init+0x324>)
 80038d8:	69bb      	ldr	r3, [r7, #24]
 80038da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80038dc:	4b2f      	ldr	r3, [pc, #188]	@ (800399c <HAL_GPIO_Init+0x324>)
 80038de:	68db      	ldr	r3, [r3, #12]
 80038e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	43db      	mvns	r3, r3
 80038e6:	69ba      	ldr	r2, [r7, #24]
 80038e8:	4013      	ands	r3, r2
 80038ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d003      	beq.n	8003900 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80038f8:	69ba      	ldr	r2, [r7, #24]
 80038fa:	693b      	ldr	r3, [r7, #16]
 80038fc:	4313      	orrs	r3, r2
 80038fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003900:	4a26      	ldr	r2, [pc, #152]	@ (800399c <HAL_GPIO_Init+0x324>)
 8003902:	69bb      	ldr	r3, [r7, #24]
 8003904:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003906:	4b25      	ldr	r3, [pc, #148]	@ (800399c <HAL_GPIO_Init+0x324>)
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	43db      	mvns	r3, r3
 8003910:	69ba      	ldr	r2, [r7, #24]
 8003912:	4013      	ands	r3, r2
 8003914:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800391e:	2b00      	cmp	r3, #0
 8003920:	d003      	beq.n	800392a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003922:	69ba      	ldr	r2, [r7, #24]
 8003924:	693b      	ldr	r3, [r7, #16]
 8003926:	4313      	orrs	r3, r2
 8003928:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800392a:	4a1c      	ldr	r2, [pc, #112]	@ (800399c <HAL_GPIO_Init+0x324>)
 800392c:	69bb      	ldr	r3, [r7, #24]
 800392e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003930:	4b1a      	ldr	r3, [pc, #104]	@ (800399c <HAL_GPIO_Init+0x324>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	43db      	mvns	r3, r3
 800393a:	69ba      	ldr	r2, [r7, #24]
 800393c:	4013      	ands	r3, r2
 800393e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003948:	2b00      	cmp	r3, #0
 800394a:	d003      	beq.n	8003954 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800394c:	69ba      	ldr	r2, [r7, #24]
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	4313      	orrs	r3, r2
 8003952:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003954:	4a11      	ldr	r2, [pc, #68]	@ (800399c <HAL_GPIO_Init+0x324>)
 8003956:	69bb      	ldr	r3, [r7, #24]
 8003958:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800395a:	69fb      	ldr	r3, [r7, #28]
 800395c:	3301      	adds	r3, #1
 800395e:	61fb      	str	r3, [r7, #28]
 8003960:	69fb      	ldr	r3, [r7, #28]
 8003962:	2b0f      	cmp	r3, #15
 8003964:	f67f ae96 	bls.w	8003694 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003968:	bf00      	nop
 800396a:	bf00      	nop
 800396c:	3724      	adds	r7, #36	@ 0x24
 800396e:	46bd      	mov	sp, r7
 8003970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003974:	4770      	bx	lr
 8003976:	bf00      	nop
 8003978:	40023800 	.word	0x40023800
 800397c:	40013800 	.word	0x40013800
 8003980:	40020000 	.word	0x40020000
 8003984:	40020400 	.word	0x40020400
 8003988:	40020800 	.word	0x40020800
 800398c:	40020c00 	.word	0x40020c00
 8003990:	40021000 	.word	0x40021000
 8003994:	40021400 	.word	0x40021400
 8003998:	40021800 	.word	0x40021800
 800399c:	40013c00 	.word	0x40013c00

080039a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b083      	sub	sp, #12
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
 80039a8:	460b      	mov	r3, r1
 80039aa:	807b      	strh	r3, [r7, #2]
 80039ac:	4613      	mov	r3, r2
 80039ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80039b0:	787b      	ldrb	r3, [r7, #1]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d003      	beq.n	80039be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80039b6:	887a      	ldrh	r2, [r7, #2]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80039bc:	e003      	b.n	80039c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80039be:	887b      	ldrh	r3, [r7, #2]
 80039c0:	041a      	lsls	r2, r3, #16
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	619a      	str	r2, [r3, #24]
}
 80039c6:	bf00      	nop
 80039c8:	370c      	adds	r7, #12
 80039ca:	46bd      	mov	sp, r7
 80039cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d0:	4770      	bx	lr
	...

080039d4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b084      	sub	sp, #16
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d101      	bne.n	80039e6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80039e2:	2301      	movs	r3, #1
 80039e4:	e12b      	b.n	8003c3e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039ec:	b2db      	uxtb	r3, r3
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d106      	bne.n	8003a00 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2200      	movs	r2, #0
 80039f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f7ff f8e0 	bl	8002bc0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2224      	movs	r2, #36	@ 0x24
 8003a04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f022 0201 	bic.w	r2, r2, #1
 8003a16:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	681a      	ldr	r2, [r3, #0]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003a26:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003a36:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003a38:	f001 f8ce 	bl	8004bd8 <HAL_RCC_GetPCLK1Freq>
 8003a3c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	4a81      	ldr	r2, [pc, #516]	@ (8003c48 <HAL_I2C_Init+0x274>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d807      	bhi.n	8003a58 <HAL_I2C_Init+0x84>
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	4a80      	ldr	r2, [pc, #512]	@ (8003c4c <HAL_I2C_Init+0x278>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	bf94      	ite	ls
 8003a50:	2301      	movls	r3, #1
 8003a52:	2300      	movhi	r3, #0
 8003a54:	b2db      	uxtb	r3, r3
 8003a56:	e006      	b.n	8003a66 <HAL_I2C_Init+0x92>
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	4a7d      	ldr	r2, [pc, #500]	@ (8003c50 <HAL_I2C_Init+0x27c>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	bf94      	ite	ls
 8003a60:	2301      	movls	r3, #1
 8003a62:	2300      	movhi	r3, #0
 8003a64:	b2db      	uxtb	r3, r3
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d001      	beq.n	8003a6e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e0e7      	b.n	8003c3e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	4a78      	ldr	r2, [pc, #480]	@ (8003c54 <HAL_I2C_Init+0x280>)
 8003a72:	fba2 2303 	umull	r2, r3, r2, r3
 8003a76:	0c9b      	lsrs	r3, r3, #18
 8003a78:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	68ba      	ldr	r2, [r7, #8]
 8003a8a:	430a      	orrs	r2, r1
 8003a8c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	6a1b      	ldr	r3, [r3, #32]
 8003a94:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	4a6a      	ldr	r2, [pc, #424]	@ (8003c48 <HAL_I2C_Init+0x274>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d802      	bhi.n	8003aa8 <HAL_I2C_Init+0xd4>
 8003aa2:	68bb      	ldr	r3, [r7, #8]
 8003aa4:	3301      	adds	r3, #1
 8003aa6:	e009      	b.n	8003abc <HAL_I2C_Init+0xe8>
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003aae:	fb02 f303 	mul.w	r3, r2, r3
 8003ab2:	4a69      	ldr	r2, [pc, #420]	@ (8003c58 <HAL_I2C_Init+0x284>)
 8003ab4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ab8:	099b      	lsrs	r3, r3, #6
 8003aba:	3301      	adds	r3, #1
 8003abc:	687a      	ldr	r2, [r7, #4]
 8003abe:	6812      	ldr	r2, [r2, #0]
 8003ac0:	430b      	orrs	r3, r1
 8003ac2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	69db      	ldr	r3, [r3, #28]
 8003aca:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003ace:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	495c      	ldr	r1, [pc, #368]	@ (8003c48 <HAL_I2C_Init+0x274>)
 8003ad8:	428b      	cmp	r3, r1
 8003ada:	d819      	bhi.n	8003b10 <HAL_I2C_Init+0x13c>
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	1e59      	subs	r1, r3, #1
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	005b      	lsls	r3, r3, #1
 8003ae6:	fbb1 f3f3 	udiv	r3, r1, r3
 8003aea:	1c59      	adds	r1, r3, #1
 8003aec:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003af0:	400b      	ands	r3, r1
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d00a      	beq.n	8003b0c <HAL_I2C_Init+0x138>
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	1e59      	subs	r1, r3, #1
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	005b      	lsls	r3, r3, #1
 8003b00:	fbb1 f3f3 	udiv	r3, r1, r3
 8003b04:	3301      	adds	r3, #1
 8003b06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b0a:	e051      	b.n	8003bb0 <HAL_I2C_Init+0x1dc>
 8003b0c:	2304      	movs	r3, #4
 8003b0e:	e04f      	b.n	8003bb0 <HAL_I2C_Init+0x1dc>
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d111      	bne.n	8003b3c <HAL_I2C_Init+0x168>
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	1e58      	subs	r0, r3, #1
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6859      	ldr	r1, [r3, #4]
 8003b20:	460b      	mov	r3, r1
 8003b22:	005b      	lsls	r3, r3, #1
 8003b24:	440b      	add	r3, r1
 8003b26:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b2a:	3301      	adds	r3, #1
 8003b2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	bf0c      	ite	eq
 8003b34:	2301      	moveq	r3, #1
 8003b36:	2300      	movne	r3, #0
 8003b38:	b2db      	uxtb	r3, r3
 8003b3a:	e012      	b.n	8003b62 <HAL_I2C_Init+0x18e>
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	1e58      	subs	r0, r3, #1
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6859      	ldr	r1, [r3, #4]
 8003b44:	460b      	mov	r3, r1
 8003b46:	009b      	lsls	r3, r3, #2
 8003b48:	440b      	add	r3, r1
 8003b4a:	0099      	lsls	r1, r3, #2
 8003b4c:	440b      	add	r3, r1
 8003b4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b52:	3301      	adds	r3, #1
 8003b54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	bf0c      	ite	eq
 8003b5c:	2301      	moveq	r3, #1
 8003b5e:	2300      	movne	r3, #0
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d001      	beq.n	8003b6a <HAL_I2C_Init+0x196>
 8003b66:	2301      	movs	r3, #1
 8003b68:	e022      	b.n	8003bb0 <HAL_I2C_Init+0x1dc>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	689b      	ldr	r3, [r3, #8]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d10e      	bne.n	8003b90 <HAL_I2C_Init+0x1bc>
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	1e58      	subs	r0, r3, #1
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6859      	ldr	r1, [r3, #4]
 8003b7a:	460b      	mov	r3, r1
 8003b7c:	005b      	lsls	r3, r3, #1
 8003b7e:	440b      	add	r3, r1
 8003b80:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b84:	3301      	adds	r3, #1
 8003b86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b8a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b8e:	e00f      	b.n	8003bb0 <HAL_I2C_Init+0x1dc>
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	1e58      	subs	r0, r3, #1
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6859      	ldr	r1, [r3, #4]
 8003b98:	460b      	mov	r3, r1
 8003b9a:	009b      	lsls	r3, r3, #2
 8003b9c:	440b      	add	r3, r1
 8003b9e:	0099      	lsls	r1, r3, #2
 8003ba0:	440b      	add	r3, r1
 8003ba2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ba6:	3301      	adds	r3, #1
 8003ba8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bac:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003bb0:	6879      	ldr	r1, [r7, #4]
 8003bb2:	6809      	ldr	r1, [r1, #0]
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	69da      	ldr	r2, [r3, #28]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6a1b      	ldr	r3, [r3, #32]
 8003bca:	431a      	orrs	r2, r3
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	430a      	orrs	r2, r1
 8003bd2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003bde:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003be2:	687a      	ldr	r2, [r7, #4]
 8003be4:	6911      	ldr	r1, [r2, #16]
 8003be6:	687a      	ldr	r2, [r7, #4]
 8003be8:	68d2      	ldr	r2, [r2, #12]
 8003bea:	4311      	orrs	r1, r2
 8003bec:	687a      	ldr	r2, [r7, #4]
 8003bee:	6812      	ldr	r2, [r2, #0]
 8003bf0:	430b      	orrs	r3, r1
 8003bf2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	68db      	ldr	r3, [r3, #12]
 8003bfa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	695a      	ldr	r2, [r3, #20]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	699b      	ldr	r3, [r3, #24]
 8003c06:	431a      	orrs	r2, r3
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	430a      	orrs	r2, r1
 8003c0e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	681a      	ldr	r2, [r3, #0]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f042 0201 	orr.w	r2, r2, #1
 8003c1e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2200      	movs	r2, #0
 8003c24:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2220      	movs	r2, #32
 8003c2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2200      	movs	r2, #0
 8003c32:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2200      	movs	r2, #0
 8003c38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003c3c:	2300      	movs	r3, #0
}
 8003c3e:	4618      	mov	r0, r3
 8003c40:	3710      	adds	r7, #16
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd80      	pop	{r7, pc}
 8003c46:	bf00      	nop
 8003c48:	000186a0 	.word	0x000186a0
 8003c4c:	001e847f 	.word	0x001e847f
 8003c50:	003d08ff 	.word	0x003d08ff
 8003c54:	431bde83 	.word	0x431bde83
 8003c58:	10624dd3 	.word	0x10624dd3

08003c5c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b088      	sub	sp, #32
 8003c60:	af02      	add	r7, sp, #8
 8003c62:	60f8      	str	r0, [r7, #12]
 8003c64:	4608      	mov	r0, r1
 8003c66:	4611      	mov	r1, r2
 8003c68:	461a      	mov	r2, r3
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	817b      	strh	r3, [r7, #10]
 8003c6e:	460b      	mov	r3, r1
 8003c70:	813b      	strh	r3, [r7, #8]
 8003c72:	4613      	mov	r3, r2
 8003c74:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003c76:	f7ff fb5b 	bl	8003330 <HAL_GetTick>
 8003c7a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c82:	b2db      	uxtb	r3, r3
 8003c84:	2b20      	cmp	r3, #32
 8003c86:	f040 80d9 	bne.w	8003e3c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	9300      	str	r3, [sp, #0]
 8003c8e:	2319      	movs	r3, #25
 8003c90:	2201      	movs	r2, #1
 8003c92:	496d      	ldr	r1, [pc, #436]	@ (8003e48 <HAL_I2C_Mem_Write+0x1ec>)
 8003c94:	68f8      	ldr	r0, [r7, #12]
 8003c96:	f000 fc7f 	bl	8004598 <I2C_WaitOnFlagUntilTimeout>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d001      	beq.n	8003ca4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003ca0:	2302      	movs	r3, #2
 8003ca2:	e0cc      	b.n	8003e3e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003caa:	2b01      	cmp	r3, #1
 8003cac:	d101      	bne.n	8003cb2 <HAL_I2C_Mem_Write+0x56>
 8003cae:	2302      	movs	r3, #2
 8003cb0:	e0c5      	b.n	8003e3e <HAL_I2C_Mem_Write+0x1e2>
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f003 0301 	and.w	r3, r3, #1
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d007      	beq.n	8003cd8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	681a      	ldr	r2, [r3, #0]
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f042 0201 	orr.w	r2, r2, #1
 8003cd6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681a      	ldr	r2, [r3, #0]
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ce6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	2221      	movs	r2, #33	@ 0x21
 8003cec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	2240      	movs	r2, #64	@ 0x40
 8003cf4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	6a3a      	ldr	r2, [r7, #32]
 8003d02:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003d08:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d0e:	b29a      	uxth	r2, r3
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	4a4d      	ldr	r2, [pc, #308]	@ (8003e4c <HAL_I2C_Mem_Write+0x1f0>)
 8003d18:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003d1a:	88f8      	ldrh	r0, [r7, #6]
 8003d1c:	893a      	ldrh	r2, [r7, #8]
 8003d1e:	8979      	ldrh	r1, [r7, #10]
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	9301      	str	r3, [sp, #4]
 8003d24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d26:	9300      	str	r3, [sp, #0]
 8003d28:	4603      	mov	r3, r0
 8003d2a:	68f8      	ldr	r0, [r7, #12]
 8003d2c:	f000 fab6 	bl	800429c <I2C_RequestMemoryWrite>
 8003d30:	4603      	mov	r3, r0
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d052      	beq.n	8003ddc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	e081      	b.n	8003e3e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d3a:	697a      	ldr	r2, [r7, #20]
 8003d3c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d3e:	68f8      	ldr	r0, [r7, #12]
 8003d40:	f000 fd00 	bl	8004744 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d44:	4603      	mov	r3, r0
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d00d      	beq.n	8003d66 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d4e:	2b04      	cmp	r3, #4
 8003d50:	d107      	bne.n	8003d62 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	681a      	ldr	r2, [r3, #0]
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d60:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	e06b      	b.n	8003e3e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d6a:	781a      	ldrb	r2, [r3, #0]
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d76:	1c5a      	adds	r2, r3, #1
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d80:	3b01      	subs	r3, #1
 8003d82:	b29a      	uxth	r2, r3
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d8c:	b29b      	uxth	r3, r3
 8003d8e:	3b01      	subs	r3, #1
 8003d90:	b29a      	uxth	r2, r3
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	695b      	ldr	r3, [r3, #20]
 8003d9c:	f003 0304 	and.w	r3, r3, #4
 8003da0:	2b04      	cmp	r3, #4
 8003da2:	d11b      	bne.n	8003ddc <HAL_I2C_Mem_Write+0x180>
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d017      	beq.n	8003ddc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003db0:	781a      	ldrb	r2, [r3, #0]
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dbc:	1c5a      	adds	r2, r3, #1
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dc6:	3b01      	subs	r3, #1
 8003dc8:	b29a      	uxth	r2, r3
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dd2:	b29b      	uxth	r3, r3
 8003dd4:	3b01      	subs	r3, #1
 8003dd6:	b29a      	uxth	r2, r3
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d1aa      	bne.n	8003d3a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003de4:	697a      	ldr	r2, [r7, #20]
 8003de6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003de8:	68f8      	ldr	r0, [r7, #12]
 8003dea:	f000 fcec 	bl	80047c6 <I2C_WaitOnBTFFlagUntilTimeout>
 8003dee:	4603      	mov	r3, r0
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d00d      	beq.n	8003e10 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003df8:	2b04      	cmp	r3, #4
 8003dfa:	d107      	bne.n	8003e0c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e0a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	e016      	b.n	8003e3e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e1e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	2220      	movs	r2, #32
 8003e24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	2200      	movs	r2, #0
 8003e34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	e000      	b.n	8003e3e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003e3c:	2302      	movs	r3, #2
  }
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	3718      	adds	r7, #24
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}
 8003e46:	bf00      	nop
 8003e48:	00100002 	.word	0x00100002
 8003e4c:	ffff0000 	.word	0xffff0000

08003e50 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b08c      	sub	sp, #48	@ 0x30
 8003e54:	af02      	add	r7, sp, #8
 8003e56:	60f8      	str	r0, [r7, #12]
 8003e58:	4608      	mov	r0, r1
 8003e5a:	4611      	mov	r1, r2
 8003e5c:	461a      	mov	r2, r3
 8003e5e:	4603      	mov	r3, r0
 8003e60:	817b      	strh	r3, [r7, #10]
 8003e62:	460b      	mov	r3, r1
 8003e64:	813b      	strh	r3, [r7, #8]
 8003e66:	4613      	mov	r3, r2
 8003e68:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003e6a:	f7ff fa61 	bl	8003330 <HAL_GetTick>
 8003e6e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e76:	b2db      	uxtb	r3, r3
 8003e78:	2b20      	cmp	r3, #32
 8003e7a:	f040 8208 	bne.w	800428e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e80:	9300      	str	r3, [sp, #0]
 8003e82:	2319      	movs	r3, #25
 8003e84:	2201      	movs	r2, #1
 8003e86:	497b      	ldr	r1, [pc, #492]	@ (8004074 <HAL_I2C_Mem_Read+0x224>)
 8003e88:	68f8      	ldr	r0, [r7, #12]
 8003e8a:	f000 fb85 	bl	8004598 <I2C_WaitOnFlagUntilTimeout>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d001      	beq.n	8003e98 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003e94:	2302      	movs	r3, #2
 8003e96:	e1fb      	b.n	8004290 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e9e:	2b01      	cmp	r3, #1
 8003ea0:	d101      	bne.n	8003ea6 <HAL_I2C_Mem_Read+0x56>
 8003ea2:	2302      	movs	r3, #2
 8003ea4:	e1f4      	b.n	8004290 <HAL_I2C_Mem_Read+0x440>
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 0301 	and.w	r3, r3, #1
 8003eb8:	2b01      	cmp	r3, #1
 8003eba:	d007      	beq.n	8003ecc <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	681a      	ldr	r2, [r3, #0]
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f042 0201 	orr.w	r2, r2, #1
 8003eca:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	681a      	ldr	r2, [r3, #0]
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003eda:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2222      	movs	r2, #34	@ 0x22
 8003ee0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	2240      	movs	r2, #64	@ 0x40
 8003ee8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ef6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003efc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f02:	b29a      	uxth	r2, r3
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	4a5b      	ldr	r2, [pc, #364]	@ (8004078 <HAL_I2C_Mem_Read+0x228>)
 8003f0c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003f0e:	88f8      	ldrh	r0, [r7, #6]
 8003f10:	893a      	ldrh	r2, [r7, #8]
 8003f12:	8979      	ldrh	r1, [r7, #10]
 8003f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f16:	9301      	str	r3, [sp, #4]
 8003f18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f1a:	9300      	str	r3, [sp, #0]
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	68f8      	ldr	r0, [r7, #12]
 8003f20:	f000 fa52 	bl	80043c8 <I2C_RequestMemoryRead>
 8003f24:	4603      	mov	r3, r0
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d001      	beq.n	8003f2e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	e1b0      	b.n	8004290 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d113      	bne.n	8003f5e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f36:	2300      	movs	r3, #0
 8003f38:	623b      	str	r3, [r7, #32]
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	695b      	ldr	r3, [r3, #20]
 8003f40:	623b      	str	r3, [r7, #32]
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	699b      	ldr	r3, [r3, #24]
 8003f48:	623b      	str	r3, [r7, #32]
 8003f4a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	681a      	ldr	r2, [r3, #0]
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f5a:	601a      	str	r2, [r3, #0]
 8003f5c:	e184      	b.n	8004268 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f62:	2b01      	cmp	r3, #1
 8003f64:	d11b      	bne.n	8003f9e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	681a      	ldr	r2, [r3, #0]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f74:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f76:	2300      	movs	r3, #0
 8003f78:	61fb      	str	r3, [r7, #28]
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	695b      	ldr	r3, [r3, #20]
 8003f80:	61fb      	str	r3, [r7, #28]
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	699b      	ldr	r3, [r3, #24]
 8003f88:	61fb      	str	r3, [r7, #28]
 8003f8a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	681a      	ldr	r2, [r3, #0]
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f9a:	601a      	str	r2, [r3, #0]
 8003f9c:	e164      	b.n	8004268 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fa2:	2b02      	cmp	r3, #2
 8003fa4:	d11b      	bne.n	8003fde <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	681a      	ldr	r2, [r3, #0]
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fb4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681a      	ldr	r2, [r3, #0]
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003fc4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	61bb      	str	r3, [r7, #24]
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	695b      	ldr	r3, [r3, #20]
 8003fd0:	61bb      	str	r3, [r7, #24]
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	699b      	ldr	r3, [r3, #24]
 8003fd8:	61bb      	str	r3, [r7, #24]
 8003fda:	69bb      	ldr	r3, [r7, #24]
 8003fdc:	e144      	b.n	8004268 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fde:	2300      	movs	r3, #0
 8003fe0:	617b      	str	r3, [r7, #20]
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	695b      	ldr	r3, [r3, #20]
 8003fe8:	617b      	str	r3, [r7, #20]
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	699b      	ldr	r3, [r3, #24]
 8003ff0:	617b      	str	r3, [r7, #20]
 8003ff2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003ff4:	e138      	b.n	8004268 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ffa:	2b03      	cmp	r3, #3
 8003ffc:	f200 80f1 	bhi.w	80041e2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004004:	2b01      	cmp	r3, #1
 8004006:	d123      	bne.n	8004050 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004008:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800400a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800400c:	68f8      	ldr	r0, [r7, #12]
 800400e:	f000 fc1b 	bl	8004848 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004012:	4603      	mov	r3, r0
 8004014:	2b00      	cmp	r3, #0
 8004016:	d001      	beq.n	800401c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004018:	2301      	movs	r3, #1
 800401a:	e139      	b.n	8004290 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	691a      	ldr	r2, [r3, #16]
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004026:	b2d2      	uxtb	r2, r2
 8004028:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800402e:	1c5a      	adds	r2, r3, #1
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004038:	3b01      	subs	r3, #1
 800403a:	b29a      	uxth	r2, r3
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004044:	b29b      	uxth	r3, r3
 8004046:	3b01      	subs	r3, #1
 8004048:	b29a      	uxth	r2, r3
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800404e:	e10b      	b.n	8004268 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004054:	2b02      	cmp	r3, #2
 8004056:	d14e      	bne.n	80040f6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800405a:	9300      	str	r3, [sp, #0]
 800405c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800405e:	2200      	movs	r2, #0
 8004060:	4906      	ldr	r1, [pc, #24]	@ (800407c <HAL_I2C_Mem_Read+0x22c>)
 8004062:	68f8      	ldr	r0, [r7, #12]
 8004064:	f000 fa98 	bl	8004598 <I2C_WaitOnFlagUntilTimeout>
 8004068:	4603      	mov	r3, r0
 800406a:	2b00      	cmp	r3, #0
 800406c:	d008      	beq.n	8004080 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e10e      	b.n	8004290 <HAL_I2C_Mem_Read+0x440>
 8004072:	bf00      	nop
 8004074:	00100002 	.word	0x00100002
 8004078:	ffff0000 	.word	0xffff0000
 800407c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	681a      	ldr	r2, [r3, #0]
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800408e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	691a      	ldr	r2, [r3, #16]
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800409a:	b2d2      	uxtb	r2, r2
 800409c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040a2:	1c5a      	adds	r2, r3, #1
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040ac:	3b01      	subs	r3, #1
 80040ae:	b29a      	uxth	r2, r3
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040b8:	b29b      	uxth	r3, r3
 80040ba:	3b01      	subs	r3, #1
 80040bc:	b29a      	uxth	r2, r3
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	691a      	ldr	r2, [r3, #16]
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040cc:	b2d2      	uxtb	r2, r2
 80040ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040d4:	1c5a      	adds	r2, r3, #1
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040de:	3b01      	subs	r3, #1
 80040e0:	b29a      	uxth	r2, r3
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040ea:	b29b      	uxth	r3, r3
 80040ec:	3b01      	subs	r3, #1
 80040ee:	b29a      	uxth	r2, r3
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80040f4:	e0b8      	b.n	8004268 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80040f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040f8:	9300      	str	r3, [sp, #0]
 80040fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040fc:	2200      	movs	r2, #0
 80040fe:	4966      	ldr	r1, [pc, #408]	@ (8004298 <HAL_I2C_Mem_Read+0x448>)
 8004100:	68f8      	ldr	r0, [r7, #12]
 8004102:	f000 fa49 	bl	8004598 <I2C_WaitOnFlagUntilTimeout>
 8004106:	4603      	mov	r3, r0
 8004108:	2b00      	cmp	r3, #0
 800410a:	d001      	beq.n	8004110 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800410c:	2301      	movs	r3, #1
 800410e:	e0bf      	b.n	8004290 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	681a      	ldr	r2, [r3, #0]
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800411e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	691a      	ldr	r2, [r3, #16]
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800412a:	b2d2      	uxtb	r2, r2
 800412c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004132:	1c5a      	adds	r2, r3, #1
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800413c:	3b01      	subs	r3, #1
 800413e:	b29a      	uxth	r2, r3
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004148:	b29b      	uxth	r3, r3
 800414a:	3b01      	subs	r3, #1
 800414c:	b29a      	uxth	r2, r3
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004154:	9300      	str	r3, [sp, #0]
 8004156:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004158:	2200      	movs	r2, #0
 800415a:	494f      	ldr	r1, [pc, #316]	@ (8004298 <HAL_I2C_Mem_Read+0x448>)
 800415c:	68f8      	ldr	r0, [r7, #12]
 800415e:	f000 fa1b 	bl	8004598 <I2C_WaitOnFlagUntilTimeout>
 8004162:	4603      	mov	r3, r0
 8004164:	2b00      	cmp	r3, #0
 8004166:	d001      	beq.n	800416c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004168:	2301      	movs	r3, #1
 800416a:	e091      	b.n	8004290 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	681a      	ldr	r2, [r3, #0]
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800417a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	691a      	ldr	r2, [r3, #16]
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004186:	b2d2      	uxtb	r2, r2
 8004188:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800418e:	1c5a      	adds	r2, r3, #1
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004198:	3b01      	subs	r3, #1
 800419a:	b29a      	uxth	r2, r3
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041a4:	b29b      	uxth	r3, r3
 80041a6:	3b01      	subs	r3, #1
 80041a8:	b29a      	uxth	r2, r3
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	691a      	ldr	r2, [r3, #16]
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041b8:	b2d2      	uxtb	r2, r2
 80041ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041c0:	1c5a      	adds	r2, r3, #1
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041ca:	3b01      	subs	r3, #1
 80041cc:	b29a      	uxth	r2, r3
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041d6:	b29b      	uxth	r3, r3
 80041d8:	3b01      	subs	r3, #1
 80041da:	b29a      	uxth	r2, r3
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80041e0:	e042      	b.n	8004268 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80041e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041e4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80041e6:	68f8      	ldr	r0, [r7, #12]
 80041e8:	f000 fb2e 	bl	8004848 <I2C_WaitOnRXNEFlagUntilTimeout>
 80041ec:	4603      	mov	r3, r0
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d001      	beq.n	80041f6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80041f2:	2301      	movs	r3, #1
 80041f4:	e04c      	b.n	8004290 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	691a      	ldr	r2, [r3, #16]
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004200:	b2d2      	uxtb	r2, r2
 8004202:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004208:	1c5a      	adds	r2, r3, #1
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004212:	3b01      	subs	r3, #1
 8004214:	b29a      	uxth	r2, r3
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800421e:	b29b      	uxth	r3, r3
 8004220:	3b01      	subs	r3, #1
 8004222:	b29a      	uxth	r2, r3
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	695b      	ldr	r3, [r3, #20]
 800422e:	f003 0304 	and.w	r3, r3, #4
 8004232:	2b04      	cmp	r3, #4
 8004234:	d118      	bne.n	8004268 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	691a      	ldr	r2, [r3, #16]
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004240:	b2d2      	uxtb	r2, r2
 8004242:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004248:	1c5a      	adds	r2, r3, #1
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004252:	3b01      	subs	r3, #1
 8004254:	b29a      	uxth	r2, r3
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800425e:	b29b      	uxth	r3, r3
 8004260:	3b01      	subs	r3, #1
 8004262:	b29a      	uxth	r2, r3
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800426c:	2b00      	cmp	r3, #0
 800426e:	f47f aec2 	bne.w	8003ff6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	2220      	movs	r2, #32
 8004276:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	2200      	movs	r2, #0
 800427e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2200      	movs	r2, #0
 8004286:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800428a:	2300      	movs	r3, #0
 800428c:	e000      	b.n	8004290 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800428e:	2302      	movs	r3, #2
  }
}
 8004290:	4618      	mov	r0, r3
 8004292:	3728      	adds	r7, #40	@ 0x28
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}
 8004298:	00010004 	.word	0x00010004

0800429c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b088      	sub	sp, #32
 80042a0:	af02      	add	r7, sp, #8
 80042a2:	60f8      	str	r0, [r7, #12]
 80042a4:	4608      	mov	r0, r1
 80042a6:	4611      	mov	r1, r2
 80042a8:	461a      	mov	r2, r3
 80042aa:	4603      	mov	r3, r0
 80042ac:	817b      	strh	r3, [r7, #10]
 80042ae:	460b      	mov	r3, r1
 80042b0:	813b      	strh	r3, [r7, #8]
 80042b2:	4613      	mov	r3, r2
 80042b4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80042c4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80042c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042c8:	9300      	str	r3, [sp, #0]
 80042ca:	6a3b      	ldr	r3, [r7, #32]
 80042cc:	2200      	movs	r2, #0
 80042ce:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80042d2:	68f8      	ldr	r0, [r7, #12]
 80042d4:	f000 f960 	bl	8004598 <I2C_WaitOnFlagUntilTimeout>
 80042d8:	4603      	mov	r3, r0
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d00d      	beq.n	80042fa <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042ec:	d103      	bne.n	80042f6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80042f4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80042f6:	2303      	movs	r3, #3
 80042f8:	e05f      	b.n	80043ba <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80042fa:	897b      	ldrh	r3, [r7, #10]
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	461a      	mov	r2, r3
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004308:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800430a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800430c:	6a3a      	ldr	r2, [r7, #32]
 800430e:	492d      	ldr	r1, [pc, #180]	@ (80043c4 <I2C_RequestMemoryWrite+0x128>)
 8004310:	68f8      	ldr	r0, [r7, #12]
 8004312:	f000 f998 	bl	8004646 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004316:	4603      	mov	r3, r0
 8004318:	2b00      	cmp	r3, #0
 800431a:	d001      	beq.n	8004320 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800431c:	2301      	movs	r3, #1
 800431e:	e04c      	b.n	80043ba <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004320:	2300      	movs	r3, #0
 8004322:	617b      	str	r3, [r7, #20]
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	695b      	ldr	r3, [r3, #20]
 800432a:	617b      	str	r3, [r7, #20]
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	699b      	ldr	r3, [r3, #24]
 8004332:	617b      	str	r3, [r7, #20]
 8004334:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004336:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004338:	6a39      	ldr	r1, [r7, #32]
 800433a:	68f8      	ldr	r0, [r7, #12]
 800433c:	f000 fa02 	bl	8004744 <I2C_WaitOnTXEFlagUntilTimeout>
 8004340:	4603      	mov	r3, r0
 8004342:	2b00      	cmp	r3, #0
 8004344:	d00d      	beq.n	8004362 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800434a:	2b04      	cmp	r3, #4
 800434c:	d107      	bne.n	800435e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	681a      	ldr	r2, [r3, #0]
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800435c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800435e:	2301      	movs	r3, #1
 8004360:	e02b      	b.n	80043ba <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004362:	88fb      	ldrh	r3, [r7, #6]
 8004364:	2b01      	cmp	r3, #1
 8004366:	d105      	bne.n	8004374 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004368:	893b      	ldrh	r3, [r7, #8]
 800436a:	b2da      	uxtb	r2, r3
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	611a      	str	r2, [r3, #16]
 8004372:	e021      	b.n	80043b8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004374:	893b      	ldrh	r3, [r7, #8]
 8004376:	0a1b      	lsrs	r3, r3, #8
 8004378:	b29b      	uxth	r3, r3
 800437a:	b2da      	uxtb	r2, r3
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004382:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004384:	6a39      	ldr	r1, [r7, #32]
 8004386:	68f8      	ldr	r0, [r7, #12]
 8004388:	f000 f9dc 	bl	8004744 <I2C_WaitOnTXEFlagUntilTimeout>
 800438c:	4603      	mov	r3, r0
 800438e:	2b00      	cmp	r3, #0
 8004390:	d00d      	beq.n	80043ae <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004396:	2b04      	cmp	r3, #4
 8004398:	d107      	bne.n	80043aa <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	681a      	ldr	r2, [r3, #0]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043a8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	e005      	b.n	80043ba <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80043ae:	893b      	ldrh	r3, [r7, #8]
 80043b0:	b2da      	uxtb	r2, r3
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80043b8:	2300      	movs	r3, #0
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	3718      	adds	r7, #24
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}
 80043c2:	bf00      	nop
 80043c4:	00010002 	.word	0x00010002

080043c8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b088      	sub	sp, #32
 80043cc:	af02      	add	r7, sp, #8
 80043ce:	60f8      	str	r0, [r7, #12]
 80043d0:	4608      	mov	r0, r1
 80043d2:	4611      	mov	r1, r2
 80043d4:	461a      	mov	r2, r3
 80043d6:	4603      	mov	r3, r0
 80043d8:	817b      	strh	r3, [r7, #10]
 80043da:	460b      	mov	r3, r1
 80043dc:	813b      	strh	r3, [r7, #8]
 80043de:	4613      	mov	r3, r2
 80043e0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80043f0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004400:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004404:	9300      	str	r3, [sp, #0]
 8004406:	6a3b      	ldr	r3, [r7, #32]
 8004408:	2200      	movs	r2, #0
 800440a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800440e:	68f8      	ldr	r0, [r7, #12]
 8004410:	f000 f8c2 	bl	8004598 <I2C_WaitOnFlagUntilTimeout>
 8004414:	4603      	mov	r3, r0
 8004416:	2b00      	cmp	r3, #0
 8004418:	d00d      	beq.n	8004436 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004424:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004428:	d103      	bne.n	8004432 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004430:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004432:	2303      	movs	r3, #3
 8004434:	e0aa      	b.n	800458c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004436:	897b      	ldrh	r3, [r7, #10]
 8004438:	b2db      	uxtb	r3, r3
 800443a:	461a      	mov	r2, r3
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004444:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004448:	6a3a      	ldr	r2, [r7, #32]
 800444a:	4952      	ldr	r1, [pc, #328]	@ (8004594 <I2C_RequestMemoryRead+0x1cc>)
 800444c:	68f8      	ldr	r0, [r7, #12]
 800444e:	f000 f8fa 	bl	8004646 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004452:	4603      	mov	r3, r0
 8004454:	2b00      	cmp	r3, #0
 8004456:	d001      	beq.n	800445c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004458:	2301      	movs	r3, #1
 800445a:	e097      	b.n	800458c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800445c:	2300      	movs	r3, #0
 800445e:	617b      	str	r3, [r7, #20]
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	695b      	ldr	r3, [r3, #20]
 8004466:	617b      	str	r3, [r7, #20]
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	699b      	ldr	r3, [r3, #24]
 800446e:	617b      	str	r3, [r7, #20]
 8004470:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004472:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004474:	6a39      	ldr	r1, [r7, #32]
 8004476:	68f8      	ldr	r0, [r7, #12]
 8004478:	f000 f964 	bl	8004744 <I2C_WaitOnTXEFlagUntilTimeout>
 800447c:	4603      	mov	r3, r0
 800447e:	2b00      	cmp	r3, #0
 8004480:	d00d      	beq.n	800449e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004486:	2b04      	cmp	r3, #4
 8004488:	d107      	bne.n	800449a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	681a      	ldr	r2, [r3, #0]
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004498:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	e076      	b.n	800458c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800449e:	88fb      	ldrh	r3, [r7, #6]
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	d105      	bne.n	80044b0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80044a4:	893b      	ldrh	r3, [r7, #8]
 80044a6:	b2da      	uxtb	r2, r3
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	611a      	str	r2, [r3, #16]
 80044ae:	e021      	b.n	80044f4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80044b0:	893b      	ldrh	r3, [r7, #8]
 80044b2:	0a1b      	lsrs	r3, r3, #8
 80044b4:	b29b      	uxth	r3, r3
 80044b6:	b2da      	uxtb	r2, r3
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80044be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044c0:	6a39      	ldr	r1, [r7, #32]
 80044c2:	68f8      	ldr	r0, [r7, #12]
 80044c4:	f000 f93e 	bl	8004744 <I2C_WaitOnTXEFlagUntilTimeout>
 80044c8:	4603      	mov	r3, r0
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d00d      	beq.n	80044ea <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044d2:	2b04      	cmp	r3, #4
 80044d4:	d107      	bne.n	80044e6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	681a      	ldr	r2, [r3, #0]
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044e4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80044e6:	2301      	movs	r3, #1
 80044e8:	e050      	b.n	800458c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80044ea:	893b      	ldrh	r3, [r7, #8]
 80044ec:	b2da      	uxtb	r2, r3
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80044f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044f6:	6a39      	ldr	r1, [r7, #32]
 80044f8:	68f8      	ldr	r0, [r7, #12]
 80044fa:	f000 f923 	bl	8004744 <I2C_WaitOnTXEFlagUntilTimeout>
 80044fe:	4603      	mov	r3, r0
 8004500:	2b00      	cmp	r3, #0
 8004502:	d00d      	beq.n	8004520 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004508:	2b04      	cmp	r3, #4
 800450a:	d107      	bne.n	800451c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	681a      	ldr	r2, [r3, #0]
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800451a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800451c:	2301      	movs	r3, #1
 800451e:	e035      	b.n	800458c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800452e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004532:	9300      	str	r3, [sp, #0]
 8004534:	6a3b      	ldr	r3, [r7, #32]
 8004536:	2200      	movs	r2, #0
 8004538:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800453c:	68f8      	ldr	r0, [r7, #12]
 800453e:	f000 f82b 	bl	8004598 <I2C_WaitOnFlagUntilTimeout>
 8004542:	4603      	mov	r3, r0
 8004544:	2b00      	cmp	r3, #0
 8004546:	d00d      	beq.n	8004564 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004552:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004556:	d103      	bne.n	8004560 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800455e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004560:	2303      	movs	r3, #3
 8004562:	e013      	b.n	800458c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004564:	897b      	ldrh	r3, [r7, #10]
 8004566:	b2db      	uxtb	r3, r3
 8004568:	f043 0301 	orr.w	r3, r3, #1
 800456c:	b2da      	uxtb	r2, r3
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004576:	6a3a      	ldr	r2, [r7, #32]
 8004578:	4906      	ldr	r1, [pc, #24]	@ (8004594 <I2C_RequestMemoryRead+0x1cc>)
 800457a:	68f8      	ldr	r0, [r7, #12]
 800457c:	f000 f863 	bl	8004646 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004580:	4603      	mov	r3, r0
 8004582:	2b00      	cmp	r3, #0
 8004584:	d001      	beq.n	800458a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	e000      	b.n	800458c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800458a:	2300      	movs	r3, #0
}
 800458c:	4618      	mov	r0, r3
 800458e:	3718      	adds	r7, #24
 8004590:	46bd      	mov	sp, r7
 8004592:	bd80      	pop	{r7, pc}
 8004594:	00010002 	.word	0x00010002

08004598 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b084      	sub	sp, #16
 800459c:	af00      	add	r7, sp, #0
 800459e:	60f8      	str	r0, [r7, #12]
 80045a0:	60b9      	str	r1, [r7, #8]
 80045a2:	603b      	str	r3, [r7, #0]
 80045a4:	4613      	mov	r3, r2
 80045a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045a8:	e025      	b.n	80045f6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80045b0:	d021      	beq.n	80045f6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045b2:	f7fe febd 	bl	8003330 <HAL_GetTick>
 80045b6:	4602      	mov	r2, r0
 80045b8:	69bb      	ldr	r3, [r7, #24]
 80045ba:	1ad3      	subs	r3, r2, r3
 80045bc:	683a      	ldr	r2, [r7, #0]
 80045be:	429a      	cmp	r2, r3
 80045c0:	d302      	bcc.n	80045c8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d116      	bne.n	80045f6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	2200      	movs	r2, #0
 80045cc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2220      	movs	r2, #32
 80045d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	2200      	movs	r2, #0
 80045da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045e2:	f043 0220 	orr.w	r2, r3, #32
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2200      	movs	r2, #0
 80045ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e023      	b.n	800463e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045f6:	68bb      	ldr	r3, [r7, #8]
 80045f8:	0c1b      	lsrs	r3, r3, #16
 80045fa:	b2db      	uxtb	r3, r3
 80045fc:	2b01      	cmp	r3, #1
 80045fe:	d10d      	bne.n	800461c <I2C_WaitOnFlagUntilTimeout+0x84>
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	695b      	ldr	r3, [r3, #20]
 8004606:	43da      	mvns	r2, r3
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	4013      	ands	r3, r2
 800460c:	b29b      	uxth	r3, r3
 800460e:	2b00      	cmp	r3, #0
 8004610:	bf0c      	ite	eq
 8004612:	2301      	moveq	r3, #1
 8004614:	2300      	movne	r3, #0
 8004616:	b2db      	uxtb	r3, r3
 8004618:	461a      	mov	r2, r3
 800461a:	e00c      	b.n	8004636 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	699b      	ldr	r3, [r3, #24]
 8004622:	43da      	mvns	r2, r3
 8004624:	68bb      	ldr	r3, [r7, #8]
 8004626:	4013      	ands	r3, r2
 8004628:	b29b      	uxth	r3, r3
 800462a:	2b00      	cmp	r3, #0
 800462c:	bf0c      	ite	eq
 800462e:	2301      	moveq	r3, #1
 8004630:	2300      	movne	r3, #0
 8004632:	b2db      	uxtb	r3, r3
 8004634:	461a      	mov	r2, r3
 8004636:	79fb      	ldrb	r3, [r7, #7]
 8004638:	429a      	cmp	r2, r3
 800463a:	d0b6      	beq.n	80045aa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800463c:	2300      	movs	r3, #0
}
 800463e:	4618      	mov	r0, r3
 8004640:	3710      	adds	r7, #16
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}

08004646 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004646:	b580      	push	{r7, lr}
 8004648:	b084      	sub	sp, #16
 800464a:	af00      	add	r7, sp, #0
 800464c:	60f8      	str	r0, [r7, #12]
 800464e:	60b9      	str	r1, [r7, #8]
 8004650:	607a      	str	r2, [r7, #4]
 8004652:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004654:	e051      	b.n	80046fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	695b      	ldr	r3, [r3, #20]
 800465c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004660:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004664:	d123      	bne.n	80046ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004674:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800467e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	2200      	movs	r2, #0
 8004684:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	2220      	movs	r2, #32
 800468a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	2200      	movs	r2, #0
 8004692:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800469a:	f043 0204 	orr.w	r2, r3, #4
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	2200      	movs	r2, #0
 80046a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80046aa:	2301      	movs	r3, #1
 80046ac:	e046      	b.n	800473c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80046b4:	d021      	beq.n	80046fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046b6:	f7fe fe3b 	bl	8003330 <HAL_GetTick>
 80046ba:	4602      	mov	r2, r0
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	1ad3      	subs	r3, r2, r3
 80046c0:	687a      	ldr	r2, [r7, #4]
 80046c2:	429a      	cmp	r2, r3
 80046c4:	d302      	bcc.n	80046cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d116      	bne.n	80046fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	2200      	movs	r2, #0
 80046d0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2220      	movs	r2, #32
 80046d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	2200      	movs	r2, #0
 80046de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046e6:	f043 0220 	orr.w	r2, r3, #32
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	2200      	movs	r2, #0
 80046f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80046f6:	2301      	movs	r3, #1
 80046f8:	e020      	b.n	800473c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	0c1b      	lsrs	r3, r3, #16
 80046fe:	b2db      	uxtb	r3, r3
 8004700:	2b01      	cmp	r3, #1
 8004702:	d10c      	bne.n	800471e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	695b      	ldr	r3, [r3, #20]
 800470a:	43da      	mvns	r2, r3
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	4013      	ands	r3, r2
 8004710:	b29b      	uxth	r3, r3
 8004712:	2b00      	cmp	r3, #0
 8004714:	bf14      	ite	ne
 8004716:	2301      	movne	r3, #1
 8004718:	2300      	moveq	r3, #0
 800471a:	b2db      	uxtb	r3, r3
 800471c:	e00b      	b.n	8004736 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	699b      	ldr	r3, [r3, #24]
 8004724:	43da      	mvns	r2, r3
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	4013      	ands	r3, r2
 800472a:	b29b      	uxth	r3, r3
 800472c:	2b00      	cmp	r3, #0
 800472e:	bf14      	ite	ne
 8004730:	2301      	movne	r3, #1
 8004732:	2300      	moveq	r3, #0
 8004734:	b2db      	uxtb	r3, r3
 8004736:	2b00      	cmp	r3, #0
 8004738:	d18d      	bne.n	8004656 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800473a:	2300      	movs	r3, #0
}
 800473c:	4618      	mov	r0, r3
 800473e:	3710      	adds	r7, #16
 8004740:	46bd      	mov	sp, r7
 8004742:	bd80      	pop	{r7, pc}

08004744 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b084      	sub	sp, #16
 8004748:	af00      	add	r7, sp, #0
 800474a:	60f8      	str	r0, [r7, #12]
 800474c:	60b9      	str	r1, [r7, #8]
 800474e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004750:	e02d      	b.n	80047ae <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004752:	68f8      	ldr	r0, [r7, #12]
 8004754:	f000 f8ce 	bl	80048f4 <I2C_IsAcknowledgeFailed>
 8004758:	4603      	mov	r3, r0
 800475a:	2b00      	cmp	r3, #0
 800475c:	d001      	beq.n	8004762 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	e02d      	b.n	80047be <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004768:	d021      	beq.n	80047ae <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800476a:	f7fe fde1 	bl	8003330 <HAL_GetTick>
 800476e:	4602      	mov	r2, r0
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	1ad3      	subs	r3, r2, r3
 8004774:	68ba      	ldr	r2, [r7, #8]
 8004776:	429a      	cmp	r2, r3
 8004778:	d302      	bcc.n	8004780 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d116      	bne.n	80047ae <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2200      	movs	r2, #0
 8004784:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	2220      	movs	r2, #32
 800478a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	2200      	movs	r2, #0
 8004792:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800479a:	f043 0220 	orr.w	r2, r3, #32
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2200      	movs	r2, #0
 80047a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80047aa:	2301      	movs	r3, #1
 80047ac:	e007      	b.n	80047be <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	695b      	ldr	r3, [r3, #20]
 80047b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047b8:	2b80      	cmp	r3, #128	@ 0x80
 80047ba:	d1ca      	bne.n	8004752 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80047bc:	2300      	movs	r3, #0
}
 80047be:	4618      	mov	r0, r3
 80047c0:	3710      	adds	r7, #16
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}

080047c6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80047c6:	b580      	push	{r7, lr}
 80047c8:	b084      	sub	sp, #16
 80047ca:	af00      	add	r7, sp, #0
 80047cc:	60f8      	str	r0, [r7, #12]
 80047ce:	60b9      	str	r1, [r7, #8]
 80047d0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80047d2:	e02d      	b.n	8004830 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80047d4:	68f8      	ldr	r0, [r7, #12]
 80047d6:	f000 f88d 	bl	80048f4 <I2C_IsAcknowledgeFailed>
 80047da:	4603      	mov	r3, r0
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d001      	beq.n	80047e4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80047e0:	2301      	movs	r3, #1
 80047e2:	e02d      	b.n	8004840 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80047ea:	d021      	beq.n	8004830 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047ec:	f7fe fda0 	bl	8003330 <HAL_GetTick>
 80047f0:	4602      	mov	r2, r0
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	1ad3      	subs	r3, r2, r3
 80047f6:	68ba      	ldr	r2, [r7, #8]
 80047f8:	429a      	cmp	r2, r3
 80047fa:	d302      	bcc.n	8004802 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d116      	bne.n	8004830 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	2200      	movs	r2, #0
 8004806:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	2220      	movs	r2, #32
 800480c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	2200      	movs	r2, #0
 8004814:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800481c:	f043 0220 	orr.w	r2, r3, #32
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2200      	movs	r2, #0
 8004828:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800482c:	2301      	movs	r3, #1
 800482e:	e007      	b.n	8004840 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	695b      	ldr	r3, [r3, #20]
 8004836:	f003 0304 	and.w	r3, r3, #4
 800483a:	2b04      	cmp	r3, #4
 800483c:	d1ca      	bne.n	80047d4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800483e:	2300      	movs	r3, #0
}
 8004840:	4618      	mov	r0, r3
 8004842:	3710      	adds	r7, #16
 8004844:	46bd      	mov	sp, r7
 8004846:	bd80      	pop	{r7, pc}

08004848 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b084      	sub	sp, #16
 800484c:	af00      	add	r7, sp, #0
 800484e:	60f8      	str	r0, [r7, #12]
 8004850:	60b9      	str	r1, [r7, #8]
 8004852:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004854:	e042      	b.n	80048dc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	695b      	ldr	r3, [r3, #20]
 800485c:	f003 0310 	and.w	r3, r3, #16
 8004860:	2b10      	cmp	r3, #16
 8004862:	d119      	bne.n	8004898 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f06f 0210 	mvn.w	r2, #16
 800486c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	2200      	movs	r2, #0
 8004872:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	2220      	movs	r2, #32
 8004878:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	2200      	movs	r2, #0
 8004880:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2200      	movs	r2, #0
 8004890:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004894:	2301      	movs	r3, #1
 8004896:	e029      	b.n	80048ec <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004898:	f7fe fd4a 	bl	8003330 <HAL_GetTick>
 800489c:	4602      	mov	r2, r0
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	1ad3      	subs	r3, r2, r3
 80048a2:	68ba      	ldr	r2, [r7, #8]
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d302      	bcc.n	80048ae <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80048a8:	68bb      	ldr	r3, [r7, #8]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d116      	bne.n	80048dc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	2200      	movs	r2, #0
 80048b2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	2220      	movs	r2, #32
 80048b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2200      	movs	r2, #0
 80048c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048c8:	f043 0220 	orr.w	r2, r3, #32
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2200      	movs	r2, #0
 80048d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80048d8:	2301      	movs	r3, #1
 80048da:	e007      	b.n	80048ec <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	695b      	ldr	r3, [r3, #20]
 80048e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048e6:	2b40      	cmp	r3, #64	@ 0x40
 80048e8:	d1b5      	bne.n	8004856 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80048ea:	2300      	movs	r3, #0
}
 80048ec:	4618      	mov	r0, r3
 80048ee:	3710      	adds	r7, #16
 80048f0:	46bd      	mov	sp, r7
 80048f2:	bd80      	pop	{r7, pc}

080048f4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b083      	sub	sp, #12
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	695b      	ldr	r3, [r3, #20]
 8004902:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004906:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800490a:	d11b      	bne.n	8004944 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004914:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2200      	movs	r2, #0
 800491a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2220      	movs	r2, #32
 8004920:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2200      	movs	r2, #0
 8004928:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004930:	f043 0204 	orr.w	r2, r3, #4
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2200      	movs	r2, #0
 800493c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004940:	2301      	movs	r3, #1
 8004942:	e000      	b.n	8004946 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004944:	2300      	movs	r3, #0
}
 8004946:	4618      	mov	r0, r3
 8004948:	370c      	adds	r7, #12
 800494a:	46bd      	mov	sp, r7
 800494c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004950:	4770      	bx	lr
	...

08004954 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b082      	sub	sp, #8
 8004958:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800495a:	2300      	movs	r3, #0
 800495c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800495e:	2300      	movs	r3, #0
 8004960:	603b      	str	r3, [r7, #0]
 8004962:	4b20      	ldr	r3, [pc, #128]	@ (80049e4 <HAL_PWREx_EnableOverDrive+0x90>)
 8004964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004966:	4a1f      	ldr	r2, [pc, #124]	@ (80049e4 <HAL_PWREx_EnableOverDrive+0x90>)
 8004968:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800496c:	6413      	str	r3, [r2, #64]	@ 0x40
 800496e:	4b1d      	ldr	r3, [pc, #116]	@ (80049e4 <HAL_PWREx_EnableOverDrive+0x90>)
 8004970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004972:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004976:	603b      	str	r3, [r7, #0]
 8004978:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800497a:	4b1b      	ldr	r3, [pc, #108]	@ (80049e8 <HAL_PWREx_EnableOverDrive+0x94>)
 800497c:	2201      	movs	r2, #1
 800497e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004980:	f7fe fcd6 	bl	8003330 <HAL_GetTick>
 8004984:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004986:	e009      	b.n	800499c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004988:	f7fe fcd2 	bl	8003330 <HAL_GetTick>
 800498c:	4602      	mov	r2, r0
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	1ad3      	subs	r3, r2, r3
 8004992:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004996:	d901      	bls.n	800499c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8004998:	2303      	movs	r3, #3
 800499a:	e01f      	b.n	80049dc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800499c:	4b13      	ldr	r3, [pc, #76]	@ (80049ec <HAL_PWREx_EnableOverDrive+0x98>)
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80049a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049a8:	d1ee      	bne.n	8004988 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80049aa:	4b11      	ldr	r3, [pc, #68]	@ (80049f0 <HAL_PWREx_EnableOverDrive+0x9c>)
 80049ac:	2201      	movs	r2, #1
 80049ae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80049b0:	f7fe fcbe 	bl	8003330 <HAL_GetTick>
 80049b4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80049b6:	e009      	b.n	80049cc <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80049b8:	f7fe fcba 	bl	8003330 <HAL_GetTick>
 80049bc:	4602      	mov	r2, r0
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	1ad3      	subs	r3, r2, r3
 80049c2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80049c6:	d901      	bls.n	80049cc <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80049c8:	2303      	movs	r3, #3
 80049ca:	e007      	b.n	80049dc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80049cc:	4b07      	ldr	r3, [pc, #28]	@ (80049ec <HAL_PWREx_EnableOverDrive+0x98>)
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049d4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80049d8:	d1ee      	bne.n	80049b8 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80049da:	2300      	movs	r3, #0
}
 80049dc:	4618      	mov	r0, r3
 80049de:	3708      	adds	r7, #8
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}
 80049e4:	40023800 	.word	0x40023800
 80049e8:	420e0040 	.word	0x420e0040
 80049ec:	40007000 	.word	0x40007000
 80049f0:	420e0044 	.word	0x420e0044

080049f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b084      	sub	sp, #16
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
 80049fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d101      	bne.n	8004a08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a04:	2301      	movs	r3, #1
 8004a06:	e0cc      	b.n	8004ba2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004a08:	4b68      	ldr	r3, [pc, #416]	@ (8004bac <HAL_RCC_ClockConfig+0x1b8>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f003 030f 	and.w	r3, r3, #15
 8004a10:	683a      	ldr	r2, [r7, #0]
 8004a12:	429a      	cmp	r2, r3
 8004a14:	d90c      	bls.n	8004a30 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a16:	4b65      	ldr	r3, [pc, #404]	@ (8004bac <HAL_RCC_ClockConfig+0x1b8>)
 8004a18:	683a      	ldr	r2, [r7, #0]
 8004a1a:	b2d2      	uxtb	r2, r2
 8004a1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a1e:	4b63      	ldr	r3, [pc, #396]	@ (8004bac <HAL_RCC_ClockConfig+0x1b8>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f003 030f 	and.w	r3, r3, #15
 8004a26:	683a      	ldr	r2, [r7, #0]
 8004a28:	429a      	cmp	r2, r3
 8004a2a:	d001      	beq.n	8004a30 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	e0b8      	b.n	8004ba2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f003 0302 	and.w	r3, r3, #2
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d020      	beq.n	8004a7e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f003 0304 	and.w	r3, r3, #4
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d005      	beq.n	8004a54 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a48:	4b59      	ldr	r3, [pc, #356]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	4a58      	ldr	r2, [pc, #352]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a4e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004a52:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 0308 	and.w	r3, r3, #8
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d005      	beq.n	8004a6c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a60:	4b53      	ldr	r3, [pc, #332]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a62:	689b      	ldr	r3, [r3, #8]
 8004a64:	4a52      	ldr	r2, [pc, #328]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a66:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004a6a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a6c:	4b50      	ldr	r3, [pc, #320]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a6e:	689b      	ldr	r3, [r3, #8]
 8004a70:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	689b      	ldr	r3, [r3, #8]
 8004a78:	494d      	ldr	r1, [pc, #308]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f003 0301 	and.w	r3, r3, #1
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d044      	beq.n	8004b14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	685b      	ldr	r3, [r3, #4]
 8004a8e:	2b01      	cmp	r3, #1
 8004a90:	d107      	bne.n	8004aa2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a92:	4b47      	ldr	r3, [pc, #284]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d119      	bne.n	8004ad2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	e07f      	b.n	8004ba2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	2b02      	cmp	r3, #2
 8004aa8:	d003      	beq.n	8004ab2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004aae:	2b03      	cmp	r3, #3
 8004ab0:	d107      	bne.n	8004ac2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ab2:	4b3f      	ldr	r3, [pc, #252]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d109      	bne.n	8004ad2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	e06f      	b.n	8004ba2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ac2:	4b3b      	ldr	r3, [pc, #236]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f003 0302 	and.w	r3, r3, #2
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d101      	bne.n	8004ad2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ace:	2301      	movs	r3, #1
 8004ad0:	e067      	b.n	8004ba2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ad2:	4b37      	ldr	r3, [pc, #220]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	f023 0203 	bic.w	r2, r3, #3
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	4934      	ldr	r1, [pc, #208]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ae4:	f7fe fc24 	bl	8003330 <HAL_GetTick>
 8004ae8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004aea:	e00a      	b.n	8004b02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004aec:	f7fe fc20 	bl	8003330 <HAL_GetTick>
 8004af0:	4602      	mov	r2, r0
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	1ad3      	subs	r3, r2, r3
 8004af6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d901      	bls.n	8004b02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004afe:	2303      	movs	r3, #3
 8004b00:	e04f      	b.n	8004ba2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b02:	4b2b      	ldr	r3, [pc, #172]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004b04:	689b      	ldr	r3, [r3, #8]
 8004b06:	f003 020c 	and.w	r2, r3, #12
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	009b      	lsls	r3, r3, #2
 8004b10:	429a      	cmp	r2, r3
 8004b12:	d1eb      	bne.n	8004aec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004b14:	4b25      	ldr	r3, [pc, #148]	@ (8004bac <HAL_RCC_ClockConfig+0x1b8>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f003 030f 	and.w	r3, r3, #15
 8004b1c:	683a      	ldr	r2, [r7, #0]
 8004b1e:	429a      	cmp	r2, r3
 8004b20:	d20c      	bcs.n	8004b3c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b22:	4b22      	ldr	r3, [pc, #136]	@ (8004bac <HAL_RCC_ClockConfig+0x1b8>)
 8004b24:	683a      	ldr	r2, [r7, #0]
 8004b26:	b2d2      	uxtb	r2, r2
 8004b28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b2a:	4b20      	ldr	r3, [pc, #128]	@ (8004bac <HAL_RCC_ClockConfig+0x1b8>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f003 030f 	and.w	r3, r3, #15
 8004b32:	683a      	ldr	r2, [r7, #0]
 8004b34:	429a      	cmp	r2, r3
 8004b36:	d001      	beq.n	8004b3c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	e032      	b.n	8004ba2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f003 0304 	and.w	r3, r3, #4
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d008      	beq.n	8004b5a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b48:	4b19      	ldr	r3, [pc, #100]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004b4a:	689b      	ldr	r3, [r3, #8]
 8004b4c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	68db      	ldr	r3, [r3, #12]
 8004b54:	4916      	ldr	r1, [pc, #88]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004b56:	4313      	orrs	r3, r2
 8004b58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f003 0308 	and.w	r3, r3, #8
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d009      	beq.n	8004b7a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b66:	4b12      	ldr	r3, [pc, #72]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	691b      	ldr	r3, [r3, #16]
 8004b72:	00db      	lsls	r3, r3, #3
 8004b74:	490e      	ldr	r1, [pc, #56]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004b76:	4313      	orrs	r3, r2
 8004b78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004b7a:	f000 f887 	bl	8004c8c <HAL_RCC_GetSysClockFreq>
 8004b7e:	4602      	mov	r2, r0
 8004b80:	4b0b      	ldr	r3, [pc, #44]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004b82:	689b      	ldr	r3, [r3, #8]
 8004b84:	091b      	lsrs	r3, r3, #4
 8004b86:	f003 030f 	and.w	r3, r3, #15
 8004b8a:	490a      	ldr	r1, [pc, #40]	@ (8004bb4 <HAL_RCC_ClockConfig+0x1c0>)
 8004b8c:	5ccb      	ldrb	r3, [r1, r3]
 8004b8e:	fa22 f303 	lsr.w	r3, r2, r3
 8004b92:	4a09      	ldr	r2, [pc, #36]	@ (8004bb8 <HAL_RCC_ClockConfig+0x1c4>)
 8004b94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004b96:	4b09      	ldr	r3, [pc, #36]	@ (8004bbc <HAL_RCC_ClockConfig+0x1c8>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	f7fe f9fa 	bl	8002f94 <HAL_InitTick>

  return HAL_OK;
 8004ba0:	2300      	movs	r3, #0
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	3710      	adds	r7, #16
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}
 8004baa:	bf00      	nop
 8004bac:	40023c00 	.word	0x40023c00
 8004bb0:	40023800 	.word	0x40023800
 8004bb4:	080097a8 	.word	0x080097a8
 8004bb8:	20000008 	.word	0x20000008
 8004bbc:	2000000c 	.word	0x2000000c

08004bc0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004bc4:	4b03      	ldr	r3, [pc, #12]	@ (8004bd4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
}
 8004bc8:	4618      	mov	r0, r3
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd0:	4770      	bx	lr
 8004bd2:	bf00      	nop
 8004bd4:	20000008 	.word	0x20000008

08004bd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004bdc:	f7ff fff0 	bl	8004bc0 <HAL_RCC_GetHCLKFreq>
 8004be0:	4602      	mov	r2, r0
 8004be2:	4b05      	ldr	r3, [pc, #20]	@ (8004bf8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004be4:	689b      	ldr	r3, [r3, #8]
 8004be6:	0a9b      	lsrs	r3, r3, #10
 8004be8:	f003 0307 	and.w	r3, r3, #7
 8004bec:	4903      	ldr	r1, [pc, #12]	@ (8004bfc <HAL_RCC_GetPCLK1Freq+0x24>)
 8004bee:	5ccb      	ldrb	r3, [r1, r3]
 8004bf0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	bd80      	pop	{r7, pc}
 8004bf8:	40023800 	.word	0x40023800
 8004bfc:	080097b8 	.word	0x080097b8

08004c00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004c04:	f7ff ffdc 	bl	8004bc0 <HAL_RCC_GetHCLKFreq>
 8004c08:	4602      	mov	r2, r0
 8004c0a:	4b05      	ldr	r3, [pc, #20]	@ (8004c20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004c0c:	689b      	ldr	r3, [r3, #8]
 8004c0e:	0b5b      	lsrs	r3, r3, #13
 8004c10:	f003 0307 	and.w	r3, r3, #7
 8004c14:	4903      	ldr	r1, [pc, #12]	@ (8004c24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c16:	5ccb      	ldrb	r3, [r1, r3]
 8004c18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	bd80      	pop	{r7, pc}
 8004c20:	40023800 	.word	0x40023800
 8004c24:	080097b8 	.word	0x080097b8

08004c28 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b083      	sub	sp, #12
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
 8004c30:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	220f      	movs	r2, #15
 8004c36:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004c38:	4b12      	ldr	r3, [pc, #72]	@ (8004c84 <HAL_RCC_GetClockConfig+0x5c>)
 8004c3a:	689b      	ldr	r3, [r3, #8]
 8004c3c:	f003 0203 	and.w	r2, r3, #3
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004c44:	4b0f      	ldr	r3, [pc, #60]	@ (8004c84 <HAL_RCC_GetClockConfig+0x5c>)
 8004c46:	689b      	ldr	r3, [r3, #8]
 8004c48:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004c50:	4b0c      	ldr	r3, [pc, #48]	@ (8004c84 <HAL_RCC_GetClockConfig+0x5c>)
 8004c52:	689b      	ldr	r3, [r3, #8]
 8004c54:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004c5c:	4b09      	ldr	r3, [pc, #36]	@ (8004c84 <HAL_RCC_GetClockConfig+0x5c>)
 8004c5e:	689b      	ldr	r3, [r3, #8]
 8004c60:	08db      	lsrs	r3, r3, #3
 8004c62:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004c6a:	4b07      	ldr	r3, [pc, #28]	@ (8004c88 <HAL_RCC_GetClockConfig+0x60>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f003 020f 	and.w	r2, r3, #15
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	601a      	str	r2, [r3, #0]
}
 8004c76:	bf00      	nop
 8004c78:	370c      	adds	r7, #12
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c80:	4770      	bx	lr
 8004c82:	bf00      	nop
 8004c84:	40023800 	.word	0x40023800
 8004c88:	40023c00 	.word	0x40023c00

08004c8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c90:	b0ae      	sub	sp, #184	@ 0xb8
 8004c92:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004c94:	2300      	movs	r3, #0
 8004c96:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8004cac:	2300      	movs	r3, #0
 8004cae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004cb2:	4bcb      	ldr	r3, [pc, #812]	@ (8004fe0 <HAL_RCC_GetSysClockFreq+0x354>)
 8004cb4:	689b      	ldr	r3, [r3, #8]
 8004cb6:	f003 030c 	and.w	r3, r3, #12
 8004cba:	2b0c      	cmp	r3, #12
 8004cbc:	f200 8206 	bhi.w	80050cc <HAL_RCC_GetSysClockFreq+0x440>
 8004cc0:	a201      	add	r2, pc, #4	@ (adr r2, 8004cc8 <HAL_RCC_GetSysClockFreq+0x3c>)
 8004cc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cc6:	bf00      	nop
 8004cc8:	08004cfd 	.word	0x08004cfd
 8004ccc:	080050cd 	.word	0x080050cd
 8004cd0:	080050cd 	.word	0x080050cd
 8004cd4:	080050cd 	.word	0x080050cd
 8004cd8:	08004d05 	.word	0x08004d05
 8004cdc:	080050cd 	.word	0x080050cd
 8004ce0:	080050cd 	.word	0x080050cd
 8004ce4:	080050cd 	.word	0x080050cd
 8004ce8:	08004d0d 	.word	0x08004d0d
 8004cec:	080050cd 	.word	0x080050cd
 8004cf0:	080050cd 	.word	0x080050cd
 8004cf4:	080050cd 	.word	0x080050cd
 8004cf8:	08004efd 	.word	0x08004efd
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004cfc:	4bb9      	ldr	r3, [pc, #740]	@ (8004fe4 <HAL_RCC_GetSysClockFreq+0x358>)
 8004cfe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
       break;
 8004d02:	e1e7      	b.n	80050d4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004d04:	4bb8      	ldr	r3, [pc, #736]	@ (8004fe8 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004d06:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004d0a:	e1e3      	b.n	80050d4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004d0c:	4bb4      	ldr	r3, [pc, #720]	@ (8004fe0 <HAL_RCC_GetSysClockFreq+0x354>)
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004d14:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004d18:	4bb1      	ldr	r3, [pc, #708]	@ (8004fe0 <HAL_RCC_GetSysClockFreq+0x354>)
 8004d1a:	685b      	ldr	r3, [r3, #4]
 8004d1c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d071      	beq.n	8004e08 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d24:	4bae      	ldr	r3, [pc, #696]	@ (8004fe0 <HAL_RCC_GetSysClockFreq+0x354>)
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	099b      	lsrs	r3, r3, #6
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004d30:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8004d34:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004d38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d3c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004d40:	2300      	movs	r3, #0
 8004d42:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004d46:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004d4a:	4622      	mov	r2, r4
 8004d4c:	462b      	mov	r3, r5
 8004d4e:	f04f 0000 	mov.w	r0, #0
 8004d52:	f04f 0100 	mov.w	r1, #0
 8004d56:	0159      	lsls	r1, r3, #5
 8004d58:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d5c:	0150      	lsls	r0, r2, #5
 8004d5e:	4602      	mov	r2, r0
 8004d60:	460b      	mov	r3, r1
 8004d62:	4621      	mov	r1, r4
 8004d64:	1a51      	subs	r1, r2, r1
 8004d66:	6439      	str	r1, [r7, #64]	@ 0x40
 8004d68:	4629      	mov	r1, r5
 8004d6a:	eb63 0301 	sbc.w	r3, r3, r1
 8004d6e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d70:	f04f 0200 	mov.w	r2, #0
 8004d74:	f04f 0300 	mov.w	r3, #0
 8004d78:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8004d7c:	4649      	mov	r1, r9
 8004d7e:	018b      	lsls	r3, r1, #6
 8004d80:	4641      	mov	r1, r8
 8004d82:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004d86:	4641      	mov	r1, r8
 8004d88:	018a      	lsls	r2, r1, #6
 8004d8a:	4641      	mov	r1, r8
 8004d8c:	1a51      	subs	r1, r2, r1
 8004d8e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004d90:	4649      	mov	r1, r9
 8004d92:	eb63 0301 	sbc.w	r3, r3, r1
 8004d96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d98:	f04f 0200 	mov.w	r2, #0
 8004d9c:	f04f 0300 	mov.w	r3, #0
 8004da0:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8004da4:	4649      	mov	r1, r9
 8004da6:	00cb      	lsls	r3, r1, #3
 8004da8:	4641      	mov	r1, r8
 8004daa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004dae:	4641      	mov	r1, r8
 8004db0:	00ca      	lsls	r2, r1, #3
 8004db2:	4610      	mov	r0, r2
 8004db4:	4619      	mov	r1, r3
 8004db6:	4603      	mov	r3, r0
 8004db8:	4622      	mov	r2, r4
 8004dba:	189b      	adds	r3, r3, r2
 8004dbc:	633b      	str	r3, [r7, #48]	@ 0x30
 8004dbe:	462b      	mov	r3, r5
 8004dc0:	460a      	mov	r2, r1
 8004dc2:	eb42 0303 	adc.w	r3, r2, r3
 8004dc6:	637b      	str	r3, [r7, #52]	@ 0x34
 8004dc8:	f04f 0200 	mov.w	r2, #0
 8004dcc:	f04f 0300 	mov.w	r3, #0
 8004dd0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004dd4:	4629      	mov	r1, r5
 8004dd6:	024b      	lsls	r3, r1, #9
 8004dd8:	4621      	mov	r1, r4
 8004dda:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004dde:	4621      	mov	r1, r4
 8004de0:	024a      	lsls	r2, r1, #9
 8004de2:	4610      	mov	r0, r2
 8004de4:	4619      	mov	r1, r3
 8004de6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004dea:	2200      	movs	r2, #0
 8004dec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004df0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004df4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8004df8:	f7fb ff16 	bl	8000c28 <__aeabi_uldivmod>
 8004dfc:	4602      	mov	r2, r0
 8004dfe:	460b      	mov	r3, r1
 8004e00:	4613      	mov	r3, r2
 8004e02:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004e06:	e067      	b.n	8004ed8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e08:	4b75      	ldr	r3, [pc, #468]	@ (8004fe0 <HAL_RCC_GetSysClockFreq+0x354>)
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	099b      	lsrs	r3, r3, #6
 8004e0e:	2200      	movs	r2, #0
 8004e10:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004e14:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8004e18:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004e1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e20:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004e22:	2300      	movs	r3, #0
 8004e24:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004e26:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8004e2a:	4622      	mov	r2, r4
 8004e2c:	462b      	mov	r3, r5
 8004e2e:	f04f 0000 	mov.w	r0, #0
 8004e32:	f04f 0100 	mov.w	r1, #0
 8004e36:	0159      	lsls	r1, r3, #5
 8004e38:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e3c:	0150      	lsls	r0, r2, #5
 8004e3e:	4602      	mov	r2, r0
 8004e40:	460b      	mov	r3, r1
 8004e42:	4621      	mov	r1, r4
 8004e44:	1a51      	subs	r1, r2, r1
 8004e46:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004e48:	4629      	mov	r1, r5
 8004e4a:	eb63 0301 	sbc.w	r3, r3, r1
 8004e4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e50:	f04f 0200 	mov.w	r2, #0
 8004e54:	f04f 0300 	mov.w	r3, #0
 8004e58:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8004e5c:	4649      	mov	r1, r9
 8004e5e:	018b      	lsls	r3, r1, #6
 8004e60:	4641      	mov	r1, r8
 8004e62:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004e66:	4641      	mov	r1, r8
 8004e68:	018a      	lsls	r2, r1, #6
 8004e6a:	4641      	mov	r1, r8
 8004e6c:	ebb2 0a01 	subs.w	sl, r2, r1
 8004e70:	4649      	mov	r1, r9
 8004e72:	eb63 0b01 	sbc.w	fp, r3, r1
 8004e76:	f04f 0200 	mov.w	r2, #0
 8004e7a:	f04f 0300 	mov.w	r3, #0
 8004e7e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004e82:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004e86:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004e8a:	4692      	mov	sl, r2
 8004e8c:	469b      	mov	fp, r3
 8004e8e:	4623      	mov	r3, r4
 8004e90:	eb1a 0303 	adds.w	r3, sl, r3
 8004e94:	623b      	str	r3, [r7, #32]
 8004e96:	462b      	mov	r3, r5
 8004e98:	eb4b 0303 	adc.w	r3, fp, r3
 8004e9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e9e:	f04f 0200 	mov.w	r2, #0
 8004ea2:	f04f 0300 	mov.w	r3, #0
 8004ea6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004eaa:	4629      	mov	r1, r5
 8004eac:	028b      	lsls	r3, r1, #10
 8004eae:	4621      	mov	r1, r4
 8004eb0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004eb4:	4621      	mov	r1, r4
 8004eb6:	028a      	lsls	r2, r1, #10
 8004eb8:	4610      	mov	r0, r2
 8004eba:	4619      	mov	r1, r3
 8004ebc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	673b      	str	r3, [r7, #112]	@ 0x70
 8004ec4:	677a      	str	r2, [r7, #116]	@ 0x74
 8004ec6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8004eca:	f7fb fead 	bl	8000c28 <__aeabi_uldivmod>
 8004ece:	4602      	mov	r2, r0
 8004ed0:	460b      	mov	r3, r1
 8004ed2:	4613      	mov	r3, r2
 8004ed4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004ed8:	4b41      	ldr	r3, [pc, #260]	@ (8004fe0 <HAL_RCC_GetSysClockFreq+0x354>)
 8004eda:	685b      	ldr	r3, [r3, #4]
 8004edc:	0c1b      	lsrs	r3, r3, #16
 8004ede:	f003 0303 	and.w	r3, r3, #3
 8004ee2:	3301      	adds	r3, #1
 8004ee4:	005b      	lsls	r3, r3, #1
 8004ee6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco/pllp;
 8004eea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004eee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004ef2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ef6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004efa:	e0eb      	b.n	80050d4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004efc:	4b38      	ldr	r3, [pc, #224]	@ (8004fe0 <HAL_RCC_GetSysClockFreq+0x354>)
 8004efe:	685b      	ldr	r3, [r3, #4]
 8004f00:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f04:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004f08:	4b35      	ldr	r3, [pc, #212]	@ (8004fe0 <HAL_RCC_GetSysClockFreq+0x354>)
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d06b      	beq.n	8004fec <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f14:	4b32      	ldr	r3, [pc, #200]	@ (8004fe0 <HAL_RCC_GetSysClockFreq+0x354>)
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	099b      	lsrs	r3, r3, #6
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004f1e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004f20:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004f22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f26:	663b      	str	r3, [r7, #96]	@ 0x60
 8004f28:	2300      	movs	r3, #0
 8004f2a:	667b      	str	r3, [r7, #100]	@ 0x64
 8004f2c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8004f30:	4622      	mov	r2, r4
 8004f32:	462b      	mov	r3, r5
 8004f34:	f04f 0000 	mov.w	r0, #0
 8004f38:	f04f 0100 	mov.w	r1, #0
 8004f3c:	0159      	lsls	r1, r3, #5
 8004f3e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f42:	0150      	lsls	r0, r2, #5
 8004f44:	4602      	mov	r2, r0
 8004f46:	460b      	mov	r3, r1
 8004f48:	4621      	mov	r1, r4
 8004f4a:	1a51      	subs	r1, r2, r1
 8004f4c:	61b9      	str	r1, [r7, #24]
 8004f4e:	4629      	mov	r1, r5
 8004f50:	eb63 0301 	sbc.w	r3, r3, r1
 8004f54:	61fb      	str	r3, [r7, #28]
 8004f56:	f04f 0200 	mov.w	r2, #0
 8004f5a:	f04f 0300 	mov.w	r3, #0
 8004f5e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8004f62:	4659      	mov	r1, fp
 8004f64:	018b      	lsls	r3, r1, #6
 8004f66:	4651      	mov	r1, sl
 8004f68:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004f6c:	4651      	mov	r1, sl
 8004f6e:	018a      	lsls	r2, r1, #6
 8004f70:	4651      	mov	r1, sl
 8004f72:	ebb2 0801 	subs.w	r8, r2, r1
 8004f76:	4659      	mov	r1, fp
 8004f78:	eb63 0901 	sbc.w	r9, r3, r1
 8004f7c:	f04f 0200 	mov.w	r2, #0
 8004f80:	f04f 0300 	mov.w	r3, #0
 8004f84:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004f88:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004f8c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004f90:	4690      	mov	r8, r2
 8004f92:	4699      	mov	r9, r3
 8004f94:	4623      	mov	r3, r4
 8004f96:	eb18 0303 	adds.w	r3, r8, r3
 8004f9a:	613b      	str	r3, [r7, #16]
 8004f9c:	462b      	mov	r3, r5
 8004f9e:	eb49 0303 	adc.w	r3, r9, r3
 8004fa2:	617b      	str	r3, [r7, #20]
 8004fa4:	f04f 0200 	mov.w	r2, #0
 8004fa8:	f04f 0300 	mov.w	r3, #0
 8004fac:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004fb0:	4629      	mov	r1, r5
 8004fb2:	024b      	lsls	r3, r1, #9
 8004fb4:	4621      	mov	r1, r4
 8004fb6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004fba:	4621      	mov	r1, r4
 8004fbc:	024a      	lsls	r2, r1, #9
 8004fbe:	4610      	mov	r0, r2
 8004fc0:	4619      	mov	r1, r3
 8004fc2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004fca:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004fcc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004fd0:	f7fb fe2a 	bl	8000c28 <__aeabi_uldivmod>
 8004fd4:	4602      	mov	r2, r0
 8004fd6:	460b      	mov	r3, r1
 8004fd8:	4613      	mov	r3, r2
 8004fda:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004fde:	e065      	b.n	80050ac <HAL_RCC_GetSysClockFreq+0x420>
 8004fe0:	40023800 	.word	0x40023800
 8004fe4:	00f42400 	.word	0x00f42400
 8004fe8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004fec:	4b3d      	ldr	r3, [pc, #244]	@ (80050e4 <HAL_RCC_GetSysClockFreq+0x458>)
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	099b      	lsrs	r3, r3, #6
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	4611      	mov	r1, r2
 8004ff8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004ffc:	653b      	str	r3, [r7, #80]	@ 0x50
 8004ffe:	2300      	movs	r3, #0
 8005000:	657b      	str	r3, [r7, #84]	@ 0x54
 8005002:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8005006:	4642      	mov	r2, r8
 8005008:	464b      	mov	r3, r9
 800500a:	f04f 0000 	mov.w	r0, #0
 800500e:	f04f 0100 	mov.w	r1, #0
 8005012:	0159      	lsls	r1, r3, #5
 8005014:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005018:	0150      	lsls	r0, r2, #5
 800501a:	4602      	mov	r2, r0
 800501c:	460b      	mov	r3, r1
 800501e:	4641      	mov	r1, r8
 8005020:	1a51      	subs	r1, r2, r1
 8005022:	60b9      	str	r1, [r7, #8]
 8005024:	4649      	mov	r1, r9
 8005026:	eb63 0301 	sbc.w	r3, r3, r1
 800502a:	60fb      	str	r3, [r7, #12]
 800502c:	f04f 0200 	mov.w	r2, #0
 8005030:	f04f 0300 	mov.w	r3, #0
 8005034:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8005038:	4659      	mov	r1, fp
 800503a:	018b      	lsls	r3, r1, #6
 800503c:	4651      	mov	r1, sl
 800503e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005042:	4651      	mov	r1, sl
 8005044:	018a      	lsls	r2, r1, #6
 8005046:	4651      	mov	r1, sl
 8005048:	1a54      	subs	r4, r2, r1
 800504a:	4659      	mov	r1, fp
 800504c:	eb63 0501 	sbc.w	r5, r3, r1
 8005050:	f04f 0200 	mov.w	r2, #0
 8005054:	f04f 0300 	mov.w	r3, #0
 8005058:	00eb      	lsls	r3, r5, #3
 800505a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800505e:	00e2      	lsls	r2, r4, #3
 8005060:	4614      	mov	r4, r2
 8005062:	461d      	mov	r5, r3
 8005064:	4643      	mov	r3, r8
 8005066:	18e3      	adds	r3, r4, r3
 8005068:	603b      	str	r3, [r7, #0]
 800506a:	464b      	mov	r3, r9
 800506c:	eb45 0303 	adc.w	r3, r5, r3
 8005070:	607b      	str	r3, [r7, #4]
 8005072:	f04f 0200 	mov.w	r2, #0
 8005076:	f04f 0300 	mov.w	r3, #0
 800507a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800507e:	4629      	mov	r1, r5
 8005080:	028b      	lsls	r3, r1, #10
 8005082:	4621      	mov	r1, r4
 8005084:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005088:	4621      	mov	r1, r4
 800508a:	028a      	lsls	r2, r1, #10
 800508c:	4610      	mov	r0, r2
 800508e:	4619      	mov	r1, r3
 8005090:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005094:	2200      	movs	r2, #0
 8005096:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005098:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800509a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800509e:	f7fb fdc3 	bl	8000c28 <__aeabi_uldivmod>
 80050a2:	4602      	mov	r2, r0
 80050a4:	460b      	mov	r3, r1
 80050a6:	4613      	mov	r3, r2
 80050a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80050ac:	4b0d      	ldr	r3, [pc, #52]	@ (80050e4 <HAL_RCC_GetSysClockFreq+0x458>)
 80050ae:	685b      	ldr	r3, [r3, #4]
 80050b0:	0f1b      	lsrs	r3, r3, #28
 80050b2:	f003 0307 	and.w	r3, r3, #7
 80050b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco/pllr;
 80050ba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80050be:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80050c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80050c6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80050ca:	e003      	b.n	80050d4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80050cc:	4b06      	ldr	r3, [pc, #24]	@ (80050e8 <HAL_RCC_GetSysClockFreq+0x45c>)
 80050ce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80050d2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80050d4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80050d8:	4618      	mov	r0, r3
 80050da:	37b8      	adds	r7, #184	@ 0xb8
 80050dc:	46bd      	mov	sp, r7
 80050de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80050e2:	bf00      	nop
 80050e4:	40023800 	.word	0x40023800
 80050e8:	00f42400 	.word	0x00f42400

080050ec <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b086      	sub	sp, #24
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d101      	bne.n	80050fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80050fa:	2301      	movs	r3, #1
 80050fc:	e28d      	b.n	800561a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f003 0301 	and.w	r3, r3, #1
 8005106:	2b00      	cmp	r3, #0
 8005108:	f000 8083 	beq.w	8005212 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800510c:	4b94      	ldr	r3, [pc, #592]	@ (8005360 <HAL_RCC_OscConfig+0x274>)
 800510e:	689b      	ldr	r3, [r3, #8]
 8005110:	f003 030c 	and.w	r3, r3, #12
 8005114:	2b04      	cmp	r3, #4
 8005116:	d019      	beq.n	800514c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005118:	4b91      	ldr	r3, [pc, #580]	@ (8005360 <HAL_RCC_OscConfig+0x274>)
 800511a:	689b      	ldr	r3, [r3, #8]
 800511c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005120:	2b08      	cmp	r3, #8
 8005122:	d106      	bne.n	8005132 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005124:	4b8e      	ldr	r3, [pc, #568]	@ (8005360 <HAL_RCC_OscConfig+0x274>)
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800512c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005130:	d00c      	beq.n	800514c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005132:	4b8b      	ldr	r3, [pc, #556]	@ (8005360 <HAL_RCC_OscConfig+0x274>)
 8005134:	689b      	ldr	r3, [r3, #8]
 8005136:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800513a:	2b0c      	cmp	r3, #12
 800513c:	d112      	bne.n	8005164 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800513e:	4b88      	ldr	r3, [pc, #544]	@ (8005360 <HAL_RCC_OscConfig+0x274>)
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005146:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800514a:	d10b      	bne.n	8005164 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800514c:	4b84      	ldr	r3, [pc, #528]	@ (8005360 <HAL_RCC_OscConfig+0x274>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005154:	2b00      	cmp	r3, #0
 8005156:	d05b      	beq.n	8005210 <HAL_RCC_OscConfig+0x124>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d157      	bne.n	8005210 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8005160:	2301      	movs	r3, #1
 8005162:	e25a      	b.n	800561a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800516c:	d106      	bne.n	800517c <HAL_RCC_OscConfig+0x90>
 800516e:	4b7c      	ldr	r3, [pc, #496]	@ (8005360 <HAL_RCC_OscConfig+0x274>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4a7b      	ldr	r2, [pc, #492]	@ (8005360 <HAL_RCC_OscConfig+0x274>)
 8005174:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005178:	6013      	str	r3, [r2, #0]
 800517a:	e01d      	b.n	80051b8 <HAL_RCC_OscConfig+0xcc>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005184:	d10c      	bne.n	80051a0 <HAL_RCC_OscConfig+0xb4>
 8005186:	4b76      	ldr	r3, [pc, #472]	@ (8005360 <HAL_RCC_OscConfig+0x274>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	4a75      	ldr	r2, [pc, #468]	@ (8005360 <HAL_RCC_OscConfig+0x274>)
 800518c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005190:	6013      	str	r3, [r2, #0]
 8005192:	4b73      	ldr	r3, [pc, #460]	@ (8005360 <HAL_RCC_OscConfig+0x274>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	4a72      	ldr	r2, [pc, #456]	@ (8005360 <HAL_RCC_OscConfig+0x274>)
 8005198:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800519c:	6013      	str	r3, [r2, #0]
 800519e:	e00b      	b.n	80051b8 <HAL_RCC_OscConfig+0xcc>
 80051a0:	4b6f      	ldr	r3, [pc, #444]	@ (8005360 <HAL_RCC_OscConfig+0x274>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a6e      	ldr	r2, [pc, #440]	@ (8005360 <HAL_RCC_OscConfig+0x274>)
 80051a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80051aa:	6013      	str	r3, [r2, #0]
 80051ac:	4b6c      	ldr	r3, [pc, #432]	@ (8005360 <HAL_RCC_OscConfig+0x274>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a6b      	ldr	r2, [pc, #428]	@ (8005360 <HAL_RCC_OscConfig+0x274>)
 80051b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80051b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d013      	beq.n	80051e8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051c0:	f7fe f8b6 	bl	8003330 <HAL_GetTick>
 80051c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051c6:	e008      	b.n	80051da <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80051c8:	f7fe f8b2 	bl	8003330 <HAL_GetTick>
 80051cc:	4602      	mov	r2, r0
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	1ad3      	subs	r3, r2, r3
 80051d2:	2b64      	cmp	r3, #100	@ 0x64
 80051d4:	d901      	bls.n	80051da <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80051d6:	2303      	movs	r3, #3
 80051d8:	e21f      	b.n	800561a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051da:	4b61      	ldr	r3, [pc, #388]	@ (8005360 <HAL_RCC_OscConfig+0x274>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d0f0      	beq.n	80051c8 <HAL_RCC_OscConfig+0xdc>
 80051e6:	e014      	b.n	8005212 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051e8:	f7fe f8a2 	bl	8003330 <HAL_GetTick>
 80051ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051ee:	e008      	b.n	8005202 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80051f0:	f7fe f89e 	bl	8003330 <HAL_GetTick>
 80051f4:	4602      	mov	r2, r0
 80051f6:	693b      	ldr	r3, [r7, #16]
 80051f8:	1ad3      	subs	r3, r2, r3
 80051fa:	2b64      	cmp	r3, #100	@ 0x64
 80051fc:	d901      	bls.n	8005202 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80051fe:	2303      	movs	r3, #3
 8005200:	e20b      	b.n	800561a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005202:	4b57      	ldr	r3, [pc, #348]	@ (8005360 <HAL_RCC_OscConfig+0x274>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800520a:	2b00      	cmp	r3, #0
 800520c:	d1f0      	bne.n	80051f0 <HAL_RCC_OscConfig+0x104>
 800520e:	e000      	b.n	8005212 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005210:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f003 0302 	and.w	r3, r3, #2
 800521a:	2b00      	cmp	r3, #0
 800521c:	d06f      	beq.n	80052fe <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800521e:	4b50      	ldr	r3, [pc, #320]	@ (8005360 <HAL_RCC_OscConfig+0x274>)
 8005220:	689b      	ldr	r3, [r3, #8]
 8005222:	f003 030c 	and.w	r3, r3, #12
 8005226:	2b00      	cmp	r3, #0
 8005228:	d017      	beq.n	800525a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800522a:	4b4d      	ldr	r3, [pc, #308]	@ (8005360 <HAL_RCC_OscConfig+0x274>)
 800522c:	689b      	ldr	r3, [r3, #8]
 800522e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005232:	2b08      	cmp	r3, #8
 8005234:	d105      	bne.n	8005242 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005236:	4b4a      	ldr	r3, [pc, #296]	@ (8005360 <HAL_RCC_OscConfig+0x274>)
 8005238:	685b      	ldr	r3, [r3, #4]
 800523a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800523e:	2b00      	cmp	r3, #0
 8005240:	d00b      	beq.n	800525a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005242:	4b47      	ldr	r3, [pc, #284]	@ (8005360 <HAL_RCC_OscConfig+0x274>)
 8005244:	689b      	ldr	r3, [r3, #8]
 8005246:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800524a:	2b0c      	cmp	r3, #12
 800524c:	d11c      	bne.n	8005288 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800524e:	4b44      	ldr	r3, [pc, #272]	@ (8005360 <HAL_RCC_OscConfig+0x274>)
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005256:	2b00      	cmp	r3, #0
 8005258:	d116      	bne.n	8005288 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800525a:	4b41      	ldr	r3, [pc, #260]	@ (8005360 <HAL_RCC_OscConfig+0x274>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f003 0302 	and.w	r3, r3, #2
 8005262:	2b00      	cmp	r3, #0
 8005264:	d005      	beq.n	8005272 <HAL_RCC_OscConfig+0x186>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	68db      	ldr	r3, [r3, #12]
 800526a:	2b01      	cmp	r3, #1
 800526c:	d001      	beq.n	8005272 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800526e:	2301      	movs	r3, #1
 8005270:	e1d3      	b.n	800561a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005272:	4b3b      	ldr	r3, [pc, #236]	@ (8005360 <HAL_RCC_OscConfig+0x274>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	691b      	ldr	r3, [r3, #16]
 800527e:	00db      	lsls	r3, r3, #3
 8005280:	4937      	ldr	r1, [pc, #220]	@ (8005360 <HAL_RCC_OscConfig+0x274>)
 8005282:	4313      	orrs	r3, r2
 8005284:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005286:	e03a      	b.n	80052fe <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	68db      	ldr	r3, [r3, #12]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d020      	beq.n	80052d2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005290:	4b34      	ldr	r3, [pc, #208]	@ (8005364 <HAL_RCC_OscConfig+0x278>)
 8005292:	2201      	movs	r2, #1
 8005294:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005296:	f7fe f84b 	bl	8003330 <HAL_GetTick>
 800529a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800529c:	e008      	b.n	80052b0 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800529e:	f7fe f847 	bl	8003330 <HAL_GetTick>
 80052a2:	4602      	mov	r2, r0
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	1ad3      	subs	r3, r2, r3
 80052a8:	2b02      	cmp	r3, #2
 80052aa:	d901      	bls.n	80052b0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80052ac:	2303      	movs	r3, #3
 80052ae:	e1b4      	b.n	800561a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052b0:	4b2b      	ldr	r3, [pc, #172]	@ (8005360 <HAL_RCC_OscConfig+0x274>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f003 0302 	and.w	r3, r3, #2
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d0f0      	beq.n	800529e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052bc:	4b28      	ldr	r3, [pc, #160]	@ (8005360 <HAL_RCC_OscConfig+0x274>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	691b      	ldr	r3, [r3, #16]
 80052c8:	00db      	lsls	r3, r3, #3
 80052ca:	4925      	ldr	r1, [pc, #148]	@ (8005360 <HAL_RCC_OscConfig+0x274>)
 80052cc:	4313      	orrs	r3, r2
 80052ce:	600b      	str	r3, [r1, #0]
 80052d0:	e015      	b.n	80052fe <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80052d2:	4b24      	ldr	r3, [pc, #144]	@ (8005364 <HAL_RCC_OscConfig+0x278>)
 80052d4:	2200      	movs	r2, #0
 80052d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052d8:	f7fe f82a 	bl	8003330 <HAL_GetTick>
 80052dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052de:	e008      	b.n	80052f2 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80052e0:	f7fe f826 	bl	8003330 <HAL_GetTick>
 80052e4:	4602      	mov	r2, r0
 80052e6:	693b      	ldr	r3, [r7, #16]
 80052e8:	1ad3      	subs	r3, r2, r3
 80052ea:	2b02      	cmp	r3, #2
 80052ec:	d901      	bls.n	80052f2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80052ee:	2303      	movs	r3, #3
 80052f0:	e193      	b.n	800561a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052f2:	4b1b      	ldr	r3, [pc, #108]	@ (8005360 <HAL_RCC_OscConfig+0x274>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f003 0302 	and.w	r3, r3, #2
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d1f0      	bne.n	80052e0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f003 0308 	and.w	r3, r3, #8
 8005306:	2b00      	cmp	r3, #0
 8005308:	d036      	beq.n	8005378 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	695b      	ldr	r3, [r3, #20]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d016      	beq.n	8005340 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005312:	4b15      	ldr	r3, [pc, #84]	@ (8005368 <HAL_RCC_OscConfig+0x27c>)
 8005314:	2201      	movs	r2, #1
 8005316:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005318:	f7fe f80a 	bl	8003330 <HAL_GetTick>
 800531c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800531e:	e008      	b.n	8005332 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005320:	f7fe f806 	bl	8003330 <HAL_GetTick>
 8005324:	4602      	mov	r2, r0
 8005326:	693b      	ldr	r3, [r7, #16]
 8005328:	1ad3      	subs	r3, r2, r3
 800532a:	2b02      	cmp	r3, #2
 800532c:	d901      	bls.n	8005332 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800532e:	2303      	movs	r3, #3
 8005330:	e173      	b.n	800561a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005332:	4b0b      	ldr	r3, [pc, #44]	@ (8005360 <HAL_RCC_OscConfig+0x274>)
 8005334:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005336:	f003 0302 	and.w	r3, r3, #2
 800533a:	2b00      	cmp	r3, #0
 800533c:	d0f0      	beq.n	8005320 <HAL_RCC_OscConfig+0x234>
 800533e:	e01b      	b.n	8005378 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005340:	4b09      	ldr	r3, [pc, #36]	@ (8005368 <HAL_RCC_OscConfig+0x27c>)
 8005342:	2200      	movs	r2, #0
 8005344:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005346:	f7fd fff3 	bl	8003330 <HAL_GetTick>
 800534a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800534c:	e00e      	b.n	800536c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800534e:	f7fd ffef 	bl	8003330 <HAL_GetTick>
 8005352:	4602      	mov	r2, r0
 8005354:	693b      	ldr	r3, [r7, #16]
 8005356:	1ad3      	subs	r3, r2, r3
 8005358:	2b02      	cmp	r3, #2
 800535a:	d907      	bls.n	800536c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800535c:	2303      	movs	r3, #3
 800535e:	e15c      	b.n	800561a <HAL_RCC_OscConfig+0x52e>
 8005360:	40023800 	.word	0x40023800
 8005364:	42470000 	.word	0x42470000
 8005368:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800536c:	4b8a      	ldr	r3, [pc, #552]	@ (8005598 <HAL_RCC_OscConfig+0x4ac>)
 800536e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005370:	f003 0302 	and.w	r3, r3, #2
 8005374:	2b00      	cmp	r3, #0
 8005376:	d1ea      	bne.n	800534e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f003 0304 	and.w	r3, r3, #4
 8005380:	2b00      	cmp	r3, #0
 8005382:	f000 8097 	beq.w	80054b4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005386:	2300      	movs	r3, #0
 8005388:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800538a:	4b83      	ldr	r3, [pc, #524]	@ (8005598 <HAL_RCC_OscConfig+0x4ac>)
 800538c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800538e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005392:	2b00      	cmp	r3, #0
 8005394:	d10f      	bne.n	80053b6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005396:	2300      	movs	r3, #0
 8005398:	60bb      	str	r3, [r7, #8]
 800539a:	4b7f      	ldr	r3, [pc, #508]	@ (8005598 <HAL_RCC_OscConfig+0x4ac>)
 800539c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800539e:	4a7e      	ldr	r2, [pc, #504]	@ (8005598 <HAL_RCC_OscConfig+0x4ac>)
 80053a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80053a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80053a6:	4b7c      	ldr	r3, [pc, #496]	@ (8005598 <HAL_RCC_OscConfig+0x4ac>)
 80053a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053ae:	60bb      	str	r3, [r7, #8]
 80053b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80053b2:	2301      	movs	r3, #1
 80053b4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053b6:	4b79      	ldr	r3, [pc, #484]	@ (800559c <HAL_RCC_OscConfig+0x4b0>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d118      	bne.n	80053f4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80053c2:	4b76      	ldr	r3, [pc, #472]	@ (800559c <HAL_RCC_OscConfig+0x4b0>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4a75      	ldr	r2, [pc, #468]	@ (800559c <HAL_RCC_OscConfig+0x4b0>)
 80053c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80053ce:	f7fd ffaf 	bl	8003330 <HAL_GetTick>
 80053d2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053d4:	e008      	b.n	80053e8 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053d6:	f7fd ffab 	bl	8003330 <HAL_GetTick>
 80053da:	4602      	mov	r2, r0
 80053dc:	693b      	ldr	r3, [r7, #16]
 80053de:	1ad3      	subs	r3, r2, r3
 80053e0:	2b02      	cmp	r3, #2
 80053e2:	d901      	bls.n	80053e8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80053e4:	2303      	movs	r3, #3
 80053e6:	e118      	b.n	800561a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053e8:	4b6c      	ldr	r3, [pc, #432]	@ (800559c <HAL_RCC_OscConfig+0x4b0>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d0f0      	beq.n	80053d6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	689b      	ldr	r3, [r3, #8]
 80053f8:	2b01      	cmp	r3, #1
 80053fa:	d106      	bne.n	800540a <HAL_RCC_OscConfig+0x31e>
 80053fc:	4b66      	ldr	r3, [pc, #408]	@ (8005598 <HAL_RCC_OscConfig+0x4ac>)
 80053fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005400:	4a65      	ldr	r2, [pc, #404]	@ (8005598 <HAL_RCC_OscConfig+0x4ac>)
 8005402:	f043 0301 	orr.w	r3, r3, #1
 8005406:	6713      	str	r3, [r2, #112]	@ 0x70
 8005408:	e01c      	b.n	8005444 <HAL_RCC_OscConfig+0x358>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	689b      	ldr	r3, [r3, #8]
 800540e:	2b05      	cmp	r3, #5
 8005410:	d10c      	bne.n	800542c <HAL_RCC_OscConfig+0x340>
 8005412:	4b61      	ldr	r3, [pc, #388]	@ (8005598 <HAL_RCC_OscConfig+0x4ac>)
 8005414:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005416:	4a60      	ldr	r2, [pc, #384]	@ (8005598 <HAL_RCC_OscConfig+0x4ac>)
 8005418:	f043 0304 	orr.w	r3, r3, #4
 800541c:	6713      	str	r3, [r2, #112]	@ 0x70
 800541e:	4b5e      	ldr	r3, [pc, #376]	@ (8005598 <HAL_RCC_OscConfig+0x4ac>)
 8005420:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005422:	4a5d      	ldr	r2, [pc, #372]	@ (8005598 <HAL_RCC_OscConfig+0x4ac>)
 8005424:	f043 0301 	orr.w	r3, r3, #1
 8005428:	6713      	str	r3, [r2, #112]	@ 0x70
 800542a:	e00b      	b.n	8005444 <HAL_RCC_OscConfig+0x358>
 800542c:	4b5a      	ldr	r3, [pc, #360]	@ (8005598 <HAL_RCC_OscConfig+0x4ac>)
 800542e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005430:	4a59      	ldr	r2, [pc, #356]	@ (8005598 <HAL_RCC_OscConfig+0x4ac>)
 8005432:	f023 0301 	bic.w	r3, r3, #1
 8005436:	6713      	str	r3, [r2, #112]	@ 0x70
 8005438:	4b57      	ldr	r3, [pc, #348]	@ (8005598 <HAL_RCC_OscConfig+0x4ac>)
 800543a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800543c:	4a56      	ldr	r2, [pc, #344]	@ (8005598 <HAL_RCC_OscConfig+0x4ac>)
 800543e:	f023 0304 	bic.w	r3, r3, #4
 8005442:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	689b      	ldr	r3, [r3, #8]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d015      	beq.n	8005478 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800544c:	f7fd ff70 	bl	8003330 <HAL_GetTick>
 8005450:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005452:	e00a      	b.n	800546a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005454:	f7fd ff6c 	bl	8003330 <HAL_GetTick>
 8005458:	4602      	mov	r2, r0
 800545a:	693b      	ldr	r3, [r7, #16]
 800545c:	1ad3      	subs	r3, r2, r3
 800545e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005462:	4293      	cmp	r3, r2
 8005464:	d901      	bls.n	800546a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8005466:	2303      	movs	r3, #3
 8005468:	e0d7      	b.n	800561a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800546a:	4b4b      	ldr	r3, [pc, #300]	@ (8005598 <HAL_RCC_OscConfig+0x4ac>)
 800546c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800546e:	f003 0302 	and.w	r3, r3, #2
 8005472:	2b00      	cmp	r3, #0
 8005474:	d0ee      	beq.n	8005454 <HAL_RCC_OscConfig+0x368>
 8005476:	e014      	b.n	80054a2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005478:	f7fd ff5a 	bl	8003330 <HAL_GetTick>
 800547c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800547e:	e00a      	b.n	8005496 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005480:	f7fd ff56 	bl	8003330 <HAL_GetTick>
 8005484:	4602      	mov	r2, r0
 8005486:	693b      	ldr	r3, [r7, #16]
 8005488:	1ad3      	subs	r3, r2, r3
 800548a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800548e:	4293      	cmp	r3, r2
 8005490:	d901      	bls.n	8005496 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8005492:	2303      	movs	r3, #3
 8005494:	e0c1      	b.n	800561a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005496:	4b40      	ldr	r3, [pc, #256]	@ (8005598 <HAL_RCC_OscConfig+0x4ac>)
 8005498:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800549a:	f003 0302 	and.w	r3, r3, #2
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d1ee      	bne.n	8005480 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80054a2:	7dfb      	ldrb	r3, [r7, #23]
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d105      	bne.n	80054b4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054a8:	4b3b      	ldr	r3, [pc, #236]	@ (8005598 <HAL_RCC_OscConfig+0x4ac>)
 80054aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ac:	4a3a      	ldr	r2, [pc, #232]	@ (8005598 <HAL_RCC_OscConfig+0x4ac>)
 80054ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80054b2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	699b      	ldr	r3, [r3, #24]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	f000 80ad 	beq.w	8005618 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80054be:	4b36      	ldr	r3, [pc, #216]	@ (8005598 <HAL_RCC_OscConfig+0x4ac>)
 80054c0:	689b      	ldr	r3, [r3, #8]
 80054c2:	f003 030c 	and.w	r3, r3, #12
 80054c6:	2b08      	cmp	r3, #8
 80054c8:	d060      	beq.n	800558c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	699b      	ldr	r3, [r3, #24]
 80054ce:	2b02      	cmp	r3, #2
 80054d0:	d145      	bne.n	800555e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054d2:	4b33      	ldr	r3, [pc, #204]	@ (80055a0 <HAL_RCC_OscConfig+0x4b4>)
 80054d4:	2200      	movs	r2, #0
 80054d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054d8:	f7fd ff2a 	bl	8003330 <HAL_GetTick>
 80054dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054de:	e008      	b.n	80054f2 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054e0:	f7fd ff26 	bl	8003330 <HAL_GetTick>
 80054e4:	4602      	mov	r2, r0
 80054e6:	693b      	ldr	r3, [r7, #16]
 80054e8:	1ad3      	subs	r3, r2, r3
 80054ea:	2b02      	cmp	r3, #2
 80054ec:	d901      	bls.n	80054f2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80054ee:	2303      	movs	r3, #3
 80054f0:	e093      	b.n	800561a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054f2:	4b29      	ldr	r3, [pc, #164]	@ (8005598 <HAL_RCC_OscConfig+0x4ac>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d1f0      	bne.n	80054e0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	69da      	ldr	r2, [r3, #28]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6a1b      	ldr	r3, [r3, #32]
 8005506:	431a      	orrs	r2, r3
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800550c:	019b      	lsls	r3, r3, #6
 800550e:	431a      	orrs	r2, r3
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005514:	085b      	lsrs	r3, r3, #1
 8005516:	3b01      	subs	r3, #1
 8005518:	041b      	lsls	r3, r3, #16
 800551a:	431a      	orrs	r2, r3
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005520:	061b      	lsls	r3, r3, #24
 8005522:	431a      	orrs	r2, r3
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005528:	071b      	lsls	r3, r3, #28
 800552a:	491b      	ldr	r1, [pc, #108]	@ (8005598 <HAL_RCC_OscConfig+0x4ac>)
 800552c:	4313      	orrs	r3, r2
 800552e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005530:	4b1b      	ldr	r3, [pc, #108]	@ (80055a0 <HAL_RCC_OscConfig+0x4b4>)
 8005532:	2201      	movs	r2, #1
 8005534:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005536:	f7fd fefb 	bl	8003330 <HAL_GetTick>
 800553a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800553c:	e008      	b.n	8005550 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800553e:	f7fd fef7 	bl	8003330 <HAL_GetTick>
 8005542:	4602      	mov	r2, r0
 8005544:	693b      	ldr	r3, [r7, #16]
 8005546:	1ad3      	subs	r3, r2, r3
 8005548:	2b02      	cmp	r3, #2
 800554a:	d901      	bls.n	8005550 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800554c:	2303      	movs	r3, #3
 800554e:	e064      	b.n	800561a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005550:	4b11      	ldr	r3, [pc, #68]	@ (8005598 <HAL_RCC_OscConfig+0x4ac>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005558:	2b00      	cmp	r3, #0
 800555a:	d0f0      	beq.n	800553e <HAL_RCC_OscConfig+0x452>
 800555c:	e05c      	b.n	8005618 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800555e:	4b10      	ldr	r3, [pc, #64]	@ (80055a0 <HAL_RCC_OscConfig+0x4b4>)
 8005560:	2200      	movs	r2, #0
 8005562:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005564:	f7fd fee4 	bl	8003330 <HAL_GetTick>
 8005568:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800556a:	e008      	b.n	800557e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800556c:	f7fd fee0 	bl	8003330 <HAL_GetTick>
 8005570:	4602      	mov	r2, r0
 8005572:	693b      	ldr	r3, [r7, #16]
 8005574:	1ad3      	subs	r3, r2, r3
 8005576:	2b02      	cmp	r3, #2
 8005578:	d901      	bls.n	800557e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800557a:	2303      	movs	r3, #3
 800557c:	e04d      	b.n	800561a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800557e:	4b06      	ldr	r3, [pc, #24]	@ (8005598 <HAL_RCC_OscConfig+0x4ac>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005586:	2b00      	cmp	r3, #0
 8005588:	d1f0      	bne.n	800556c <HAL_RCC_OscConfig+0x480>
 800558a:	e045      	b.n	8005618 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	699b      	ldr	r3, [r3, #24]
 8005590:	2b01      	cmp	r3, #1
 8005592:	d107      	bne.n	80055a4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005594:	2301      	movs	r3, #1
 8005596:	e040      	b.n	800561a <HAL_RCC_OscConfig+0x52e>
 8005598:	40023800 	.word	0x40023800
 800559c:	40007000 	.word	0x40007000
 80055a0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80055a4:	4b1f      	ldr	r3, [pc, #124]	@ (8005624 <HAL_RCC_OscConfig+0x538>)
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	699b      	ldr	r3, [r3, #24]
 80055ae:	2b01      	cmp	r3, #1
 80055b0:	d030      	beq.n	8005614 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80055bc:	429a      	cmp	r2, r3
 80055be:	d129      	bne.n	8005614 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055ca:	429a      	cmp	r2, r3
 80055cc:	d122      	bne.n	8005614 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80055ce:	68fa      	ldr	r2, [r7, #12]
 80055d0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80055d4:	4013      	ands	r3, r2
 80055d6:	687a      	ldr	r2, [r7, #4]
 80055d8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80055da:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80055dc:	4293      	cmp	r3, r2
 80055de:	d119      	bne.n	8005614 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055ea:	085b      	lsrs	r3, r3, #1
 80055ec:	3b01      	subs	r3, #1
 80055ee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80055f0:	429a      	cmp	r2, r3
 80055f2:	d10f      	bne.n	8005614 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055fe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005600:	429a      	cmp	r2, r3
 8005602:	d107      	bne.n	8005614 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800560e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005610:	429a      	cmp	r2, r3
 8005612:	d001      	beq.n	8005618 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8005614:	2301      	movs	r3, #1
 8005616:	e000      	b.n	800561a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8005618:	2300      	movs	r3, #0
}
 800561a:	4618      	mov	r0, r3
 800561c:	3718      	adds	r7, #24
 800561e:	46bd      	mov	sp, r7
 8005620:	bd80      	pop	{r7, pc}
 8005622:	bf00      	nop
 8005624:	40023800 	.word	0x40023800

08005628 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b082      	sub	sp, #8
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d101      	bne.n	800563a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005636:	2301      	movs	r3, #1
 8005638:	e07b      	b.n	8005732 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800563e:	2b00      	cmp	r3, #0
 8005640:	d108      	bne.n	8005654 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800564a:	d009      	beq.n	8005660 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2200      	movs	r2, #0
 8005650:	61da      	str	r2, [r3, #28]
 8005652:	e005      	b.n	8005660 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2200      	movs	r2, #0
 8005658:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2200      	movs	r2, #0
 800565e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2200      	movs	r2, #0
 8005664:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800566c:	b2db      	uxtb	r3, r3
 800566e:	2b00      	cmp	r3, #0
 8005670:	d106      	bne.n	8005680 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2200      	movs	r2, #0
 8005676:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800567a:	6878      	ldr	r0, [r7, #4]
 800567c:	f7fd fb3e 	bl	8002cfc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2202      	movs	r2, #2
 8005684:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	681a      	ldr	r2, [r3, #0]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005696:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	689b      	ldr	r3, [r3, #8]
 80056a4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80056a8:	431a      	orrs	r2, r3
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	68db      	ldr	r3, [r3, #12]
 80056ae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80056b2:	431a      	orrs	r2, r3
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	691b      	ldr	r3, [r3, #16]
 80056b8:	f003 0302 	and.w	r3, r3, #2
 80056bc:	431a      	orrs	r2, r3
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	695b      	ldr	r3, [r3, #20]
 80056c2:	f003 0301 	and.w	r3, r3, #1
 80056c6:	431a      	orrs	r2, r3
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	699b      	ldr	r3, [r3, #24]
 80056cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80056d0:	431a      	orrs	r2, r3
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	69db      	ldr	r3, [r3, #28]
 80056d6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80056da:	431a      	orrs	r2, r3
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6a1b      	ldr	r3, [r3, #32]
 80056e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056e4:	ea42 0103 	orr.w	r1, r2, r3
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056ec:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	430a      	orrs	r2, r1
 80056f6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	699b      	ldr	r3, [r3, #24]
 80056fc:	0c1b      	lsrs	r3, r3, #16
 80056fe:	f003 0104 	and.w	r1, r3, #4
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005706:	f003 0210 	and.w	r2, r3, #16
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	430a      	orrs	r2, r1
 8005710:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	69da      	ldr	r2, [r3, #28]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005720:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2200      	movs	r2, #0
 8005726:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2201      	movs	r2, #1
 800572c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005730:	2300      	movs	r3, #0
}
 8005732:	4618      	mov	r0, r3
 8005734:	3708      	adds	r7, #8
 8005736:	46bd      	mov	sp, r7
 8005738:	bd80      	pop	{r7, pc}

0800573a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800573a:	b580      	push	{r7, lr}
 800573c:	b082      	sub	sp, #8
 800573e:	af00      	add	r7, sp, #0
 8005740:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d101      	bne.n	800574c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	e041      	b.n	80057d0 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005752:	b2db      	uxtb	r3, r3
 8005754:	2b00      	cmp	r3, #0
 8005756:	d106      	bne.n	8005766 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2200      	movs	r2, #0
 800575c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005760:	6878      	ldr	r0, [r7, #4]
 8005762:	f7fd fb13 	bl	8002d8c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2202      	movs	r2, #2
 800576a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681a      	ldr	r2, [r3, #0]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	3304      	adds	r3, #4
 8005776:	4619      	mov	r1, r3
 8005778:	4610      	mov	r0, r2
 800577a:	f000 fbb1 	bl	8005ee0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2201      	movs	r2, #1
 8005782:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2201      	movs	r2, #1
 800578a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2201      	movs	r2, #1
 8005792:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2201      	movs	r2, #1
 800579a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2201      	movs	r2, #1
 80057a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2201      	movs	r2, #1
 80057aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2201      	movs	r2, #1
 80057b2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2201      	movs	r2, #1
 80057ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2201      	movs	r2, #1
 80057c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2201      	movs	r2, #1
 80057ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80057ce:	2300      	movs	r3, #0
}
 80057d0:	4618      	mov	r0, r3
 80057d2:	3708      	adds	r7, #8
 80057d4:	46bd      	mov	sp, r7
 80057d6:	bd80      	pop	{r7, pc}

080057d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80057d8:	b480      	push	{r7}
 80057da:	b085      	sub	sp, #20
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057e6:	b2db      	uxtb	r3, r3
 80057e8:	2b01      	cmp	r3, #1
 80057ea:	d001      	beq.n	80057f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80057ec:	2301      	movs	r3, #1
 80057ee:	e04e      	b.n	800588e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2202      	movs	r2, #2
 80057f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	68da      	ldr	r2, [r3, #12]
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f042 0201 	orr.w	r2, r2, #1
 8005806:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a23      	ldr	r2, [pc, #140]	@ (800589c <HAL_TIM_Base_Start_IT+0xc4>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d022      	beq.n	8005858 <HAL_TIM_Base_Start_IT+0x80>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800581a:	d01d      	beq.n	8005858 <HAL_TIM_Base_Start_IT+0x80>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a1f      	ldr	r2, [pc, #124]	@ (80058a0 <HAL_TIM_Base_Start_IT+0xc8>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d018      	beq.n	8005858 <HAL_TIM_Base_Start_IT+0x80>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4a1e      	ldr	r2, [pc, #120]	@ (80058a4 <HAL_TIM_Base_Start_IT+0xcc>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d013      	beq.n	8005858 <HAL_TIM_Base_Start_IT+0x80>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4a1c      	ldr	r2, [pc, #112]	@ (80058a8 <HAL_TIM_Base_Start_IT+0xd0>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d00e      	beq.n	8005858 <HAL_TIM_Base_Start_IT+0x80>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	4a1b      	ldr	r2, [pc, #108]	@ (80058ac <HAL_TIM_Base_Start_IT+0xd4>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d009      	beq.n	8005858 <HAL_TIM_Base_Start_IT+0x80>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4a19      	ldr	r2, [pc, #100]	@ (80058b0 <HAL_TIM_Base_Start_IT+0xd8>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d004      	beq.n	8005858 <HAL_TIM_Base_Start_IT+0x80>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4a18      	ldr	r2, [pc, #96]	@ (80058b4 <HAL_TIM_Base_Start_IT+0xdc>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d111      	bne.n	800587c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	f003 0307 	and.w	r3, r3, #7
 8005862:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	2b06      	cmp	r3, #6
 8005868:	d010      	beq.n	800588c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	681a      	ldr	r2, [r3, #0]
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f042 0201 	orr.w	r2, r2, #1
 8005878:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800587a:	e007      	b.n	800588c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	681a      	ldr	r2, [r3, #0]
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f042 0201 	orr.w	r2, r2, #1
 800588a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800588c:	2300      	movs	r3, #0
}
 800588e:	4618      	mov	r0, r3
 8005890:	3714      	adds	r7, #20
 8005892:	46bd      	mov	sp, r7
 8005894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005898:	4770      	bx	lr
 800589a:	bf00      	nop
 800589c:	40010000 	.word	0x40010000
 80058a0:	40000400 	.word	0x40000400
 80058a4:	40000800 	.word	0x40000800
 80058a8:	40000c00 	.word	0x40000c00
 80058ac:	40010400 	.word	0x40010400
 80058b0:	40014000 	.word	0x40014000
 80058b4:	40001800 	.word	0x40001800

080058b8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b082      	sub	sp, #8
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d101      	bne.n	80058ca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80058c6:	2301      	movs	r3, #1
 80058c8:	e041      	b.n	800594e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058d0:	b2db      	uxtb	r3, r3
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d106      	bne.n	80058e4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2200      	movs	r2, #0
 80058da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f000 f839 	bl	8005956 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2202      	movs	r2, #2
 80058e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681a      	ldr	r2, [r3, #0]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	3304      	adds	r3, #4
 80058f4:	4619      	mov	r1, r3
 80058f6:	4610      	mov	r0, r2
 80058f8:	f000 faf2 	bl	8005ee0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2201      	movs	r2, #1
 8005900:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2201      	movs	r2, #1
 8005908:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2201      	movs	r2, #1
 8005910:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2201      	movs	r2, #1
 8005918:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2201      	movs	r2, #1
 8005920:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2201      	movs	r2, #1
 8005928:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2201      	movs	r2, #1
 8005930:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2201      	movs	r2, #1
 8005938:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2201      	movs	r2, #1
 8005940:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2201      	movs	r2, #1
 8005948:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800594c:	2300      	movs	r3, #0
}
 800594e:	4618      	mov	r0, r3
 8005950:	3708      	adds	r7, #8
 8005952:	46bd      	mov	sp, r7
 8005954:	bd80      	pop	{r7, pc}

08005956 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005956:	b480      	push	{r7}
 8005958:	b083      	sub	sp, #12
 800595a:	af00      	add	r7, sp, #0
 800595c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800595e:	bf00      	nop
 8005960:	370c      	adds	r7, #12
 8005962:	46bd      	mov	sp, r7
 8005964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005968:	4770      	bx	lr

0800596a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800596a:	b580      	push	{r7, lr}
 800596c:	b082      	sub	sp, #8
 800596e:	af00      	add	r7, sp, #0
 8005970:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	691b      	ldr	r3, [r3, #16]
 8005978:	f003 0302 	and.w	r3, r3, #2
 800597c:	2b02      	cmp	r3, #2
 800597e:	d122      	bne.n	80059c6 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	68db      	ldr	r3, [r3, #12]
 8005986:	f003 0302 	and.w	r3, r3, #2
 800598a:	2b02      	cmp	r3, #2
 800598c:	d11b      	bne.n	80059c6 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f06f 0202 	mvn.w	r2, #2
 8005996:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2201      	movs	r2, #1
 800599c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	699b      	ldr	r3, [r3, #24]
 80059a4:	f003 0303 	and.w	r3, r3, #3
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d003      	beq.n	80059b4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80059ac:	6878      	ldr	r0, [r7, #4]
 80059ae:	f000 fa78 	bl	8005ea2 <HAL_TIM_IC_CaptureCallback>
 80059b2:	e005      	b.n	80059c0 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80059b4:	6878      	ldr	r0, [r7, #4]
 80059b6:	f000 fa6a 	bl	8005e8e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059ba:	6878      	ldr	r0, [r7, #4]
 80059bc:	f000 fa7b 	bl	8005eb6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2200      	movs	r2, #0
 80059c4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	691b      	ldr	r3, [r3, #16]
 80059cc:	f003 0304 	and.w	r3, r3, #4
 80059d0:	2b04      	cmp	r3, #4
 80059d2:	d122      	bne.n	8005a1a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	68db      	ldr	r3, [r3, #12]
 80059da:	f003 0304 	and.w	r3, r3, #4
 80059de:	2b04      	cmp	r3, #4
 80059e0:	d11b      	bne.n	8005a1a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f06f 0204 	mvn.w	r2, #4
 80059ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2202      	movs	r2, #2
 80059f0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	699b      	ldr	r3, [r3, #24]
 80059f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d003      	beq.n	8005a08 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a00:	6878      	ldr	r0, [r7, #4]
 8005a02:	f000 fa4e 	bl	8005ea2 <HAL_TIM_IC_CaptureCallback>
 8005a06:	e005      	b.n	8005a14 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a08:	6878      	ldr	r0, [r7, #4]
 8005a0a:	f000 fa40 	bl	8005e8e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a0e:	6878      	ldr	r0, [r7, #4]
 8005a10:	f000 fa51 	bl	8005eb6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2200      	movs	r2, #0
 8005a18:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	691b      	ldr	r3, [r3, #16]
 8005a20:	f003 0308 	and.w	r3, r3, #8
 8005a24:	2b08      	cmp	r3, #8
 8005a26:	d122      	bne.n	8005a6e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	68db      	ldr	r3, [r3, #12]
 8005a2e:	f003 0308 	and.w	r3, r3, #8
 8005a32:	2b08      	cmp	r3, #8
 8005a34:	d11b      	bne.n	8005a6e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f06f 0208 	mvn.w	r2, #8
 8005a3e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2204      	movs	r2, #4
 8005a44:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	69db      	ldr	r3, [r3, #28]
 8005a4c:	f003 0303 	and.w	r3, r3, #3
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d003      	beq.n	8005a5c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a54:	6878      	ldr	r0, [r7, #4]
 8005a56:	f000 fa24 	bl	8005ea2 <HAL_TIM_IC_CaptureCallback>
 8005a5a:	e005      	b.n	8005a68 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a5c:	6878      	ldr	r0, [r7, #4]
 8005a5e:	f000 fa16 	bl	8005e8e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a62:	6878      	ldr	r0, [r7, #4]
 8005a64:	f000 fa27 	bl	8005eb6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	691b      	ldr	r3, [r3, #16]
 8005a74:	f003 0310 	and.w	r3, r3, #16
 8005a78:	2b10      	cmp	r3, #16
 8005a7a:	d122      	bne.n	8005ac2 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	68db      	ldr	r3, [r3, #12]
 8005a82:	f003 0310 	and.w	r3, r3, #16
 8005a86:	2b10      	cmp	r3, #16
 8005a88:	d11b      	bne.n	8005ac2 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f06f 0210 	mvn.w	r2, #16
 8005a92:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2208      	movs	r2, #8
 8005a98:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	69db      	ldr	r3, [r3, #28]
 8005aa0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d003      	beq.n	8005ab0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005aa8:	6878      	ldr	r0, [r7, #4]
 8005aaa:	f000 f9fa 	bl	8005ea2 <HAL_TIM_IC_CaptureCallback>
 8005aae:	e005      	b.n	8005abc <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ab0:	6878      	ldr	r0, [r7, #4]
 8005ab2:	f000 f9ec 	bl	8005e8e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ab6:	6878      	ldr	r0, [r7, #4]
 8005ab8:	f000 f9fd 	bl	8005eb6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	691b      	ldr	r3, [r3, #16]
 8005ac8:	f003 0301 	and.w	r3, r3, #1
 8005acc:	2b01      	cmp	r3, #1
 8005ace:	d10e      	bne.n	8005aee <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	68db      	ldr	r3, [r3, #12]
 8005ad6:	f003 0301 	and.w	r3, r3, #1
 8005ada:	2b01      	cmp	r3, #1
 8005adc:	d107      	bne.n	8005aee <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f06f 0201 	mvn.w	r2, #1
 8005ae6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005ae8:	6878      	ldr	r0, [r7, #4]
 8005aea:	f7fc fc8b 	bl	8002404 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	691b      	ldr	r3, [r3, #16]
 8005af4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005af8:	2b80      	cmp	r3, #128	@ 0x80
 8005afa:	d10e      	bne.n	8005b1a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	68db      	ldr	r3, [r3, #12]
 8005b02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b06:	2b80      	cmp	r3, #128	@ 0x80
 8005b08:	d107      	bne.n	8005b1a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005b12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005b14:	6878      	ldr	r0, [r7, #4]
 8005b16:	f000 fd53 	bl	80065c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	691b      	ldr	r3, [r3, #16]
 8005b20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b24:	2b40      	cmp	r3, #64	@ 0x40
 8005b26:	d10e      	bne.n	8005b46 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	68db      	ldr	r3, [r3, #12]
 8005b2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b32:	2b40      	cmp	r3, #64	@ 0x40
 8005b34:	d107      	bne.n	8005b46 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005b3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005b40:	6878      	ldr	r0, [r7, #4]
 8005b42:	f000 f9c2 	bl	8005eca <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	691b      	ldr	r3, [r3, #16]
 8005b4c:	f003 0320 	and.w	r3, r3, #32
 8005b50:	2b20      	cmp	r3, #32
 8005b52:	d10e      	bne.n	8005b72 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	68db      	ldr	r3, [r3, #12]
 8005b5a:	f003 0320 	and.w	r3, r3, #32
 8005b5e:	2b20      	cmp	r3, #32
 8005b60:	d107      	bne.n	8005b72 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f06f 0220 	mvn.w	r2, #32
 8005b6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005b6c:	6878      	ldr	r0, [r7, #4]
 8005b6e:	f000 fd1d 	bl	80065ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005b72:	bf00      	nop
 8005b74:	3708      	adds	r7, #8
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}
	...

08005b7c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b086      	sub	sp, #24
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	60f8      	str	r0, [r7, #12]
 8005b84:	60b9      	str	r1, [r7, #8]
 8005b86:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b92:	2b01      	cmp	r3, #1
 8005b94:	d101      	bne.n	8005b9a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005b96:	2302      	movs	r3, #2
 8005b98:	e0ae      	b.n	8005cf8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	2201      	movs	r2, #1
 8005b9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2b0c      	cmp	r3, #12
 8005ba6:	f200 809f 	bhi.w	8005ce8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005baa:	a201      	add	r2, pc, #4	@ (adr r2, 8005bb0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005bac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bb0:	08005be5 	.word	0x08005be5
 8005bb4:	08005ce9 	.word	0x08005ce9
 8005bb8:	08005ce9 	.word	0x08005ce9
 8005bbc:	08005ce9 	.word	0x08005ce9
 8005bc0:	08005c25 	.word	0x08005c25
 8005bc4:	08005ce9 	.word	0x08005ce9
 8005bc8:	08005ce9 	.word	0x08005ce9
 8005bcc:	08005ce9 	.word	0x08005ce9
 8005bd0:	08005c67 	.word	0x08005c67
 8005bd4:	08005ce9 	.word	0x08005ce9
 8005bd8:	08005ce9 	.word	0x08005ce9
 8005bdc:	08005ce9 	.word	0x08005ce9
 8005be0:	08005ca7 	.word	0x08005ca7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	68b9      	ldr	r1, [r7, #8]
 8005bea:	4618      	mov	r0, r3
 8005bec:	f000 fa18 	bl	8006020 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	699a      	ldr	r2, [r3, #24]
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f042 0208 	orr.w	r2, r2, #8
 8005bfe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	699a      	ldr	r2, [r3, #24]
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f022 0204 	bic.w	r2, r2, #4
 8005c0e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	6999      	ldr	r1, [r3, #24]
 8005c16:	68bb      	ldr	r3, [r7, #8]
 8005c18:	691a      	ldr	r2, [r3, #16]
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	430a      	orrs	r2, r1
 8005c20:	619a      	str	r2, [r3, #24]
      break;
 8005c22:	e064      	b.n	8005cee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	68b9      	ldr	r1, [r7, #8]
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	f000 fa68 	bl	8006100 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	699a      	ldr	r2, [r3, #24]
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c3e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	699a      	ldr	r2, [r3, #24]
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c4e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	6999      	ldr	r1, [r3, #24]
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	691b      	ldr	r3, [r3, #16]
 8005c5a:	021a      	lsls	r2, r3, #8
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	430a      	orrs	r2, r1
 8005c62:	619a      	str	r2, [r3, #24]
      break;
 8005c64:	e043      	b.n	8005cee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	68b9      	ldr	r1, [r7, #8]
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	f000 fabd 	bl	80061ec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	69da      	ldr	r2, [r3, #28]
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f042 0208 	orr.w	r2, r2, #8
 8005c80:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	69da      	ldr	r2, [r3, #28]
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f022 0204 	bic.w	r2, r2, #4
 8005c90:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	69d9      	ldr	r1, [r3, #28]
 8005c98:	68bb      	ldr	r3, [r7, #8]
 8005c9a:	691a      	ldr	r2, [r3, #16]
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	430a      	orrs	r2, r1
 8005ca2:	61da      	str	r2, [r3, #28]
      break;
 8005ca4:	e023      	b.n	8005cee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	68b9      	ldr	r1, [r7, #8]
 8005cac:	4618      	mov	r0, r3
 8005cae:	f000 fb11 	bl	80062d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	69da      	ldr	r2, [r3, #28]
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005cc0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	69da      	ldr	r2, [r3, #28]
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005cd0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	69d9      	ldr	r1, [r3, #28]
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	691b      	ldr	r3, [r3, #16]
 8005cdc:	021a      	lsls	r2, r3, #8
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	430a      	orrs	r2, r1
 8005ce4:	61da      	str	r2, [r3, #28]
      break;
 8005ce6:	e002      	b.n	8005cee <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005ce8:	2301      	movs	r3, #1
 8005cea:	75fb      	strb	r3, [r7, #23]
      break;
 8005cec:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005cf6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	3718      	adds	r7, #24
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	bd80      	pop	{r7, pc}

08005d00 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b084      	sub	sp, #16
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
 8005d08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d14:	2b01      	cmp	r3, #1
 8005d16:	d101      	bne.n	8005d1c <HAL_TIM_ConfigClockSource+0x1c>
 8005d18:	2302      	movs	r3, #2
 8005d1a:	e0b4      	b.n	8005e86 <HAL_TIM_ConfigClockSource+0x186>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2201      	movs	r2, #1
 8005d20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2202      	movs	r2, #2
 8005d28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	689b      	ldr	r3, [r3, #8]
 8005d32:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005d34:	68bb      	ldr	r3, [r7, #8]
 8005d36:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005d3a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d3c:	68bb      	ldr	r3, [r7, #8]
 8005d3e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005d42:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	68ba      	ldr	r2, [r7, #8]
 8005d4a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d54:	d03e      	beq.n	8005dd4 <HAL_TIM_ConfigClockSource+0xd4>
 8005d56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d5a:	f200 8087 	bhi.w	8005e6c <HAL_TIM_ConfigClockSource+0x16c>
 8005d5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d62:	f000 8086 	beq.w	8005e72 <HAL_TIM_ConfigClockSource+0x172>
 8005d66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d6a:	d87f      	bhi.n	8005e6c <HAL_TIM_ConfigClockSource+0x16c>
 8005d6c:	2b70      	cmp	r3, #112	@ 0x70
 8005d6e:	d01a      	beq.n	8005da6 <HAL_TIM_ConfigClockSource+0xa6>
 8005d70:	2b70      	cmp	r3, #112	@ 0x70
 8005d72:	d87b      	bhi.n	8005e6c <HAL_TIM_ConfigClockSource+0x16c>
 8005d74:	2b60      	cmp	r3, #96	@ 0x60
 8005d76:	d050      	beq.n	8005e1a <HAL_TIM_ConfigClockSource+0x11a>
 8005d78:	2b60      	cmp	r3, #96	@ 0x60
 8005d7a:	d877      	bhi.n	8005e6c <HAL_TIM_ConfigClockSource+0x16c>
 8005d7c:	2b50      	cmp	r3, #80	@ 0x50
 8005d7e:	d03c      	beq.n	8005dfa <HAL_TIM_ConfigClockSource+0xfa>
 8005d80:	2b50      	cmp	r3, #80	@ 0x50
 8005d82:	d873      	bhi.n	8005e6c <HAL_TIM_ConfigClockSource+0x16c>
 8005d84:	2b40      	cmp	r3, #64	@ 0x40
 8005d86:	d058      	beq.n	8005e3a <HAL_TIM_ConfigClockSource+0x13a>
 8005d88:	2b40      	cmp	r3, #64	@ 0x40
 8005d8a:	d86f      	bhi.n	8005e6c <HAL_TIM_ConfigClockSource+0x16c>
 8005d8c:	2b30      	cmp	r3, #48	@ 0x30
 8005d8e:	d064      	beq.n	8005e5a <HAL_TIM_ConfigClockSource+0x15a>
 8005d90:	2b30      	cmp	r3, #48	@ 0x30
 8005d92:	d86b      	bhi.n	8005e6c <HAL_TIM_ConfigClockSource+0x16c>
 8005d94:	2b20      	cmp	r3, #32
 8005d96:	d060      	beq.n	8005e5a <HAL_TIM_ConfigClockSource+0x15a>
 8005d98:	2b20      	cmp	r3, #32
 8005d9a:	d867      	bhi.n	8005e6c <HAL_TIM_ConfigClockSource+0x16c>
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d05c      	beq.n	8005e5a <HAL_TIM_ConfigClockSource+0x15a>
 8005da0:	2b10      	cmp	r3, #16
 8005da2:	d05a      	beq.n	8005e5a <HAL_TIM_ConfigClockSource+0x15a>
 8005da4:	e062      	b.n	8005e6c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6818      	ldr	r0, [r3, #0]
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	6899      	ldr	r1, [r3, #8]
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	685a      	ldr	r2, [r3, #4]
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	68db      	ldr	r3, [r3, #12]
 8005db6:	f000 fb5d 	bl	8006474 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	689b      	ldr	r3, [r3, #8]
 8005dc0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005dc8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	68ba      	ldr	r2, [r7, #8]
 8005dd0:	609a      	str	r2, [r3, #8]
      break;
 8005dd2:	e04f      	b.n	8005e74 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6818      	ldr	r0, [r3, #0]
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	6899      	ldr	r1, [r3, #8]
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	685a      	ldr	r2, [r3, #4]
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	68db      	ldr	r3, [r3, #12]
 8005de4:	f000 fb46 	bl	8006474 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	689a      	ldr	r2, [r3, #8]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005df6:	609a      	str	r2, [r3, #8]
      break;
 8005df8:	e03c      	b.n	8005e74 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6818      	ldr	r0, [r3, #0]
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	6859      	ldr	r1, [r3, #4]
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	68db      	ldr	r3, [r3, #12]
 8005e06:	461a      	mov	r2, r3
 8005e08:	f000 faba 	bl	8006380 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	2150      	movs	r1, #80	@ 0x50
 8005e12:	4618      	mov	r0, r3
 8005e14:	f000 fb13 	bl	800643e <TIM_ITRx_SetConfig>
      break;
 8005e18:	e02c      	b.n	8005e74 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6818      	ldr	r0, [r3, #0]
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	6859      	ldr	r1, [r3, #4]
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	68db      	ldr	r3, [r3, #12]
 8005e26:	461a      	mov	r2, r3
 8005e28:	f000 fad9 	bl	80063de <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	2160      	movs	r1, #96	@ 0x60
 8005e32:	4618      	mov	r0, r3
 8005e34:	f000 fb03 	bl	800643e <TIM_ITRx_SetConfig>
      break;
 8005e38:	e01c      	b.n	8005e74 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6818      	ldr	r0, [r3, #0]
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	6859      	ldr	r1, [r3, #4]
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	68db      	ldr	r3, [r3, #12]
 8005e46:	461a      	mov	r2, r3
 8005e48:	f000 fa9a 	bl	8006380 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	2140      	movs	r1, #64	@ 0x40
 8005e52:	4618      	mov	r0, r3
 8005e54:	f000 faf3 	bl	800643e <TIM_ITRx_SetConfig>
      break;
 8005e58:	e00c      	b.n	8005e74 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681a      	ldr	r2, [r3, #0]
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4619      	mov	r1, r3
 8005e64:	4610      	mov	r0, r2
 8005e66:	f000 faea 	bl	800643e <TIM_ITRx_SetConfig>
      break;
 8005e6a:	e003      	b.n	8005e74 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	73fb      	strb	r3, [r7, #15]
      break;
 8005e70:	e000      	b.n	8005e74 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005e72:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2201      	movs	r2, #1
 8005e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2200      	movs	r2, #0
 8005e80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005e84:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	3710      	adds	r7, #16
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	bd80      	pop	{r7, pc}

08005e8e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e8e:	b480      	push	{r7}
 8005e90:	b083      	sub	sp, #12
 8005e92:	af00      	add	r7, sp, #0
 8005e94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005e96:	bf00      	nop
 8005e98:	370c      	adds	r7, #12
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea0:	4770      	bx	lr

08005ea2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005ea2:	b480      	push	{r7}
 8005ea4:	b083      	sub	sp, #12
 8005ea6:	af00      	add	r7, sp, #0
 8005ea8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005eaa:	bf00      	nop
 8005eac:	370c      	adds	r7, #12
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb4:	4770      	bx	lr

08005eb6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005eb6:	b480      	push	{r7}
 8005eb8:	b083      	sub	sp, #12
 8005eba:	af00      	add	r7, sp, #0
 8005ebc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005ebe:	bf00      	nop
 8005ec0:	370c      	adds	r7, #12
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec8:	4770      	bx	lr

08005eca <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005eca:	b480      	push	{r7}
 8005ecc:	b083      	sub	sp, #12
 8005ece:	af00      	add	r7, sp, #0
 8005ed0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005ed2:	bf00      	nop
 8005ed4:	370c      	adds	r7, #12
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005edc:	4770      	bx	lr
	...

08005ee0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005ee0:	b480      	push	{r7}
 8005ee2:	b085      	sub	sp, #20
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
 8005ee8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	4a40      	ldr	r2, [pc, #256]	@ (8005ff4 <TIM_Base_SetConfig+0x114>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d013      	beq.n	8005f20 <TIM_Base_SetConfig+0x40>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005efe:	d00f      	beq.n	8005f20 <TIM_Base_SetConfig+0x40>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	4a3d      	ldr	r2, [pc, #244]	@ (8005ff8 <TIM_Base_SetConfig+0x118>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d00b      	beq.n	8005f20 <TIM_Base_SetConfig+0x40>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	4a3c      	ldr	r2, [pc, #240]	@ (8005ffc <TIM_Base_SetConfig+0x11c>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d007      	beq.n	8005f20 <TIM_Base_SetConfig+0x40>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	4a3b      	ldr	r2, [pc, #236]	@ (8006000 <TIM_Base_SetConfig+0x120>)
 8005f14:	4293      	cmp	r3, r2
 8005f16:	d003      	beq.n	8005f20 <TIM_Base_SetConfig+0x40>
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	4a3a      	ldr	r2, [pc, #232]	@ (8006004 <TIM_Base_SetConfig+0x124>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d108      	bne.n	8005f32 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	685b      	ldr	r3, [r3, #4]
 8005f2c:	68fa      	ldr	r2, [r7, #12]
 8005f2e:	4313      	orrs	r3, r2
 8005f30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	4a2f      	ldr	r2, [pc, #188]	@ (8005ff4 <TIM_Base_SetConfig+0x114>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d02b      	beq.n	8005f92 <TIM_Base_SetConfig+0xb2>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f40:	d027      	beq.n	8005f92 <TIM_Base_SetConfig+0xb2>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	4a2c      	ldr	r2, [pc, #176]	@ (8005ff8 <TIM_Base_SetConfig+0x118>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d023      	beq.n	8005f92 <TIM_Base_SetConfig+0xb2>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	4a2b      	ldr	r2, [pc, #172]	@ (8005ffc <TIM_Base_SetConfig+0x11c>)
 8005f4e:	4293      	cmp	r3, r2
 8005f50:	d01f      	beq.n	8005f92 <TIM_Base_SetConfig+0xb2>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	4a2a      	ldr	r2, [pc, #168]	@ (8006000 <TIM_Base_SetConfig+0x120>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d01b      	beq.n	8005f92 <TIM_Base_SetConfig+0xb2>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	4a29      	ldr	r2, [pc, #164]	@ (8006004 <TIM_Base_SetConfig+0x124>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d017      	beq.n	8005f92 <TIM_Base_SetConfig+0xb2>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	4a28      	ldr	r2, [pc, #160]	@ (8006008 <TIM_Base_SetConfig+0x128>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d013      	beq.n	8005f92 <TIM_Base_SetConfig+0xb2>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	4a27      	ldr	r2, [pc, #156]	@ (800600c <TIM_Base_SetConfig+0x12c>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d00f      	beq.n	8005f92 <TIM_Base_SetConfig+0xb2>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	4a26      	ldr	r2, [pc, #152]	@ (8006010 <TIM_Base_SetConfig+0x130>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d00b      	beq.n	8005f92 <TIM_Base_SetConfig+0xb2>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	4a25      	ldr	r2, [pc, #148]	@ (8006014 <TIM_Base_SetConfig+0x134>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d007      	beq.n	8005f92 <TIM_Base_SetConfig+0xb2>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	4a24      	ldr	r2, [pc, #144]	@ (8006018 <TIM_Base_SetConfig+0x138>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d003      	beq.n	8005f92 <TIM_Base_SetConfig+0xb2>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	4a23      	ldr	r2, [pc, #140]	@ (800601c <TIM_Base_SetConfig+0x13c>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d108      	bne.n	8005fa4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f98:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	68db      	ldr	r3, [r3, #12]
 8005f9e:	68fa      	ldr	r2, [r7, #12]
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	695b      	ldr	r3, [r3, #20]
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	68fa      	ldr	r2, [r7, #12]
 8005fb6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	689a      	ldr	r2, [r3, #8]
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	681a      	ldr	r2, [r3, #0]
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	4a0a      	ldr	r2, [pc, #40]	@ (8005ff4 <TIM_Base_SetConfig+0x114>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d003      	beq.n	8005fd8 <TIM_Base_SetConfig+0xf8>
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	4a0c      	ldr	r2, [pc, #48]	@ (8006004 <TIM_Base_SetConfig+0x124>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d103      	bne.n	8005fe0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	691a      	ldr	r2, [r3, #16]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	615a      	str	r2, [r3, #20]
}
 8005fe6:	bf00      	nop
 8005fe8:	3714      	adds	r7, #20
 8005fea:	46bd      	mov	sp, r7
 8005fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff0:	4770      	bx	lr
 8005ff2:	bf00      	nop
 8005ff4:	40010000 	.word	0x40010000
 8005ff8:	40000400 	.word	0x40000400
 8005ffc:	40000800 	.word	0x40000800
 8006000:	40000c00 	.word	0x40000c00
 8006004:	40010400 	.word	0x40010400
 8006008:	40014000 	.word	0x40014000
 800600c:	40014400 	.word	0x40014400
 8006010:	40014800 	.word	0x40014800
 8006014:	40001800 	.word	0x40001800
 8006018:	40001c00 	.word	0x40001c00
 800601c:	40002000 	.word	0x40002000

08006020 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006020:	b480      	push	{r7}
 8006022:	b087      	sub	sp, #28
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
 8006028:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6a1b      	ldr	r3, [r3, #32]
 800602e:	f023 0201 	bic.w	r2, r3, #1
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6a1b      	ldr	r3, [r3, #32]
 800603a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	685b      	ldr	r3, [r3, #4]
 8006040:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	699b      	ldr	r3, [r3, #24]
 8006046:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800604e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	f023 0303 	bic.w	r3, r3, #3
 8006056:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	68fa      	ldr	r2, [r7, #12]
 800605e:	4313      	orrs	r3, r2
 8006060:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006062:	697b      	ldr	r3, [r7, #20]
 8006064:	f023 0302 	bic.w	r3, r3, #2
 8006068:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	689b      	ldr	r3, [r3, #8]
 800606e:	697a      	ldr	r2, [r7, #20]
 8006070:	4313      	orrs	r3, r2
 8006072:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	4a20      	ldr	r2, [pc, #128]	@ (80060f8 <TIM_OC1_SetConfig+0xd8>)
 8006078:	4293      	cmp	r3, r2
 800607a:	d003      	beq.n	8006084 <TIM_OC1_SetConfig+0x64>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	4a1f      	ldr	r2, [pc, #124]	@ (80060fc <TIM_OC1_SetConfig+0xdc>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d10c      	bne.n	800609e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006084:	697b      	ldr	r3, [r7, #20]
 8006086:	f023 0308 	bic.w	r3, r3, #8
 800608a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	68db      	ldr	r3, [r3, #12]
 8006090:	697a      	ldr	r2, [r7, #20]
 8006092:	4313      	orrs	r3, r2
 8006094:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	f023 0304 	bic.w	r3, r3, #4
 800609c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	4a15      	ldr	r2, [pc, #84]	@ (80060f8 <TIM_OC1_SetConfig+0xd8>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d003      	beq.n	80060ae <TIM_OC1_SetConfig+0x8e>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	4a14      	ldr	r2, [pc, #80]	@ (80060fc <TIM_OC1_SetConfig+0xdc>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d111      	bne.n	80060d2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80060ae:	693b      	ldr	r3, [r7, #16]
 80060b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80060b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80060b6:	693b      	ldr	r3, [r7, #16]
 80060b8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80060bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	695b      	ldr	r3, [r3, #20]
 80060c2:	693a      	ldr	r2, [r7, #16]
 80060c4:	4313      	orrs	r3, r2
 80060c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	699b      	ldr	r3, [r3, #24]
 80060cc:	693a      	ldr	r2, [r7, #16]
 80060ce:	4313      	orrs	r3, r2
 80060d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	693a      	ldr	r2, [r7, #16]
 80060d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	68fa      	ldr	r2, [r7, #12]
 80060dc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	685a      	ldr	r2, [r3, #4]
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	697a      	ldr	r2, [r7, #20]
 80060ea:	621a      	str	r2, [r3, #32]
}
 80060ec:	bf00      	nop
 80060ee:	371c      	adds	r7, #28
 80060f0:	46bd      	mov	sp, r7
 80060f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f6:	4770      	bx	lr
 80060f8:	40010000 	.word	0x40010000
 80060fc:	40010400 	.word	0x40010400

08006100 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006100:	b480      	push	{r7}
 8006102:	b087      	sub	sp, #28
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
 8006108:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6a1b      	ldr	r3, [r3, #32]
 800610e:	f023 0210 	bic.w	r2, r3, #16
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6a1b      	ldr	r3, [r3, #32]
 800611a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	685b      	ldr	r3, [r3, #4]
 8006120:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	699b      	ldr	r3, [r3, #24]
 8006126:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800612e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006136:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	021b      	lsls	r3, r3, #8
 800613e:	68fa      	ldr	r2, [r7, #12]
 8006140:	4313      	orrs	r3, r2
 8006142:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	f023 0320 	bic.w	r3, r3, #32
 800614a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	689b      	ldr	r3, [r3, #8]
 8006150:	011b      	lsls	r3, r3, #4
 8006152:	697a      	ldr	r2, [r7, #20]
 8006154:	4313      	orrs	r3, r2
 8006156:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	4a22      	ldr	r2, [pc, #136]	@ (80061e4 <TIM_OC2_SetConfig+0xe4>)
 800615c:	4293      	cmp	r3, r2
 800615e:	d003      	beq.n	8006168 <TIM_OC2_SetConfig+0x68>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	4a21      	ldr	r2, [pc, #132]	@ (80061e8 <TIM_OC2_SetConfig+0xe8>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d10d      	bne.n	8006184 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800616e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	68db      	ldr	r3, [r3, #12]
 8006174:	011b      	lsls	r3, r3, #4
 8006176:	697a      	ldr	r2, [r7, #20]
 8006178:	4313      	orrs	r3, r2
 800617a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800617c:	697b      	ldr	r3, [r7, #20]
 800617e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006182:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	4a17      	ldr	r2, [pc, #92]	@ (80061e4 <TIM_OC2_SetConfig+0xe4>)
 8006188:	4293      	cmp	r3, r2
 800618a:	d003      	beq.n	8006194 <TIM_OC2_SetConfig+0x94>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	4a16      	ldr	r2, [pc, #88]	@ (80061e8 <TIM_OC2_SetConfig+0xe8>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d113      	bne.n	80061bc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006194:	693b      	ldr	r3, [r7, #16]
 8006196:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800619a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800619c:	693b      	ldr	r3, [r7, #16]
 800619e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80061a2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	695b      	ldr	r3, [r3, #20]
 80061a8:	009b      	lsls	r3, r3, #2
 80061aa:	693a      	ldr	r2, [r7, #16]
 80061ac:	4313      	orrs	r3, r2
 80061ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	699b      	ldr	r3, [r3, #24]
 80061b4:	009b      	lsls	r3, r3, #2
 80061b6:	693a      	ldr	r2, [r7, #16]
 80061b8:	4313      	orrs	r3, r2
 80061ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	693a      	ldr	r2, [r7, #16]
 80061c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	68fa      	ldr	r2, [r7, #12]
 80061c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	685a      	ldr	r2, [r3, #4]
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	697a      	ldr	r2, [r7, #20]
 80061d4:	621a      	str	r2, [r3, #32]
}
 80061d6:	bf00      	nop
 80061d8:	371c      	adds	r7, #28
 80061da:	46bd      	mov	sp, r7
 80061dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e0:	4770      	bx	lr
 80061e2:	bf00      	nop
 80061e4:	40010000 	.word	0x40010000
 80061e8:	40010400 	.word	0x40010400

080061ec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80061ec:	b480      	push	{r7}
 80061ee:	b087      	sub	sp, #28
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
 80061f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6a1b      	ldr	r3, [r3, #32]
 80061fa:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6a1b      	ldr	r3, [r3, #32]
 8006206:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	685b      	ldr	r3, [r3, #4]
 800620c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	69db      	ldr	r3, [r3, #28]
 8006212:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800621a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	f023 0303 	bic.w	r3, r3, #3
 8006222:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	68fa      	ldr	r2, [r7, #12]
 800622a:	4313      	orrs	r3, r2
 800622c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006234:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	689b      	ldr	r3, [r3, #8]
 800623a:	021b      	lsls	r3, r3, #8
 800623c:	697a      	ldr	r2, [r7, #20]
 800623e:	4313      	orrs	r3, r2
 8006240:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	4a21      	ldr	r2, [pc, #132]	@ (80062cc <TIM_OC3_SetConfig+0xe0>)
 8006246:	4293      	cmp	r3, r2
 8006248:	d003      	beq.n	8006252 <TIM_OC3_SetConfig+0x66>
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	4a20      	ldr	r2, [pc, #128]	@ (80062d0 <TIM_OC3_SetConfig+0xe4>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d10d      	bne.n	800626e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006252:	697b      	ldr	r3, [r7, #20]
 8006254:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006258:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	68db      	ldr	r3, [r3, #12]
 800625e:	021b      	lsls	r3, r3, #8
 8006260:	697a      	ldr	r2, [r7, #20]
 8006262:	4313      	orrs	r3, r2
 8006264:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006266:	697b      	ldr	r3, [r7, #20]
 8006268:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800626c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	4a16      	ldr	r2, [pc, #88]	@ (80062cc <TIM_OC3_SetConfig+0xe0>)
 8006272:	4293      	cmp	r3, r2
 8006274:	d003      	beq.n	800627e <TIM_OC3_SetConfig+0x92>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	4a15      	ldr	r2, [pc, #84]	@ (80062d0 <TIM_OC3_SetConfig+0xe4>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d113      	bne.n	80062a6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800627e:	693b      	ldr	r3, [r7, #16]
 8006280:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006284:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006286:	693b      	ldr	r3, [r7, #16]
 8006288:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800628c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	695b      	ldr	r3, [r3, #20]
 8006292:	011b      	lsls	r3, r3, #4
 8006294:	693a      	ldr	r2, [r7, #16]
 8006296:	4313      	orrs	r3, r2
 8006298:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	699b      	ldr	r3, [r3, #24]
 800629e:	011b      	lsls	r3, r3, #4
 80062a0:	693a      	ldr	r2, [r7, #16]
 80062a2:	4313      	orrs	r3, r2
 80062a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	693a      	ldr	r2, [r7, #16]
 80062aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	68fa      	ldr	r2, [r7, #12]
 80062b0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	685a      	ldr	r2, [r3, #4]
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	697a      	ldr	r2, [r7, #20]
 80062be:	621a      	str	r2, [r3, #32]
}
 80062c0:	bf00      	nop
 80062c2:	371c      	adds	r7, #28
 80062c4:	46bd      	mov	sp, r7
 80062c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ca:	4770      	bx	lr
 80062cc:	40010000 	.word	0x40010000
 80062d0:	40010400 	.word	0x40010400

080062d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80062d4:	b480      	push	{r7}
 80062d6:	b087      	sub	sp, #28
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
 80062dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6a1b      	ldr	r3, [r3, #32]
 80062e2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6a1b      	ldr	r3, [r3, #32]
 80062ee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	685b      	ldr	r3, [r3, #4]
 80062f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	69db      	ldr	r3, [r3, #28]
 80062fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006302:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800630a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	021b      	lsls	r3, r3, #8
 8006312:	68fa      	ldr	r2, [r7, #12]
 8006314:	4313      	orrs	r3, r2
 8006316:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006318:	693b      	ldr	r3, [r7, #16]
 800631a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800631e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	689b      	ldr	r3, [r3, #8]
 8006324:	031b      	lsls	r3, r3, #12
 8006326:	693a      	ldr	r2, [r7, #16]
 8006328:	4313      	orrs	r3, r2
 800632a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	4a12      	ldr	r2, [pc, #72]	@ (8006378 <TIM_OC4_SetConfig+0xa4>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d003      	beq.n	800633c <TIM_OC4_SetConfig+0x68>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	4a11      	ldr	r2, [pc, #68]	@ (800637c <TIM_OC4_SetConfig+0xa8>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d109      	bne.n	8006350 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800633c:	697b      	ldr	r3, [r7, #20]
 800633e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006342:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	695b      	ldr	r3, [r3, #20]
 8006348:	019b      	lsls	r3, r3, #6
 800634a:	697a      	ldr	r2, [r7, #20]
 800634c:	4313      	orrs	r3, r2
 800634e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	697a      	ldr	r2, [r7, #20]
 8006354:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	68fa      	ldr	r2, [r7, #12]
 800635a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	685a      	ldr	r2, [r3, #4]
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	693a      	ldr	r2, [r7, #16]
 8006368:	621a      	str	r2, [r3, #32]
}
 800636a:	bf00      	nop
 800636c:	371c      	adds	r7, #28
 800636e:	46bd      	mov	sp, r7
 8006370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006374:	4770      	bx	lr
 8006376:	bf00      	nop
 8006378:	40010000 	.word	0x40010000
 800637c:	40010400 	.word	0x40010400

08006380 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006380:	b480      	push	{r7}
 8006382:	b087      	sub	sp, #28
 8006384:	af00      	add	r7, sp, #0
 8006386:	60f8      	str	r0, [r7, #12]
 8006388:	60b9      	str	r1, [r7, #8]
 800638a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	6a1b      	ldr	r3, [r3, #32]
 8006390:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	6a1b      	ldr	r3, [r3, #32]
 8006396:	f023 0201 	bic.w	r2, r3, #1
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	699b      	ldr	r3, [r3, #24]
 80063a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80063a4:	693b      	ldr	r3, [r7, #16]
 80063a6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80063aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	011b      	lsls	r3, r3, #4
 80063b0:	693a      	ldr	r2, [r7, #16]
 80063b2:	4313      	orrs	r3, r2
 80063b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80063b6:	697b      	ldr	r3, [r7, #20]
 80063b8:	f023 030a 	bic.w	r3, r3, #10
 80063bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80063be:	697a      	ldr	r2, [r7, #20]
 80063c0:	68bb      	ldr	r3, [r7, #8]
 80063c2:	4313      	orrs	r3, r2
 80063c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	693a      	ldr	r2, [r7, #16]
 80063ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	697a      	ldr	r2, [r7, #20]
 80063d0:	621a      	str	r2, [r3, #32]
}
 80063d2:	bf00      	nop
 80063d4:	371c      	adds	r7, #28
 80063d6:	46bd      	mov	sp, r7
 80063d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063dc:	4770      	bx	lr

080063de <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80063de:	b480      	push	{r7}
 80063e0:	b087      	sub	sp, #28
 80063e2:	af00      	add	r7, sp, #0
 80063e4:	60f8      	str	r0, [r7, #12]
 80063e6:	60b9      	str	r1, [r7, #8]
 80063e8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	6a1b      	ldr	r3, [r3, #32]
 80063ee:	f023 0210 	bic.w	r2, r3, #16
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	699b      	ldr	r3, [r3, #24]
 80063fa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	6a1b      	ldr	r3, [r3, #32]
 8006400:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006402:	697b      	ldr	r3, [r7, #20]
 8006404:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006408:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	031b      	lsls	r3, r3, #12
 800640e:	697a      	ldr	r2, [r7, #20]
 8006410:	4313      	orrs	r3, r2
 8006412:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006414:	693b      	ldr	r3, [r7, #16]
 8006416:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800641a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800641c:	68bb      	ldr	r3, [r7, #8]
 800641e:	011b      	lsls	r3, r3, #4
 8006420:	693a      	ldr	r2, [r7, #16]
 8006422:	4313      	orrs	r3, r2
 8006424:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	697a      	ldr	r2, [r7, #20]
 800642a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	693a      	ldr	r2, [r7, #16]
 8006430:	621a      	str	r2, [r3, #32]
}
 8006432:	bf00      	nop
 8006434:	371c      	adds	r7, #28
 8006436:	46bd      	mov	sp, r7
 8006438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643c:	4770      	bx	lr

0800643e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800643e:	b480      	push	{r7}
 8006440:	b085      	sub	sp, #20
 8006442:	af00      	add	r7, sp, #0
 8006444:	6078      	str	r0, [r7, #4]
 8006446:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	689b      	ldr	r3, [r3, #8]
 800644c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006454:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006456:	683a      	ldr	r2, [r7, #0]
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	4313      	orrs	r3, r2
 800645c:	f043 0307 	orr.w	r3, r3, #7
 8006460:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	68fa      	ldr	r2, [r7, #12]
 8006466:	609a      	str	r2, [r3, #8]
}
 8006468:	bf00      	nop
 800646a:	3714      	adds	r7, #20
 800646c:	46bd      	mov	sp, r7
 800646e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006472:	4770      	bx	lr

08006474 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006474:	b480      	push	{r7}
 8006476:	b087      	sub	sp, #28
 8006478:	af00      	add	r7, sp, #0
 800647a:	60f8      	str	r0, [r7, #12]
 800647c:	60b9      	str	r1, [r7, #8]
 800647e:	607a      	str	r2, [r7, #4]
 8006480:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	689b      	ldr	r3, [r3, #8]
 8006486:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006488:	697b      	ldr	r3, [r7, #20]
 800648a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800648e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	021a      	lsls	r2, r3, #8
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	431a      	orrs	r2, r3
 8006498:	68bb      	ldr	r3, [r7, #8]
 800649a:	4313      	orrs	r3, r2
 800649c:	697a      	ldr	r2, [r7, #20]
 800649e:	4313      	orrs	r3, r2
 80064a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	697a      	ldr	r2, [r7, #20]
 80064a6:	609a      	str	r2, [r3, #8]
}
 80064a8:	bf00      	nop
 80064aa:	371c      	adds	r7, #28
 80064ac:	46bd      	mov	sp, r7
 80064ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b2:	4770      	bx	lr

080064b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80064b4:	b480      	push	{r7}
 80064b6:	b085      	sub	sp, #20
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
 80064bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80064c4:	2b01      	cmp	r3, #1
 80064c6:	d101      	bne.n	80064cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80064c8:	2302      	movs	r3, #2
 80064ca:	e05a      	b.n	8006582 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2201      	movs	r2, #1
 80064d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2202      	movs	r2, #2
 80064d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	685b      	ldr	r3, [r3, #4]
 80064e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	689b      	ldr	r3, [r3, #8]
 80064ea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	68fa      	ldr	r2, [r7, #12]
 80064fa:	4313      	orrs	r3, r2
 80064fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	68fa      	ldr	r2, [r7, #12]
 8006504:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	4a21      	ldr	r2, [pc, #132]	@ (8006590 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d022      	beq.n	8006556 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006518:	d01d      	beq.n	8006556 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	4a1d      	ldr	r2, [pc, #116]	@ (8006594 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006520:	4293      	cmp	r3, r2
 8006522:	d018      	beq.n	8006556 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	4a1b      	ldr	r2, [pc, #108]	@ (8006598 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d013      	beq.n	8006556 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	4a1a      	ldr	r2, [pc, #104]	@ (800659c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006534:	4293      	cmp	r3, r2
 8006536:	d00e      	beq.n	8006556 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	4a18      	ldr	r2, [pc, #96]	@ (80065a0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800653e:	4293      	cmp	r3, r2
 8006540:	d009      	beq.n	8006556 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	4a17      	ldr	r2, [pc, #92]	@ (80065a4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006548:	4293      	cmp	r3, r2
 800654a:	d004      	beq.n	8006556 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	4a15      	ldr	r2, [pc, #84]	@ (80065a8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d10c      	bne.n	8006570 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006556:	68bb      	ldr	r3, [r7, #8]
 8006558:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800655c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	685b      	ldr	r3, [r3, #4]
 8006562:	68ba      	ldr	r2, [r7, #8]
 8006564:	4313      	orrs	r3, r2
 8006566:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	68ba      	ldr	r2, [r7, #8]
 800656e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2201      	movs	r2, #1
 8006574:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2200      	movs	r2, #0
 800657c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006580:	2300      	movs	r3, #0
}
 8006582:	4618      	mov	r0, r3
 8006584:	3714      	adds	r7, #20
 8006586:	46bd      	mov	sp, r7
 8006588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658c:	4770      	bx	lr
 800658e:	bf00      	nop
 8006590:	40010000 	.word	0x40010000
 8006594:	40000400 	.word	0x40000400
 8006598:	40000800 	.word	0x40000800
 800659c:	40000c00 	.word	0x40000c00
 80065a0:	40010400 	.word	0x40010400
 80065a4:	40014000 	.word	0x40014000
 80065a8:	40001800 	.word	0x40001800

080065ac <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80065ac:	b480      	push	{r7}
 80065ae:	b083      	sub	sp, #12
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80065b4:	bf00      	nop
 80065b6:	370c      	adds	r7, #12
 80065b8:	46bd      	mov	sp, r7
 80065ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065be:	4770      	bx	lr

080065c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80065c0:	b480      	push	{r7}
 80065c2:	b083      	sub	sp, #12
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80065c8:	bf00      	nop
 80065ca:	370c      	adds	r7, #12
 80065cc:	46bd      	mov	sp, r7
 80065ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d2:	4770      	bx	lr

080065d4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b082      	sub	sp, #8
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d101      	bne.n	80065e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80065e2:	2301      	movs	r3, #1
 80065e4:	e03f      	b.n	8006666 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80065ec:	b2db      	uxtb	r3, r3
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d106      	bne.n	8006600 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2200      	movs	r2, #0
 80065f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80065fa:	6878      	ldr	r0, [r7, #4]
 80065fc:	f7fc fc7a 	bl	8002ef4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2224      	movs	r2, #36	@ 0x24
 8006604:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	68da      	ldr	r2, [r3, #12]
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006616:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006618:	6878      	ldr	r0, [r7, #4]
 800661a:	f000 fc7b 	bl	8006f14 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	691a      	ldr	r2, [r3, #16]
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800662c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	695a      	ldr	r2, [r3, #20]
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800663c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	68da      	ldr	r2, [r3, #12]
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800664c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	2200      	movs	r2, #0
 8006652:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2220      	movs	r2, #32
 8006658:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2220      	movs	r2, #32
 8006660:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006664:	2300      	movs	r3, #0
}
 8006666:	4618      	mov	r0, r3
 8006668:	3708      	adds	r7, #8
 800666a:	46bd      	mov	sp, r7
 800666c:	bd80      	pop	{r7, pc}
	...

08006670 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b0ba      	sub	sp, #232	@ 0xe8
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	68db      	ldr	r3, [r3, #12]
 8006688:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	695b      	ldr	r3, [r3, #20]
 8006692:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006696:	2300      	movs	r3, #0
 8006698:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800669c:	2300      	movs	r3, #0
 800669e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80066a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066a6:	f003 030f 	and.w	r3, r3, #15
 80066aa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80066ae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d10f      	bne.n	80066d6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80066b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066ba:	f003 0320 	and.w	r3, r3, #32
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d009      	beq.n	80066d6 <HAL_UART_IRQHandler+0x66>
 80066c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066c6:	f003 0320 	and.w	r3, r3, #32
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d003      	beq.n	80066d6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80066ce:	6878      	ldr	r0, [r7, #4]
 80066d0:	f000 fb65 	bl	8006d9e <UART_Receive_IT>
      return;
 80066d4:	e256      	b.n	8006b84 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80066d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80066da:	2b00      	cmp	r3, #0
 80066dc:	f000 80de 	beq.w	800689c <HAL_UART_IRQHandler+0x22c>
 80066e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80066e4:	f003 0301 	and.w	r3, r3, #1
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d106      	bne.n	80066fa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80066ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066f0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	f000 80d1 	beq.w	800689c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80066fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066fe:	f003 0301 	and.w	r3, r3, #1
 8006702:	2b00      	cmp	r3, #0
 8006704:	d00b      	beq.n	800671e <HAL_UART_IRQHandler+0xae>
 8006706:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800670a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800670e:	2b00      	cmp	r3, #0
 8006710:	d005      	beq.n	800671e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006716:	f043 0201 	orr.w	r2, r3, #1
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800671e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006722:	f003 0304 	and.w	r3, r3, #4
 8006726:	2b00      	cmp	r3, #0
 8006728:	d00b      	beq.n	8006742 <HAL_UART_IRQHandler+0xd2>
 800672a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800672e:	f003 0301 	and.w	r3, r3, #1
 8006732:	2b00      	cmp	r3, #0
 8006734:	d005      	beq.n	8006742 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800673a:	f043 0202 	orr.w	r2, r3, #2
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006742:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006746:	f003 0302 	and.w	r3, r3, #2
 800674a:	2b00      	cmp	r3, #0
 800674c:	d00b      	beq.n	8006766 <HAL_UART_IRQHandler+0xf6>
 800674e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006752:	f003 0301 	and.w	r3, r3, #1
 8006756:	2b00      	cmp	r3, #0
 8006758:	d005      	beq.n	8006766 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800675e:	f043 0204 	orr.w	r2, r3, #4
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006766:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800676a:	f003 0308 	and.w	r3, r3, #8
 800676e:	2b00      	cmp	r3, #0
 8006770:	d011      	beq.n	8006796 <HAL_UART_IRQHandler+0x126>
 8006772:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006776:	f003 0320 	and.w	r3, r3, #32
 800677a:	2b00      	cmp	r3, #0
 800677c:	d105      	bne.n	800678a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800677e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006782:	f003 0301 	and.w	r3, r3, #1
 8006786:	2b00      	cmp	r3, #0
 8006788:	d005      	beq.n	8006796 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800678e:	f043 0208 	orr.w	r2, r3, #8
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800679a:	2b00      	cmp	r3, #0
 800679c:	f000 81ed 	beq.w	8006b7a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80067a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067a4:	f003 0320 	and.w	r3, r3, #32
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d008      	beq.n	80067be <HAL_UART_IRQHandler+0x14e>
 80067ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067b0:	f003 0320 	and.w	r3, r3, #32
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d002      	beq.n	80067be <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80067b8:	6878      	ldr	r0, [r7, #4]
 80067ba:	f000 faf0 	bl	8006d9e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	695b      	ldr	r3, [r3, #20]
 80067c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067c8:	2b40      	cmp	r3, #64	@ 0x40
 80067ca:	bf0c      	ite	eq
 80067cc:	2301      	moveq	r3, #1
 80067ce:	2300      	movne	r3, #0
 80067d0:	b2db      	uxtb	r3, r3
 80067d2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067da:	f003 0308 	and.w	r3, r3, #8
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d103      	bne.n	80067ea <HAL_UART_IRQHandler+0x17a>
 80067e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d04f      	beq.n	800688a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80067ea:	6878      	ldr	r0, [r7, #4]
 80067ec:	f000 f9f8 	bl	8006be0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	695b      	ldr	r3, [r3, #20]
 80067f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067fa:	2b40      	cmp	r3, #64	@ 0x40
 80067fc:	d141      	bne.n	8006882 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	3314      	adds	r3, #20
 8006804:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006808:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800680c:	e853 3f00 	ldrex	r3, [r3]
 8006810:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006814:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006818:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800681c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	3314      	adds	r3, #20
 8006826:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800682a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800682e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006832:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006836:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800683a:	e841 2300 	strex	r3, r2, [r1]
 800683e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006842:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006846:	2b00      	cmp	r3, #0
 8006848:	d1d9      	bne.n	80067fe <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800684e:	2b00      	cmp	r3, #0
 8006850:	d013      	beq.n	800687a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006856:	4a7d      	ldr	r2, [pc, #500]	@ (8006a4c <HAL_UART_IRQHandler+0x3dc>)
 8006858:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800685e:	4618      	mov	r0, r3
 8006860:	f7fc fee8 	bl	8003634 <HAL_DMA_Abort_IT>
 8006864:	4603      	mov	r3, r0
 8006866:	2b00      	cmp	r3, #0
 8006868:	d016      	beq.n	8006898 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800686e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006870:	687a      	ldr	r2, [r7, #4]
 8006872:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006874:	4610      	mov	r0, r2
 8006876:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006878:	e00e      	b.n	8006898 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800687a:	6878      	ldr	r0, [r7, #4]
 800687c:	f000 f99a 	bl	8006bb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006880:	e00a      	b.n	8006898 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006882:	6878      	ldr	r0, [r7, #4]
 8006884:	f000 f996 	bl	8006bb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006888:	e006      	b.n	8006898 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800688a:	6878      	ldr	r0, [r7, #4]
 800688c:	f000 f992 	bl	8006bb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2200      	movs	r2, #0
 8006894:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 8006896:	e170      	b.n	8006b7a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006898:	bf00      	nop
    return;
 800689a:	e16e      	b.n	8006b7a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068a0:	2b01      	cmp	r3, #1
 80068a2:	f040 814a 	bne.w	8006b3a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80068a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068aa:	f003 0310 	and.w	r3, r3, #16
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	f000 8143 	beq.w	8006b3a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80068b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068b8:	f003 0310 	and.w	r3, r3, #16
 80068bc:	2b00      	cmp	r3, #0
 80068be:	f000 813c 	beq.w	8006b3a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80068c2:	2300      	movs	r3, #0
 80068c4:	60bb      	str	r3, [r7, #8]
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	60bb      	str	r3, [r7, #8]
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	685b      	ldr	r3, [r3, #4]
 80068d4:	60bb      	str	r3, [r7, #8]
 80068d6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	695b      	ldr	r3, [r3, #20]
 80068de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068e2:	2b40      	cmp	r3, #64	@ 0x40
 80068e4:	f040 80b4 	bne.w	8006a50 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	685b      	ldr	r3, [r3, #4]
 80068f0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80068f4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	f000 8140 	beq.w	8006b7e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006902:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006906:	429a      	cmp	r2, r3
 8006908:	f080 8139 	bcs.w	8006b7e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006912:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006918:	69db      	ldr	r3, [r3, #28]
 800691a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800691e:	f000 8088 	beq.w	8006a32 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	330c      	adds	r3, #12
 8006928:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800692c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006930:	e853 3f00 	ldrex	r3, [r3]
 8006934:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006938:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800693c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006940:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	330c      	adds	r3, #12
 800694a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800694e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006952:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006956:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800695a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800695e:	e841 2300 	strex	r3, r2, [r1]
 8006962:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006966:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800696a:	2b00      	cmp	r3, #0
 800696c:	d1d9      	bne.n	8006922 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	3314      	adds	r3, #20
 8006974:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006976:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006978:	e853 3f00 	ldrex	r3, [r3]
 800697c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800697e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006980:	f023 0301 	bic.w	r3, r3, #1
 8006984:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	3314      	adds	r3, #20
 800698e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006992:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006996:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006998:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800699a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800699e:	e841 2300 	strex	r3, r2, [r1]
 80069a2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80069a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d1e1      	bne.n	800696e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	3314      	adds	r3, #20
 80069b0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80069b4:	e853 3f00 	ldrex	r3, [r3]
 80069b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80069ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80069bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80069c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	3314      	adds	r3, #20
 80069ca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80069ce:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80069d0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069d2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80069d4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80069d6:	e841 2300 	strex	r3, r2, [r1]
 80069da:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80069dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d1e3      	bne.n	80069aa <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	2220      	movs	r2, #32
 80069e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2200      	movs	r2, #0
 80069ee:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	330c      	adds	r3, #12
 80069f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069fa:	e853 3f00 	ldrex	r3, [r3]
 80069fe:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006a00:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a02:	f023 0310 	bic.w	r3, r3, #16
 8006a06:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	330c      	adds	r3, #12
 8006a10:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006a14:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006a16:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a18:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006a1a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006a1c:	e841 2300 	strex	r3, r2, [r1]
 8006a20:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006a22:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d1e3      	bne.n	80069f0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	f7fc fd91 	bl	8003554 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006a3a:	b29b      	uxth	r3, r3
 8006a3c:	1ad3      	subs	r3, r2, r3
 8006a3e:	b29b      	uxth	r3, r3
 8006a40:	4619      	mov	r1, r3
 8006a42:	6878      	ldr	r0, [r7, #4]
 8006a44:	f000 f8c0 	bl	8006bc8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006a48:	e099      	b.n	8006b7e <HAL_UART_IRQHandler+0x50e>
 8006a4a:	bf00      	nop
 8006a4c:	08006ca7 	.word	0x08006ca7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006a58:	b29b      	uxth	r3, r3
 8006a5a:	1ad3      	subs	r3, r2, r3
 8006a5c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006a64:	b29b      	uxth	r3, r3
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	f000 808b 	beq.w	8006b82 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006a6c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	f000 8086 	beq.w	8006b82 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	330c      	adds	r3, #12
 8006a7c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a80:	e853 3f00 	ldrex	r3, [r3]
 8006a84:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006a86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a88:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a8c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	330c      	adds	r3, #12
 8006a96:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006a9a:	647a      	str	r2, [r7, #68]	@ 0x44
 8006a9c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a9e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006aa0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006aa2:	e841 2300 	strex	r3, r2, [r1]
 8006aa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006aa8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d1e3      	bne.n	8006a76 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	3314      	adds	r3, #20
 8006ab4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ab8:	e853 3f00 	ldrex	r3, [r3]
 8006abc:	623b      	str	r3, [r7, #32]
   return(result);
 8006abe:	6a3b      	ldr	r3, [r7, #32]
 8006ac0:	f023 0301 	bic.w	r3, r3, #1
 8006ac4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	3314      	adds	r3, #20
 8006ace:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006ad2:	633a      	str	r2, [r7, #48]	@ 0x30
 8006ad4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ad6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006ad8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ada:	e841 2300 	strex	r3, r2, [r1]
 8006ade:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006ae0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d1e3      	bne.n	8006aae <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2220      	movs	r2, #32
 8006aea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2200      	movs	r2, #0
 8006af2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	330c      	adds	r3, #12
 8006afa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006afc:	693b      	ldr	r3, [r7, #16]
 8006afe:	e853 3f00 	ldrex	r3, [r3]
 8006b02:	60fb      	str	r3, [r7, #12]
   return(result);
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	f023 0310 	bic.w	r3, r3, #16
 8006b0a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	330c      	adds	r3, #12
 8006b14:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006b18:	61fa      	str	r2, [r7, #28]
 8006b1a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b1c:	69b9      	ldr	r1, [r7, #24]
 8006b1e:	69fa      	ldr	r2, [r7, #28]
 8006b20:	e841 2300 	strex	r3, r2, [r1]
 8006b24:	617b      	str	r3, [r7, #20]
   return(result);
 8006b26:	697b      	ldr	r3, [r7, #20]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d1e3      	bne.n	8006af4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006b2c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006b30:	4619      	mov	r1, r3
 8006b32:	6878      	ldr	r0, [r7, #4]
 8006b34:	f000 f848 	bl	8006bc8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006b38:	e023      	b.n	8006b82 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006b3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d009      	beq.n	8006b5a <HAL_UART_IRQHandler+0x4ea>
 8006b46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d003      	beq.n	8006b5a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006b52:	6878      	ldr	r0, [r7, #4]
 8006b54:	f000 f8bb 	bl	8006cce <UART_Transmit_IT>
    return;
 8006b58:	e014      	b.n	8006b84 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006b5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d00e      	beq.n	8006b84 <HAL_UART_IRQHandler+0x514>
 8006b66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d008      	beq.n	8006b84 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006b72:	6878      	ldr	r0, [r7, #4]
 8006b74:	f000 f8fb 	bl	8006d6e <UART_EndTransmit_IT>
    return;
 8006b78:	e004      	b.n	8006b84 <HAL_UART_IRQHandler+0x514>
    return;
 8006b7a:	bf00      	nop
 8006b7c:	e002      	b.n	8006b84 <HAL_UART_IRQHandler+0x514>
      return;
 8006b7e:	bf00      	nop
 8006b80:	e000      	b.n	8006b84 <HAL_UART_IRQHandler+0x514>
      return;
 8006b82:	bf00      	nop
  }
}
 8006b84:	37e8      	adds	r7, #232	@ 0xe8
 8006b86:	46bd      	mov	sp, r7
 8006b88:	bd80      	pop	{r7, pc}
 8006b8a:	bf00      	nop

08006b8c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006b8c:	b480      	push	{r7}
 8006b8e:	b083      	sub	sp, #12
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006b94:	bf00      	nop
 8006b96:	370c      	adds	r7, #12
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9e:	4770      	bx	lr

08006ba0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006ba0:	b480      	push	{r7}
 8006ba2:	b083      	sub	sp, #12
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006ba8:	bf00      	nop
 8006baa:	370c      	adds	r7, #12
 8006bac:	46bd      	mov	sp, r7
 8006bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb2:	4770      	bx	lr

08006bb4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006bb4:	b480      	push	{r7}
 8006bb6:	b083      	sub	sp, #12
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006bbc:	bf00      	nop
 8006bbe:	370c      	adds	r7, #12
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc6:	4770      	bx	lr

08006bc8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006bc8:	b480      	push	{r7}
 8006bca:	b083      	sub	sp, #12
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
 8006bd0:	460b      	mov	r3, r1
 8006bd2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006bd4:	bf00      	nop
 8006bd6:	370c      	adds	r7, #12
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bde:	4770      	bx	lr

08006be0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006be0:	b480      	push	{r7}
 8006be2:	b095      	sub	sp, #84	@ 0x54
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	330c      	adds	r3, #12
 8006bee:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bf0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bf2:	e853 3f00 	ldrex	r3, [r3]
 8006bf6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006bf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bfa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006bfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	330c      	adds	r3, #12
 8006c06:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006c08:	643a      	str	r2, [r7, #64]	@ 0x40
 8006c0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c0c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006c0e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006c10:	e841 2300 	strex	r3, r2, [r1]
 8006c14:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006c16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d1e5      	bne.n	8006be8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	3314      	adds	r3, #20
 8006c22:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c24:	6a3b      	ldr	r3, [r7, #32]
 8006c26:	e853 3f00 	ldrex	r3, [r3]
 8006c2a:	61fb      	str	r3, [r7, #28]
   return(result);
 8006c2c:	69fb      	ldr	r3, [r7, #28]
 8006c2e:	f023 0301 	bic.w	r3, r3, #1
 8006c32:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	3314      	adds	r3, #20
 8006c3a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006c3c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006c3e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c40:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006c42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c44:	e841 2300 	strex	r3, r2, [r1]
 8006c48:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d1e5      	bne.n	8006c1c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c54:	2b01      	cmp	r3, #1
 8006c56:	d119      	bne.n	8006c8c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	330c      	adds	r3, #12
 8006c5e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	e853 3f00 	ldrex	r3, [r3]
 8006c66:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c68:	68bb      	ldr	r3, [r7, #8]
 8006c6a:	f023 0310 	bic.w	r3, r3, #16
 8006c6e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	330c      	adds	r3, #12
 8006c76:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c78:	61ba      	str	r2, [r7, #24]
 8006c7a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c7c:	6979      	ldr	r1, [r7, #20]
 8006c7e:	69ba      	ldr	r2, [r7, #24]
 8006c80:	e841 2300 	strex	r3, r2, [r1]
 8006c84:	613b      	str	r3, [r7, #16]
   return(result);
 8006c86:	693b      	ldr	r3, [r7, #16]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d1e5      	bne.n	8006c58 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2220      	movs	r2, #32
 8006c90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2200      	movs	r2, #0
 8006c98:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006c9a:	bf00      	nop
 8006c9c:	3754      	adds	r7, #84	@ 0x54
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca4:	4770      	bx	lr

08006ca6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006ca6:	b580      	push	{r7, lr}
 8006ca8:	b084      	sub	sp, #16
 8006caa:	af00      	add	r7, sp, #0
 8006cac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cb2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006cc0:	68f8      	ldr	r0, [r7, #12]
 8006cc2:	f7ff ff77 	bl	8006bb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006cc6:	bf00      	nop
 8006cc8:	3710      	adds	r7, #16
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	bd80      	pop	{r7, pc}

08006cce <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006cce:	b480      	push	{r7}
 8006cd0:	b085      	sub	sp, #20
 8006cd2:	af00      	add	r7, sp, #0
 8006cd4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006cdc:	b2db      	uxtb	r3, r3
 8006cde:	2b21      	cmp	r3, #33	@ 0x21
 8006ce0:	d13e      	bne.n	8006d60 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	689b      	ldr	r3, [r3, #8]
 8006ce6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cea:	d114      	bne.n	8006d16 <UART_Transmit_IT+0x48>
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	691b      	ldr	r3, [r3, #16]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d110      	bne.n	8006d16 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	6a1b      	ldr	r3, [r3, #32]
 8006cf8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	881b      	ldrh	r3, [r3, #0]
 8006cfe:	461a      	mov	r2, r3
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006d08:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6a1b      	ldr	r3, [r3, #32]
 8006d0e:	1c9a      	adds	r2, r3, #2
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	621a      	str	r2, [r3, #32]
 8006d14:	e008      	b.n	8006d28 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	6a1b      	ldr	r3, [r3, #32]
 8006d1a:	1c59      	adds	r1, r3, #1
 8006d1c:	687a      	ldr	r2, [r7, #4]
 8006d1e:	6211      	str	r1, [r2, #32]
 8006d20:	781a      	ldrb	r2, [r3, #0]
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006d2c:	b29b      	uxth	r3, r3
 8006d2e:	3b01      	subs	r3, #1
 8006d30:	b29b      	uxth	r3, r3
 8006d32:	687a      	ldr	r2, [r7, #4]
 8006d34:	4619      	mov	r1, r3
 8006d36:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d10f      	bne.n	8006d5c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	68da      	ldr	r2, [r3, #12]
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006d4a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	68da      	ldr	r2, [r3, #12]
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d5a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	e000      	b.n	8006d62 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006d60:	2302      	movs	r3, #2
  }
}
 8006d62:	4618      	mov	r0, r3
 8006d64:	3714      	adds	r7, #20
 8006d66:	46bd      	mov	sp, r7
 8006d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6c:	4770      	bx	lr

08006d6e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006d6e:	b580      	push	{r7, lr}
 8006d70:	b082      	sub	sp, #8
 8006d72:	af00      	add	r7, sp, #0
 8006d74:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	68da      	ldr	r2, [r3, #12]
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006d84:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2220      	movs	r2, #32
 8006d8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006d8e:	6878      	ldr	r0, [r7, #4]
 8006d90:	f7ff fefc 	bl	8006b8c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006d94:	2300      	movs	r3, #0
}
 8006d96:	4618      	mov	r0, r3
 8006d98:	3708      	adds	r7, #8
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	bd80      	pop	{r7, pc}

08006d9e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006d9e:	b580      	push	{r7, lr}
 8006da0:	b08c      	sub	sp, #48	@ 0x30
 8006da2:	af00      	add	r7, sp, #0
 8006da4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006dac:	b2db      	uxtb	r3, r3
 8006dae:	2b22      	cmp	r3, #34	@ 0x22
 8006db0:	f040 80ab 	bne.w	8006f0a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	689b      	ldr	r3, [r3, #8]
 8006db8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006dbc:	d117      	bne.n	8006dee <UART_Receive_IT+0x50>
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	691b      	ldr	r3, [r3, #16]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d113      	bne.n	8006dee <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dce:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	685b      	ldr	r3, [r3, #4]
 8006dd6:	b29b      	uxth	r3, r3
 8006dd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ddc:	b29a      	uxth	r2, r3
 8006dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006de0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006de6:	1c9a      	adds	r2, r3, #2
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	629a      	str	r2, [r3, #40]	@ 0x28
 8006dec:	e026      	b.n	8006e3c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006df2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8006df4:	2300      	movs	r3, #0
 8006df6:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	689b      	ldr	r3, [r3, #8]
 8006dfc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e00:	d007      	beq.n	8006e12 <UART_Receive_IT+0x74>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	689b      	ldr	r3, [r3, #8]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d10a      	bne.n	8006e20 <UART_Receive_IT+0x82>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	691b      	ldr	r3, [r3, #16]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d106      	bne.n	8006e20 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	685b      	ldr	r3, [r3, #4]
 8006e18:	b2da      	uxtb	r2, r3
 8006e1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e1c:	701a      	strb	r2, [r3, #0]
 8006e1e:	e008      	b.n	8006e32 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	685b      	ldr	r3, [r3, #4]
 8006e26:	b2db      	uxtb	r3, r3
 8006e28:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e2c:	b2da      	uxtb	r2, r3
 8006e2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e30:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e36:	1c5a      	adds	r2, r3, #1
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006e40:	b29b      	uxth	r3, r3
 8006e42:	3b01      	subs	r3, #1
 8006e44:	b29b      	uxth	r3, r3
 8006e46:	687a      	ldr	r2, [r7, #4]
 8006e48:	4619      	mov	r1, r3
 8006e4a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d15a      	bne.n	8006f06 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	68da      	ldr	r2, [r3, #12]
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f022 0220 	bic.w	r2, r2, #32
 8006e5e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	68da      	ldr	r2, [r3, #12]
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006e6e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	695a      	ldr	r2, [r3, #20]
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f022 0201 	bic.w	r2, r2, #1
 8006e7e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2220      	movs	r2, #32
 8006e84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e8c:	2b01      	cmp	r3, #1
 8006e8e:	d135      	bne.n	8006efc <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2200      	movs	r2, #0
 8006e94:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	330c      	adds	r3, #12
 8006e9c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e9e:	697b      	ldr	r3, [r7, #20]
 8006ea0:	e853 3f00 	ldrex	r3, [r3]
 8006ea4:	613b      	str	r3, [r7, #16]
   return(result);
 8006ea6:	693b      	ldr	r3, [r7, #16]
 8006ea8:	f023 0310 	bic.w	r3, r3, #16
 8006eac:	627b      	str	r3, [r7, #36]	@ 0x24
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	330c      	adds	r3, #12
 8006eb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006eb6:	623a      	str	r2, [r7, #32]
 8006eb8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eba:	69f9      	ldr	r1, [r7, #28]
 8006ebc:	6a3a      	ldr	r2, [r7, #32]
 8006ebe:	e841 2300 	strex	r3, r2, [r1]
 8006ec2:	61bb      	str	r3, [r7, #24]
   return(result);
 8006ec4:	69bb      	ldr	r3, [r7, #24]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d1e5      	bne.n	8006e96 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f003 0310 	and.w	r3, r3, #16
 8006ed4:	2b10      	cmp	r3, #16
 8006ed6:	d10a      	bne.n	8006eee <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006ed8:	2300      	movs	r3, #0
 8006eda:	60fb      	str	r3, [r7, #12]
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	60fb      	str	r3, [r7, #12]
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	685b      	ldr	r3, [r3, #4]
 8006eea:	60fb      	str	r3, [r7, #12]
 8006eec:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006ef2:	4619      	mov	r1, r3
 8006ef4:	6878      	ldr	r0, [r7, #4]
 8006ef6:	f7ff fe67 	bl	8006bc8 <HAL_UARTEx_RxEventCallback>
 8006efa:	e002      	b.n	8006f02 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006efc:	6878      	ldr	r0, [r7, #4]
 8006efe:	f7ff fe4f 	bl	8006ba0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006f02:	2300      	movs	r3, #0
 8006f04:	e002      	b.n	8006f0c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006f06:	2300      	movs	r3, #0
 8006f08:	e000      	b.n	8006f0c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006f0a:	2302      	movs	r3, #2
  }
}
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	3730      	adds	r7, #48	@ 0x30
 8006f10:	46bd      	mov	sp, r7
 8006f12:	bd80      	pop	{r7, pc}

08006f14 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006f14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006f18:	b0c0      	sub	sp, #256	@ 0x100
 8006f1a:	af00      	add	r7, sp, #0
 8006f1c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006f20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	691b      	ldr	r3, [r3, #16]
 8006f28:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006f2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f30:	68d9      	ldr	r1, [r3, #12]
 8006f32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f36:	681a      	ldr	r2, [r3, #0]
 8006f38:	ea40 0301 	orr.w	r3, r0, r1
 8006f3c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006f3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f42:	689a      	ldr	r2, [r3, #8]
 8006f44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f48:	691b      	ldr	r3, [r3, #16]
 8006f4a:	431a      	orrs	r2, r3
 8006f4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f50:	695b      	ldr	r3, [r3, #20]
 8006f52:	431a      	orrs	r2, r3
 8006f54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f58:	69db      	ldr	r3, [r3, #28]
 8006f5a:	4313      	orrs	r3, r2
 8006f5c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006f60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	68db      	ldr	r3, [r3, #12]
 8006f68:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006f6c:	f021 010c 	bic.w	r1, r1, #12
 8006f70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f74:	681a      	ldr	r2, [r3, #0]
 8006f76:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006f7a:	430b      	orrs	r3, r1
 8006f7c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006f7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	695b      	ldr	r3, [r3, #20]
 8006f86:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006f8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f8e:	6999      	ldr	r1, [r3, #24]
 8006f90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f94:	681a      	ldr	r2, [r3, #0]
 8006f96:	ea40 0301 	orr.w	r3, r0, r1
 8006f9a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006f9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fa0:	681a      	ldr	r2, [r3, #0]
 8006fa2:	4b8f      	ldr	r3, [pc, #572]	@ (80071e0 <UART_SetConfig+0x2cc>)
 8006fa4:	429a      	cmp	r2, r3
 8006fa6:	d005      	beq.n	8006fb4 <UART_SetConfig+0xa0>
 8006fa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fac:	681a      	ldr	r2, [r3, #0]
 8006fae:	4b8d      	ldr	r3, [pc, #564]	@ (80071e4 <UART_SetConfig+0x2d0>)
 8006fb0:	429a      	cmp	r2, r3
 8006fb2:	d104      	bne.n	8006fbe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006fb4:	f7fd fe24 	bl	8004c00 <HAL_RCC_GetPCLK2Freq>
 8006fb8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006fbc:	e003      	b.n	8006fc6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006fbe:	f7fd fe0b 	bl	8004bd8 <HAL_RCC_GetPCLK1Freq>
 8006fc2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006fc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fca:	69db      	ldr	r3, [r3, #28]
 8006fcc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006fd0:	f040 810c 	bne.w	80071ec <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006fd4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006fd8:	2200      	movs	r2, #0
 8006fda:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006fde:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006fe2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006fe6:	4622      	mov	r2, r4
 8006fe8:	462b      	mov	r3, r5
 8006fea:	1891      	adds	r1, r2, r2
 8006fec:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006fee:	415b      	adcs	r3, r3
 8006ff0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006ff2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006ff6:	4621      	mov	r1, r4
 8006ff8:	eb12 0801 	adds.w	r8, r2, r1
 8006ffc:	4629      	mov	r1, r5
 8006ffe:	eb43 0901 	adc.w	r9, r3, r1
 8007002:	f04f 0200 	mov.w	r2, #0
 8007006:	f04f 0300 	mov.w	r3, #0
 800700a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800700e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007012:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007016:	4690      	mov	r8, r2
 8007018:	4699      	mov	r9, r3
 800701a:	4623      	mov	r3, r4
 800701c:	eb18 0303 	adds.w	r3, r8, r3
 8007020:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007024:	462b      	mov	r3, r5
 8007026:	eb49 0303 	adc.w	r3, r9, r3
 800702a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800702e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007032:	685b      	ldr	r3, [r3, #4]
 8007034:	2200      	movs	r2, #0
 8007036:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800703a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800703e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007042:	460b      	mov	r3, r1
 8007044:	18db      	adds	r3, r3, r3
 8007046:	653b      	str	r3, [r7, #80]	@ 0x50
 8007048:	4613      	mov	r3, r2
 800704a:	eb42 0303 	adc.w	r3, r2, r3
 800704e:	657b      	str	r3, [r7, #84]	@ 0x54
 8007050:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007054:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007058:	f7f9 fde6 	bl	8000c28 <__aeabi_uldivmod>
 800705c:	4602      	mov	r2, r0
 800705e:	460b      	mov	r3, r1
 8007060:	4b61      	ldr	r3, [pc, #388]	@ (80071e8 <UART_SetConfig+0x2d4>)
 8007062:	fba3 2302 	umull	r2, r3, r3, r2
 8007066:	095b      	lsrs	r3, r3, #5
 8007068:	011c      	lsls	r4, r3, #4
 800706a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800706e:	2200      	movs	r2, #0
 8007070:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007074:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007078:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800707c:	4642      	mov	r2, r8
 800707e:	464b      	mov	r3, r9
 8007080:	1891      	adds	r1, r2, r2
 8007082:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007084:	415b      	adcs	r3, r3
 8007086:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007088:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800708c:	4641      	mov	r1, r8
 800708e:	eb12 0a01 	adds.w	sl, r2, r1
 8007092:	4649      	mov	r1, r9
 8007094:	eb43 0b01 	adc.w	fp, r3, r1
 8007098:	f04f 0200 	mov.w	r2, #0
 800709c:	f04f 0300 	mov.w	r3, #0
 80070a0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80070a4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80070a8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80070ac:	4692      	mov	sl, r2
 80070ae:	469b      	mov	fp, r3
 80070b0:	4643      	mov	r3, r8
 80070b2:	eb1a 0303 	adds.w	r3, sl, r3
 80070b6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80070ba:	464b      	mov	r3, r9
 80070bc:	eb4b 0303 	adc.w	r3, fp, r3
 80070c0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80070c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070c8:	685b      	ldr	r3, [r3, #4]
 80070ca:	2200      	movs	r2, #0
 80070cc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80070d0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80070d4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80070d8:	460b      	mov	r3, r1
 80070da:	18db      	adds	r3, r3, r3
 80070dc:	643b      	str	r3, [r7, #64]	@ 0x40
 80070de:	4613      	mov	r3, r2
 80070e0:	eb42 0303 	adc.w	r3, r2, r3
 80070e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80070e6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80070ea:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80070ee:	f7f9 fd9b 	bl	8000c28 <__aeabi_uldivmod>
 80070f2:	4602      	mov	r2, r0
 80070f4:	460b      	mov	r3, r1
 80070f6:	4611      	mov	r1, r2
 80070f8:	4b3b      	ldr	r3, [pc, #236]	@ (80071e8 <UART_SetConfig+0x2d4>)
 80070fa:	fba3 2301 	umull	r2, r3, r3, r1
 80070fe:	095b      	lsrs	r3, r3, #5
 8007100:	2264      	movs	r2, #100	@ 0x64
 8007102:	fb02 f303 	mul.w	r3, r2, r3
 8007106:	1acb      	subs	r3, r1, r3
 8007108:	00db      	lsls	r3, r3, #3
 800710a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800710e:	4b36      	ldr	r3, [pc, #216]	@ (80071e8 <UART_SetConfig+0x2d4>)
 8007110:	fba3 2302 	umull	r2, r3, r3, r2
 8007114:	095b      	lsrs	r3, r3, #5
 8007116:	005b      	lsls	r3, r3, #1
 8007118:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800711c:	441c      	add	r4, r3
 800711e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007122:	2200      	movs	r2, #0
 8007124:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007128:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800712c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007130:	4642      	mov	r2, r8
 8007132:	464b      	mov	r3, r9
 8007134:	1891      	adds	r1, r2, r2
 8007136:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007138:	415b      	adcs	r3, r3
 800713a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800713c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007140:	4641      	mov	r1, r8
 8007142:	1851      	adds	r1, r2, r1
 8007144:	6339      	str	r1, [r7, #48]	@ 0x30
 8007146:	4649      	mov	r1, r9
 8007148:	414b      	adcs	r3, r1
 800714a:	637b      	str	r3, [r7, #52]	@ 0x34
 800714c:	f04f 0200 	mov.w	r2, #0
 8007150:	f04f 0300 	mov.w	r3, #0
 8007154:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007158:	4659      	mov	r1, fp
 800715a:	00cb      	lsls	r3, r1, #3
 800715c:	4651      	mov	r1, sl
 800715e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007162:	4651      	mov	r1, sl
 8007164:	00ca      	lsls	r2, r1, #3
 8007166:	4610      	mov	r0, r2
 8007168:	4619      	mov	r1, r3
 800716a:	4603      	mov	r3, r0
 800716c:	4642      	mov	r2, r8
 800716e:	189b      	adds	r3, r3, r2
 8007170:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007174:	464b      	mov	r3, r9
 8007176:	460a      	mov	r2, r1
 8007178:	eb42 0303 	adc.w	r3, r2, r3
 800717c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007184:	685b      	ldr	r3, [r3, #4]
 8007186:	2200      	movs	r2, #0
 8007188:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800718c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007190:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007194:	460b      	mov	r3, r1
 8007196:	18db      	adds	r3, r3, r3
 8007198:	62bb      	str	r3, [r7, #40]	@ 0x28
 800719a:	4613      	mov	r3, r2
 800719c:	eb42 0303 	adc.w	r3, r2, r3
 80071a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80071a2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80071a6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80071aa:	f7f9 fd3d 	bl	8000c28 <__aeabi_uldivmod>
 80071ae:	4602      	mov	r2, r0
 80071b0:	460b      	mov	r3, r1
 80071b2:	4b0d      	ldr	r3, [pc, #52]	@ (80071e8 <UART_SetConfig+0x2d4>)
 80071b4:	fba3 1302 	umull	r1, r3, r3, r2
 80071b8:	095b      	lsrs	r3, r3, #5
 80071ba:	2164      	movs	r1, #100	@ 0x64
 80071bc:	fb01 f303 	mul.w	r3, r1, r3
 80071c0:	1ad3      	subs	r3, r2, r3
 80071c2:	00db      	lsls	r3, r3, #3
 80071c4:	3332      	adds	r3, #50	@ 0x32
 80071c6:	4a08      	ldr	r2, [pc, #32]	@ (80071e8 <UART_SetConfig+0x2d4>)
 80071c8:	fba2 2303 	umull	r2, r3, r2, r3
 80071cc:	095b      	lsrs	r3, r3, #5
 80071ce:	f003 0207 	and.w	r2, r3, #7
 80071d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	4422      	add	r2, r4
 80071da:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80071dc:	e106      	b.n	80073ec <UART_SetConfig+0x4d8>
 80071de:	bf00      	nop
 80071e0:	40011000 	.word	0x40011000
 80071e4:	40011400 	.word	0x40011400
 80071e8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80071ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80071f0:	2200      	movs	r2, #0
 80071f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80071f6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80071fa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80071fe:	4642      	mov	r2, r8
 8007200:	464b      	mov	r3, r9
 8007202:	1891      	adds	r1, r2, r2
 8007204:	6239      	str	r1, [r7, #32]
 8007206:	415b      	adcs	r3, r3
 8007208:	627b      	str	r3, [r7, #36]	@ 0x24
 800720a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800720e:	4641      	mov	r1, r8
 8007210:	1854      	adds	r4, r2, r1
 8007212:	4649      	mov	r1, r9
 8007214:	eb43 0501 	adc.w	r5, r3, r1
 8007218:	f04f 0200 	mov.w	r2, #0
 800721c:	f04f 0300 	mov.w	r3, #0
 8007220:	00eb      	lsls	r3, r5, #3
 8007222:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007226:	00e2      	lsls	r2, r4, #3
 8007228:	4614      	mov	r4, r2
 800722a:	461d      	mov	r5, r3
 800722c:	4643      	mov	r3, r8
 800722e:	18e3      	adds	r3, r4, r3
 8007230:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007234:	464b      	mov	r3, r9
 8007236:	eb45 0303 	adc.w	r3, r5, r3
 800723a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800723e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007242:	685b      	ldr	r3, [r3, #4]
 8007244:	2200      	movs	r2, #0
 8007246:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800724a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800724e:	f04f 0200 	mov.w	r2, #0
 8007252:	f04f 0300 	mov.w	r3, #0
 8007256:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800725a:	4629      	mov	r1, r5
 800725c:	008b      	lsls	r3, r1, #2
 800725e:	4621      	mov	r1, r4
 8007260:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007264:	4621      	mov	r1, r4
 8007266:	008a      	lsls	r2, r1, #2
 8007268:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800726c:	f7f9 fcdc 	bl	8000c28 <__aeabi_uldivmod>
 8007270:	4602      	mov	r2, r0
 8007272:	460b      	mov	r3, r1
 8007274:	4b60      	ldr	r3, [pc, #384]	@ (80073f8 <UART_SetConfig+0x4e4>)
 8007276:	fba3 2302 	umull	r2, r3, r3, r2
 800727a:	095b      	lsrs	r3, r3, #5
 800727c:	011c      	lsls	r4, r3, #4
 800727e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007282:	2200      	movs	r2, #0
 8007284:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007288:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800728c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007290:	4642      	mov	r2, r8
 8007292:	464b      	mov	r3, r9
 8007294:	1891      	adds	r1, r2, r2
 8007296:	61b9      	str	r1, [r7, #24]
 8007298:	415b      	adcs	r3, r3
 800729a:	61fb      	str	r3, [r7, #28]
 800729c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80072a0:	4641      	mov	r1, r8
 80072a2:	1851      	adds	r1, r2, r1
 80072a4:	6139      	str	r1, [r7, #16]
 80072a6:	4649      	mov	r1, r9
 80072a8:	414b      	adcs	r3, r1
 80072aa:	617b      	str	r3, [r7, #20]
 80072ac:	f04f 0200 	mov.w	r2, #0
 80072b0:	f04f 0300 	mov.w	r3, #0
 80072b4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80072b8:	4659      	mov	r1, fp
 80072ba:	00cb      	lsls	r3, r1, #3
 80072bc:	4651      	mov	r1, sl
 80072be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80072c2:	4651      	mov	r1, sl
 80072c4:	00ca      	lsls	r2, r1, #3
 80072c6:	4610      	mov	r0, r2
 80072c8:	4619      	mov	r1, r3
 80072ca:	4603      	mov	r3, r0
 80072cc:	4642      	mov	r2, r8
 80072ce:	189b      	adds	r3, r3, r2
 80072d0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80072d4:	464b      	mov	r3, r9
 80072d6:	460a      	mov	r2, r1
 80072d8:	eb42 0303 	adc.w	r3, r2, r3
 80072dc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80072e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80072e4:	685b      	ldr	r3, [r3, #4]
 80072e6:	2200      	movs	r2, #0
 80072e8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80072ea:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80072ec:	f04f 0200 	mov.w	r2, #0
 80072f0:	f04f 0300 	mov.w	r3, #0
 80072f4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80072f8:	4649      	mov	r1, r9
 80072fa:	008b      	lsls	r3, r1, #2
 80072fc:	4641      	mov	r1, r8
 80072fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007302:	4641      	mov	r1, r8
 8007304:	008a      	lsls	r2, r1, #2
 8007306:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800730a:	f7f9 fc8d 	bl	8000c28 <__aeabi_uldivmod>
 800730e:	4602      	mov	r2, r0
 8007310:	460b      	mov	r3, r1
 8007312:	4611      	mov	r1, r2
 8007314:	4b38      	ldr	r3, [pc, #224]	@ (80073f8 <UART_SetConfig+0x4e4>)
 8007316:	fba3 2301 	umull	r2, r3, r3, r1
 800731a:	095b      	lsrs	r3, r3, #5
 800731c:	2264      	movs	r2, #100	@ 0x64
 800731e:	fb02 f303 	mul.w	r3, r2, r3
 8007322:	1acb      	subs	r3, r1, r3
 8007324:	011b      	lsls	r3, r3, #4
 8007326:	3332      	adds	r3, #50	@ 0x32
 8007328:	4a33      	ldr	r2, [pc, #204]	@ (80073f8 <UART_SetConfig+0x4e4>)
 800732a:	fba2 2303 	umull	r2, r3, r2, r3
 800732e:	095b      	lsrs	r3, r3, #5
 8007330:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007334:	441c      	add	r4, r3
 8007336:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800733a:	2200      	movs	r2, #0
 800733c:	673b      	str	r3, [r7, #112]	@ 0x70
 800733e:	677a      	str	r2, [r7, #116]	@ 0x74
 8007340:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007344:	4642      	mov	r2, r8
 8007346:	464b      	mov	r3, r9
 8007348:	1891      	adds	r1, r2, r2
 800734a:	60b9      	str	r1, [r7, #8]
 800734c:	415b      	adcs	r3, r3
 800734e:	60fb      	str	r3, [r7, #12]
 8007350:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007354:	4641      	mov	r1, r8
 8007356:	1851      	adds	r1, r2, r1
 8007358:	6039      	str	r1, [r7, #0]
 800735a:	4649      	mov	r1, r9
 800735c:	414b      	adcs	r3, r1
 800735e:	607b      	str	r3, [r7, #4]
 8007360:	f04f 0200 	mov.w	r2, #0
 8007364:	f04f 0300 	mov.w	r3, #0
 8007368:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800736c:	4659      	mov	r1, fp
 800736e:	00cb      	lsls	r3, r1, #3
 8007370:	4651      	mov	r1, sl
 8007372:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007376:	4651      	mov	r1, sl
 8007378:	00ca      	lsls	r2, r1, #3
 800737a:	4610      	mov	r0, r2
 800737c:	4619      	mov	r1, r3
 800737e:	4603      	mov	r3, r0
 8007380:	4642      	mov	r2, r8
 8007382:	189b      	adds	r3, r3, r2
 8007384:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007386:	464b      	mov	r3, r9
 8007388:	460a      	mov	r2, r1
 800738a:	eb42 0303 	adc.w	r3, r2, r3
 800738e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007390:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007394:	685b      	ldr	r3, [r3, #4]
 8007396:	2200      	movs	r2, #0
 8007398:	663b      	str	r3, [r7, #96]	@ 0x60
 800739a:	667a      	str	r2, [r7, #100]	@ 0x64
 800739c:	f04f 0200 	mov.w	r2, #0
 80073a0:	f04f 0300 	mov.w	r3, #0
 80073a4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80073a8:	4649      	mov	r1, r9
 80073aa:	008b      	lsls	r3, r1, #2
 80073ac:	4641      	mov	r1, r8
 80073ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80073b2:	4641      	mov	r1, r8
 80073b4:	008a      	lsls	r2, r1, #2
 80073b6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80073ba:	f7f9 fc35 	bl	8000c28 <__aeabi_uldivmod>
 80073be:	4602      	mov	r2, r0
 80073c0:	460b      	mov	r3, r1
 80073c2:	4b0d      	ldr	r3, [pc, #52]	@ (80073f8 <UART_SetConfig+0x4e4>)
 80073c4:	fba3 1302 	umull	r1, r3, r3, r2
 80073c8:	095b      	lsrs	r3, r3, #5
 80073ca:	2164      	movs	r1, #100	@ 0x64
 80073cc:	fb01 f303 	mul.w	r3, r1, r3
 80073d0:	1ad3      	subs	r3, r2, r3
 80073d2:	011b      	lsls	r3, r3, #4
 80073d4:	3332      	adds	r3, #50	@ 0x32
 80073d6:	4a08      	ldr	r2, [pc, #32]	@ (80073f8 <UART_SetConfig+0x4e4>)
 80073d8:	fba2 2303 	umull	r2, r3, r2, r3
 80073dc:	095b      	lsrs	r3, r3, #5
 80073de:	f003 020f 	and.w	r2, r3, #15
 80073e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	4422      	add	r2, r4
 80073ea:	609a      	str	r2, [r3, #8]
}
 80073ec:	bf00      	nop
 80073ee:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80073f2:	46bd      	mov	sp, r7
 80073f4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80073f8:	51eb851f 	.word	0x51eb851f

080073fc <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80073fc:	b580      	push	{r7, lr}
 80073fe:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8007400:	4904      	ldr	r1, [pc, #16]	@ (8007414 <MX_FATFS_Init+0x18>)
 8007402:	4805      	ldr	r0, [pc, #20]	@ (8007418 <MX_FATFS_Init+0x1c>)
 8007404:	f000 f8b0 	bl	8007568 <FATFS_LinkDriver>
 8007408:	4603      	mov	r3, r0
 800740a:	461a      	mov	r2, r3
 800740c:	4b03      	ldr	r3, [pc, #12]	@ (800741c <MX_FATFS_Init+0x20>)
 800740e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8007410:	bf00      	nop
 8007412:	bd80      	pop	{r7, pc}
 8007414:	20000364 	.word	0x20000364
 8007418:	20000014 	.word	0x20000014
 800741c:	20000360 	.word	0x20000360

08007420 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8007420:	b480      	push	{r7}
 8007422:	b083      	sub	sp, #12
 8007424:	af00      	add	r7, sp, #0
 8007426:	4603      	mov	r3, r0
 8007428:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800742a:	4b06      	ldr	r3, [pc, #24]	@ (8007444 <USER_initialize+0x24>)
 800742c:	2201      	movs	r2, #1
 800742e:	701a      	strb	r2, [r3, #0]
    return Stat;
 8007430:	4b04      	ldr	r3, [pc, #16]	@ (8007444 <USER_initialize+0x24>)
 8007432:	781b      	ldrb	r3, [r3, #0]
 8007434:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8007436:	4618      	mov	r0, r3
 8007438:	370c      	adds	r7, #12
 800743a:	46bd      	mov	sp, r7
 800743c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007440:	4770      	bx	lr
 8007442:	bf00      	nop
 8007444:	20000011 	.word	0x20000011

08007448 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8007448:	b480      	push	{r7}
 800744a:	b083      	sub	sp, #12
 800744c:	af00      	add	r7, sp, #0
 800744e:	4603      	mov	r3, r0
 8007450:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 8007452:	4b06      	ldr	r3, [pc, #24]	@ (800746c <USER_status+0x24>)
 8007454:	2201      	movs	r2, #1
 8007456:	701a      	strb	r2, [r3, #0]
    return Stat;
 8007458:	4b04      	ldr	r3, [pc, #16]	@ (800746c <USER_status+0x24>)
 800745a:	781b      	ldrb	r3, [r3, #0]
 800745c:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800745e:	4618      	mov	r0, r3
 8007460:	370c      	adds	r7, #12
 8007462:	46bd      	mov	sp, r7
 8007464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007468:	4770      	bx	lr
 800746a:	bf00      	nop
 800746c:	20000011 	.word	0x20000011

08007470 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8007470:	b480      	push	{r7}
 8007472:	b085      	sub	sp, #20
 8007474:	af00      	add	r7, sp, #0
 8007476:	60b9      	str	r1, [r7, #8]
 8007478:	607a      	str	r2, [r7, #4]
 800747a:	603b      	str	r3, [r7, #0]
 800747c:	4603      	mov	r3, r0
 800747e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 8007480:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 8007482:	4618      	mov	r0, r3
 8007484:	3714      	adds	r7, #20
 8007486:	46bd      	mov	sp, r7
 8007488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748c:	4770      	bx	lr

0800748e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800748e:	b480      	push	{r7}
 8007490:	b085      	sub	sp, #20
 8007492:	af00      	add	r7, sp, #0
 8007494:	60b9      	str	r1, [r7, #8]
 8007496:	607a      	str	r2, [r7, #4]
 8007498:	603b      	str	r3, [r7, #0]
 800749a:	4603      	mov	r3, r0
 800749c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800749e:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 80074a0:	4618      	mov	r0, r3
 80074a2:	3714      	adds	r7, #20
 80074a4:	46bd      	mov	sp, r7
 80074a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074aa:	4770      	bx	lr

080074ac <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 80074ac:	b480      	push	{r7}
 80074ae:	b085      	sub	sp, #20
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	4603      	mov	r3, r0
 80074b4:	603a      	str	r2, [r7, #0]
 80074b6:	71fb      	strb	r3, [r7, #7]
 80074b8:	460b      	mov	r3, r1
 80074ba:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 80074bc:	2301      	movs	r3, #1
 80074be:	73fb      	strb	r3, [r7, #15]
    return res;
 80074c0:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 80074c2:	4618      	mov	r0, r3
 80074c4:	3714      	adds	r7, #20
 80074c6:	46bd      	mov	sp, r7
 80074c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074cc:	4770      	bx	lr
	...

080074d0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80074d0:	b480      	push	{r7}
 80074d2:	b087      	sub	sp, #28
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	60f8      	str	r0, [r7, #12]
 80074d8:	60b9      	str	r1, [r7, #8]
 80074da:	4613      	mov	r3, r2
 80074dc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80074de:	2301      	movs	r3, #1
 80074e0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80074e2:	2300      	movs	r3, #0
 80074e4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80074e6:	4b1f      	ldr	r3, [pc, #124]	@ (8007564 <FATFS_LinkDriverEx+0x94>)
 80074e8:	7a5b      	ldrb	r3, [r3, #9]
 80074ea:	b2db      	uxtb	r3, r3
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d131      	bne.n	8007554 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80074f0:	4b1c      	ldr	r3, [pc, #112]	@ (8007564 <FATFS_LinkDriverEx+0x94>)
 80074f2:	7a5b      	ldrb	r3, [r3, #9]
 80074f4:	b2db      	uxtb	r3, r3
 80074f6:	461a      	mov	r2, r3
 80074f8:	4b1a      	ldr	r3, [pc, #104]	@ (8007564 <FATFS_LinkDriverEx+0x94>)
 80074fa:	2100      	movs	r1, #0
 80074fc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80074fe:	4b19      	ldr	r3, [pc, #100]	@ (8007564 <FATFS_LinkDriverEx+0x94>)
 8007500:	7a5b      	ldrb	r3, [r3, #9]
 8007502:	b2db      	uxtb	r3, r3
 8007504:	4a17      	ldr	r2, [pc, #92]	@ (8007564 <FATFS_LinkDriverEx+0x94>)
 8007506:	009b      	lsls	r3, r3, #2
 8007508:	4413      	add	r3, r2
 800750a:	68fa      	ldr	r2, [r7, #12]
 800750c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800750e:	4b15      	ldr	r3, [pc, #84]	@ (8007564 <FATFS_LinkDriverEx+0x94>)
 8007510:	7a5b      	ldrb	r3, [r3, #9]
 8007512:	b2db      	uxtb	r3, r3
 8007514:	461a      	mov	r2, r3
 8007516:	4b13      	ldr	r3, [pc, #76]	@ (8007564 <FATFS_LinkDriverEx+0x94>)
 8007518:	4413      	add	r3, r2
 800751a:	79fa      	ldrb	r2, [r7, #7]
 800751c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800751e:	4b11      	ldr	r3, [pc, #68]	@ (8007564 <FATFS_LinkDriverEx+0x94>)
 8007520:	7a5b      	ldrb	r3, [r3, #9]
 8007522:	b2db      	uxtb	r3, r3
 8007524:	1c5a      	adds	r2, r3, #1
 8007526:	b2d1      	uxtb	r1, r2
 8007528:	4a0e      	ldr	r2, [pc, #56]	@ (8007564 <FATFS_LinkDriverEx+0x94>)
 800752a:	7251      	strb	r1, [r2, #9]
 800752c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800752e:	7dbb      	ldrb	r3, [r7, #22]
 8007530:	3330      	adds	r3, #48	@ 0x30
 8007532:	b2da      	uxtb	r2, r3
 8007534:	68bb      	ldr	r3, [r7, #8]
 8007536:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	3301      	adds	r3, #1
 800753c:	223a      	movs	r2, #58	@ 0x3a
 800753e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8007540:	68bb      	ldr	r3, [r7, #8]
 8007542:	3302      	adds	r3, #2
 8007544:	222f      	movs	r2, #47	@ 0x2f
 8007546:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8007548:	68bb      	ldr	r3, [r7, #8]
 800754a:	3303      	adds	r3, #3
 800754c:	2200      	movs	r2, #0
 800754e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8007550:	2300      	movs	r3, #0
 8007552:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8007554:	7dfb      	ldrb	r3, [r7, #23]
}
 8007556:	4618      	mov	r0, r3
 8007558:	371c      	adds	r7, #28
 800755a:	46bd      	mov	sp, r7
 800755c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007560:	4770      	bx	lr
 8007562:	bf00      	nop
 8007564:	20000368 	.word	0x20000368

08007568 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8007568:	b580      	push	{r7, lr}
 800756a:	b082      	sub	sp, #8
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
 8007570:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8007572:	2200      	movs	r2, #0
 8007574:	6839      	ldr	r1, [r7, #0]
 8007576:	6878      	ldr	r0, [r7, #4]
 8007578:	f7ff ffaa 	bl	80074d0 <FATFS_LinkDriverEx>
 800757c:	4603      	mov	r3, r0
}
 800757e:	4618      	mov	r0, r3
 8007580:	3708      	adds	r7, #8
 8007582:	46bd      	mov	sp, r7
 8007584:	bd80      	pop	{r7, pc}
	...

08007588 <std>:
 8007588:	2300      	movs	r3, #0
 800758a:	b510      	push	{r4, lr}
 800758c:	4604      	mov	r4, r0
 800758e:	e9c0 3300 	strd	r3, r3, [r0]
 8007592:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007596:	6083      	str	r3, [r0, #8]
 8007598:	8181      	strh	r1, [r0, #12]
 800759a:	6643      	str	r3, [r0, #100]	@ 0x64
 800759c:	81c2      	strh	r2, [r0, #14]
 800759e:	6183      	str	r3, [r0, #24]
 80075a0:	4619      	mov	r1, r3
 80075a2:	2208      	movs	r2, #8
 80075a4:	305c      	adds	r0, #92	@ 0x5c
 80075a6:	f000 f9f9 	bl	800799c <memset>
 80075aa:	4b0d      	ldr	r3, [pc, #52]	@ (80075e0 <std+0x58>)
 80075ac:	6263      	str	r3, [r4, #36]	@ 0x24
 80075ae:	4b0d      	ldr	r3, [pc, #52]	@ (80075e4 <std+0x5c>)
 80075b0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80075b2:	4b0d      	ldr	r3, [pc, #52]	@ (80075e8 <std+0x60>)
 80075b4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80075b6:	4b0d      	ldr	r3, [pc, #52]	@ (80075ec <std+0x64>)
 80075b8:	6323      	str	r3, [r4, #48]	@ 0x30
 80075ba:	4b0d      	ldr	r3, [pc, #52]	@ (80075f0 <std+0x68>)
 80075bc:	6224      	str	r4, [r4, #32]
 80075be:	429c      	cmp	r4, r3
 80075c0:	d006      	beq.n	80075d0 <std+0x48>
 80075c2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80075c6:	4294      	cmp	r4, r2
 80075c8:	d002      	beq.n	80075d0 <std+0x48>
 80075ca:	33d0      	adds	r3, #208	@ 0xd0
 80075cc:	429c      	cmp	r4, r3
 80075ce:	d105      	bne.n	80075dc <std+0x54>
 80075d0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80075d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80075d8:	f000 ba58 	b.w	8007a8c <__retarget_lock_init_recursive>
 80075dc:	bd10      	pop	{r4, pc}
 80075de:	bf00      	nop
 80075e0:	080077ed 	.word	0x080077ed
 80075e4:	0800780f 	.word	0x0800780f
 80075e8:	08007847 	.word	0x08007847
 80075ec:	0800786b 	.word	0x0800786b
 80075f0:	20000374 	.word	0x20000374

080075f4 <stdio_exit_handler>:
 80075f4:	4a02      	ldr	r2, [pc, #8]	@ (8007600 <stdio_exit_handler+0xc>)
 80075f6:	4903      	ldr	r1, [pc, #12]	@ (8007604 <stdio_exit_handler+0x10>)
 80075f8:	4803      	ldr	r0, [pc, #12]	@ (8007608 <stdio_exit_handler+0x14>)
 80075fa:	f000 b869 	b.w	80076d0 <_fwalk_sglue>
 80075fe:	bf00      	nop
 8007600:	20000028 	.word	0x20000028
 8007604:	08008329 	.word	0x08008329
 8007608:	20000038 	.word	0x20000038

0800760c <cleanup_stdio>:
 800760c:	6841      	ldr	r1, [r0, #4]
 800760e:	4b0c      	ldr	r3, [pc, #48]	@ (8007640 <cleanup_stdio+0x34>)
 8007610:	4299      	cmp	r1, r3
 8007612:	b510      	push	{r4, lr}
 8007614:	4604      	mov	r4, r0
 8007616:	d001      	beq.n	800761c <cleanup_stdio+0x10>
 8007618:	f000 fe86 	bl	8008328 <_fflush_r>
 800761c:	68a1      	ldr	r1, [r4, #8]
 800761e:	4b09      	ldr	r3, [pc, #36]	@ (8007644 <cleanup_stdio+0x38>)
 8007620:	4299      	cmp	r1, r3
 8007622:	d002      	beq.n	800762a <cleanup_stdio+0x1e>
 8007624:	4620      	mov	r0, r4
 8007626:	f000 fe7f 	bl	8008328 <_fflush_r>
 800762a:	68e1      	ldr	r1, [r4, #12]
 800762c:	4b06      	ldr	r3, [pc, #24]	@ (8007648 <cleanup_stdio+0x3c>)
 800762e:	4299      	cmp	r1, r3
 8007630:	d004      	beq.n	800763c <cleanup_stdio+0x30>
 8007632:	4620      	mov	r0, r4
 8007634:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007638:	f000 be76 	b.w	8008328 <_fflush_r>
 800763c:	bd10      	pop	{r4, pc}
 800763e:	bf00      	nop
 8007640:	20000374 	.word	0x20000374
 8007644:	200003dc 	.word	0x200003dc
 8007648:	20000444 	.word	0x20000444

0800764c <global_stdio_init.part.0>:
 800764c:	b510      	push	{r4, lr}
 800764e:	4b0b      	ldr	r3, [pc, #44]	@ (800767c <global_stdio_init.part.0+0x30>)
 8007650:	4c0b      	ldr	r4, [pc, #44]	@ (8007680 <global_stdio_init.part.0+0x34>)
 8007652:	4a0c      	ldr	r2, [pc, #48]	@ (8007684 <global_stdio_init.part.0+0x38>)
 8007654:	601a      	str	r2, [r3, #0]
 8007656:	4620      	mov	r0, r4
 8007658:	2200      	movs	r2, #0
 800765a:	2104      	movs	r1, #4
 800765c:	f7ff ff94 	bl	8007588 <std>
 8007660:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007664:	2201      	movs	r2, #1
 8007666:	2109      	movs	r1, #9
 8007668:	f7ff ff8e 	bl	8007588 <std>
 800766c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007670:	2202      	movs	r2, #2
 8007672:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007676:	2112      	movs	r1, #18
 8007678:	f7ff bf86 	b.w	8007588 <std>
 800767c:	200004ac 	.word	0x200004ac
 8007680:	20000374 	.word	0x20000374
 8007684:	080075f5 	.word	0x080075f5

08007688 <__sfp_lock_acquire>:
 8007688:	4801      	ldr	r0, [pc, #4]	@ (8007690 <__sfp_lock_acquire+0x8>)
 800768a:	f000 ba00 	b.w	8007a8e <__retarget_lock_acquire_recursive>
 800768e:	bf00      	nop
 8007690:	200004b5 	.word	0x200004b5

08007694 <__sfp_lock_release>:
 8007694:	4801      	ldr	r0, [pc, #4]	@ (800769c <__sfp_lock_release+0x8>)
 8007696:	f000 b9fb 	b.w	8007a90 <__retarget_lock_release_recursive>
 800769a:	bf00      	nop
 800769c:	200004b5 	.word	0x200004b5

080076a0 <__sinit>:
 80076a0:	b510      	push	{r4, lr}
 80076a2:	4604      	mov	r4, r0
 80076a4:	f7ff fff0 	bl	8007688 <__sfp_lock_acquire>
 80076a8:	6a23      	ldr	r3, [r4, #32]
 80076aa:	b11b      	cbz	r3, 80076b4 <__sinit+0x14>
 80076ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076b0:	f7ff bff0 	b.w	8007694 <__sfp_lock_release>
 80076b4:	4b04      	ldr	r3, [pc, #16]	@ (80076c8 <__sinit+0x28>)
 80076b6:	6223      	str	r3, [r4, #32]
 80076b8:	4b04      	ldr	r3, [pc, #16]	@ (80076cc <__sinit+0x2c>)
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d1f5      	bne.n	80076ac <__sinit+0xc>
 80076c0:	f7ff ffc4 	bl	800764c <global_stdio_init.part.0>
 80076c4:	e7f2      	b.n	80076ac <__sinit+0xc>
 80076c6:	bf00      	nop
 80076c8:	0800760d 	.word	0x0800760d
 80076cc:	200004ac 	.word	0x200004ac

080076d0 <_fwalk_sglue>:
 80076d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80076d4:	4607      	mov	r7, r0
 80076d6:	4688      	mov	r8, r1
 80076d8:	4614      	mov	r4, r2
 80076da:	2600      	movs	r6, #0
 80076dc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80076e0:	f1b9 0901 	subs.w	r9, r9, #1
 80076e4:	d505      	bpl.n	80076f2 <_fwalk_sglue+0x22>
 80076e6:	6824      	ldr	r4, [r4, #0]
 80076e8:	2c00      	cmp	r4, #0
 80076ea:	d1f7      	bne.n	80076dc <_fwalk_sglue+0xc>
 80076ec:	4630      	mov	r0, r6
 80076ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80076f2:	89ab      	ldrh	r3, [r5, #12]
 80076f4:	2b01      	cmp	r3, #1
 80076f6:	d907      	bls.n	8007708 <_fwalk_sglue+0x38>
 80076f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80076fc:	3301      	adds	r3, #1
 80076fe:	d003      	beq.n	8007708 <_fwalk_sglue+0x38>
 8007700:	4629      	mov	r1, r5
 8007702:	4638      	mov	r0, r7
 8007704:	47c0      	blx	r8
 8007706:	4306      	orrs	r6, r0
 8007708:	3568      	adds	r5, #104	@ 0x68
 800770a:	e7e9      	b.n	80076e0 <_fwalk_sglue+0x10>

0800770c <iprintf>:
 800770c:	b40f      	push	{r0, r1, r2, r3}
 800770e:	b507      	push	{r0, r1, r2, lr}
 8007710:	4906      	ldr	r1, [pc, #24]	@ (800772c <iprintf+0x20>)
 8007712:	ab04      	add	r3, sp, #16
 8007714:	6808      	ldr	r0, [r1, #0]
 8007716:	f853 2b04 	ldr.w	r2, [r3], #4
 800771a:	6881      	ldr	r1, [r0, #8]
 800771c:	9301      	str	r3, [sp, #4]
 800771e:	f000 fadb 	bl	8007cd8 <_vfiprintf_r>
 8007722:	b003      	add	sp, #12
 8007724:	f85d eb04 	ldr.w	lr, [sp], #4
 8007728:	b004      	add	sp, #16
 800772a:	4770      	bx	lr
 800772c:	20000034 	.word	0x20000034

08007730 <_puts_r>:
 8007730:	6a03      	ldr	r3, [r0, #32]
 8007732:	b570      	push	{r4, r5, r6, lr}
 8007734:	6884      	ldr	r4, [r0, #8]
 8007736:	4605      	mov	r5, r0
 8007738:	460e      	mov	r6, r1
 800773a:	b90b      	cbnz	r3, 8007740 <_puts_r+0x10>
 800773c:	f7ff ffb0 	bl	80076a0 <__sinit>
 8007740:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007742:	07db      	lsls	r3, r3, #31
 8007744:	d405      	bmi.n	8007752 <_puts_r+0x22>
 8007746:	89a3      	ldrh	r3, [r4, #12]
 8007748:	0598      	lsls	r0, r3, #22
 800774a:	d402      	bmi.n	8007752 <_puts_r+0x22>
 800774c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800774e:	f000 f99e 	bl	8007a8e <__retarget_lock_acquire_recursive>
 8007752:	89a3      	ldrh	r3, [r4, #12]
 8007754:	0719      	lsls	r1, r3, #28
 8007756:	d502      	bpl.n	800775e <_puts_r+0x2e>
 8007758:	6923      	ldr	r3, [r4, #16]
 800775a:	2b00      	cmp	r3, #0
 800775c:	d135      	bne.n	80077ca <_puts_r+0x9a>
 800775e:	4621      	mov	r1, r4
 8007760:	4628      	mov	r0, r5
 8007762:	f000 f8c5 	bl	80078f0 <__swsetup_r>
 8007766:	b380      	cbz	r0, 80077ca <_puts_r+0x9a>
 8007768:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800776c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800776e:	07da      	lsls	r2, r3, #31
 8007770:	d405      	bmi.n	800777e <_puts_r+0x4e>
 8007772:	89a3      	ldrh	r3, [r4, #12]
 8007774:	059b      	lsls	r3, r3, #22
 8007776:	d402      	bmi.n	800777e <_puts_r+0x4e>
 8007778:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800777a:	f000 f989 	bl	8007a90 <__retarget_lock_release_recursive>
 800777e:	4628      	mov	r0, r5
 8007780:	bd70      	pop	{r4, r5, r6, pc}
 8007782:	2b00      	cmp	r3, #0
 8007784:	da04      	bge.n	8007790 <_puts_r+0x60>
 8007786:	69a2      	ldr	r2, [r4, #24]
 8007788:	429a      	cmp	r2, r3
 800778a:	dc17      	bgt.n	80077bc <_puts_r+0x8c>
 800778c:	290a      	cmp	r1, #10
 800778e:	d015      	beq.n	80077bc <_puts_r+0x8c>
 8007790:	6823      	ldr	r3, [r4, #0]
 8007792:	1c5a      	adds	r2, r3, #1
 8007794:	6022      	str	r2, [r4, #0]
 8007796:	7019      	strb	r1, [r3, #0]
 8007798:	68a3      	ldr	r3, [r4, #8]
 800779a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800779e:	3b01      	subs	r3, #1
 80077a0:	60a3      	str	r3, [r4, #8]
 80077a2:	2900      	cmp	r1, #0
 80077a4:	d1ed      	bne.n	8007782 <_puts_r+0x52>
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	da11      	bge.n	80077ce <_puts_r+0x9e>
 80077aa:	4622      	mov	r2, r4
 80077ac:	210a      	movs	r1, #10
 80077ae:	4628      	mov	r0, r5
 80077b0:	f000 f85f 	bl	8007872 <__swbuf_r>
 80077b4:	3001      	adds	r0, #1
 80077b6:	d0d7      	beq.n	8007768 <_puts_r+0x38>
 80077b8:	250a      	movs	r5, #10
 80077ba:	e7d7      	b.n	800776c <_puts_r+0x3c>
 80077bc:	4622      	mov	r2, r4
 80077be:	4628      	mov	r0, r5
 80077c0:	f000 f857 	bl	8007872 <__swbuf_r>
 80077c4:	3001      	adds	r0, #1
 80077c6:	d1e7      	bne.n	8007798 <_puts_r+0x68>
 80077c8:	e7ce      	b.n	8007768 <_puts_r+0x38>
 80077ca:	3e01      	subs	r6, #1
 80077cc:	e7e4      	b.n	8007798 <_puts_r+0x68>
 80077ce:	6823      	ldr	r3, [r4, #0]
 80077d0:	1c5a      	adds	r2, r3, #1
 80077d2:	6022      	str	r2, [r4, #0]
 80077d4:	220a      	movs	r2, #10
 80077d6:	701a      	strb	r2, [r3, #0]
 80077d8:	e7ee      	b.n	80077b8 <_puts_r+0x88>
	...

080077dc <puts>:
 80077dc:	4b02      	ldr	r3, [pc, #8]	@ (80077e8 <puts+0xc>)
 80077de:	4601      	mov	r1, r0
 80077e0:	6818      	ldr	r0, [r3, #0]
 80077e2:	f7ff bfa5 	b.w	8007730 <_puts_r>
 80077e6:	bf00      	nop
 80077e8:	20000034 	.word	0x20000034

080077ec <__sread>:
 80077ec:	b510      	push	{r4, lr}
 80077ee:	460c      	mov	r4, r1
 80077f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077f4:	f000 f8fc 	bl	80079f0 <_read_r>
 80077f8:	2800      	cmp	r0, #0
 80077fa:	bfab      	itete	ge
 80077fc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80077fe:	89a3      	ldrhlt	r3, [r4, #12]
 8007800:	181b      	addge	r3, r3, r0
 8007802:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007806:	bfac      	ite	ge
 8007808:	6563      	strge	r3, [r4, #84]	@ 0x54
 800780a:	81a3      	strhlt	r3, [r4, #12]
 800780c:	bd10      	pop	{r4, pc}

0800780e <__swrite>:
 800780e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007812:	461f      	mov	r7, r3
 8007814:	898b      	ldrh	r3, [r1, #12]
 8007816:	05db      	lsls	r3, r3, #23
 8007818:	4605      	mov	r5, r0
 800781a:	460c      	mov	r4, r1
 800781c:	4616      	mov	r6, r2
 800781e:	d505      	bpl.n	800782c <__swrite+0x1e>
 8007820:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007824:	2302      	movs	r3, #2
 8007826:	2200      	movs	r2, #0
 8007828:	f000 f8d0 	bl	80079cc <_lseek_r>
 800782c:	89a3      	ldrh	r3, [r4, #12]
 800782e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007832:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007836:	81a3      	strh	r3, [r4, #12]
 8007838:	4632      	mov	r2, r6
 800783a:	463b      	mov	r3, r7
 800783c:	4628      	mov	r0, r5
 800783e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007842:	f000 b8e7 	b.w	8007a14 <_write_r>

08007846 <__sseek>:
 8007846:	b510      	push	{r4, lr}
 8007848:	460c      	mov	r4, r1
 800784a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800784e:	f000 f8bd 	bl	80079cc <_lseek_r>
 8007852:	1c43      	adds	r3, r0, #1
 8007854:	89a3      	ldrh	r3, [r4, #12]
 8007856:	bf15      	itete	ne
 8007858:	6560      	strne	r0, [r4, #84]	@ 0x54
 800785a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800785e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007862:	81a3      	strheq	r3, [r4, #12]
 8007864:	bf18      	it	ne
 8007866:	81a3      	strhne	r3, [r4, #12]
 8007868:	bd10      	pop	{r4, pc}

0800786a <__sclose>:
 800786a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800786e:	f000 b89d 	b.w	80079ac <_close_r>

08007872 <__swbuf_r>:
 8007872:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007874:	460e      	mov	r6, r1
 8007876:	4614      	mov	r4, r2
 8007878:	4605      	mov	r5, r0
 800787a:	b118      	cbz	r0, 8007884 <__swbuf_r+0x12>
 800787c:	6a03      	ldr	r3, [r0, #32]
 800787e:	b90b      	cbnz	r3, 8007884 <__swbuf_r+0x12>
 8007880:	f7ff ff0e 	bl	80076a0 <__sinit>
 8007884:	69a3      	ldr	r3, [r4, #24]
 8007886:	60a3      	str	r3, [r4, #8]
 8007888:	89a3      	ldrh	r3, [r4, #12]
 800788a:	071a      	lsls	r2, r3, #28
 800788c:	d501      	bpl.n	8007892 <__swbuf_r+0x20>
 800788e:	6923      	ldr	r3, [r4, #16]
 8007890:	b943      	cbnz	r3, 80078a4 <__swbuf_r+0x32>
 8007892:	4621      	mov	r1, r4
 8007894:	4628      	mov	r0, r5
 8007896:	f000 f82b 	bl	80078f0 <__swsetup_r>
 800789a:	b118      	cbz	r0, 80078a4 <__swbuf_r+0x32>
 800789c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80078a0:	4638      	mov	r0, r7
 80078a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80078a4:	6823      	ldr	r3, [r4, #0]
 80078a6:	6922      	ldr	r2, [r4, #16]
 80078a8:	1a98      	subs	r0, r3, r2
 80078aa:	6963      	ldr	r3, [r4, #20]
 80078ac:	b2f6      	uxtb	r6, r6
 80078ae:	4283      	cmp	r3, r0
 80078b0:	4637      	mov	r7, r6
 80078b2:	dc05      	bgt.n	80078c0 <__swbuf_r+0x4e>
 80078b4:	4621      	mov	r1, r4
 80078b6:	4628      	mov	r0, r5
 80078b8:	f000 fd36 	bl	8008328 <_fflush_r>
 80078bc:	2800      	cmp	r0, #0
 80078be:	d1ed      	bne.n	800789c <__swbuf_r+0x2a>
 80078c0:	68a3      	ldr	r3, [r4, #8]
 80078c2:	3b01      	subs	r3, #1
 80078c4:	60a3      	str	r3, [r4, #8]
 80078c6:	6823      	ldr	r3, [r4, #0]
 80078c8:	1c5a      	adds	r2, r3, #1
 80078ca:	6022      	str	r2, [r4, #0]
 80078cc:	701e      	strb	r6, [r3, #0]
 80078ce:	6962      	ldr	r2, [r4, #20]
 80078d0:	1c43      	adds	r3, r0, #1
 80078d2:	429a      	cmp	r2, r3
 80078d4:	d004      	beq.n	80078e0 <__swbuf_r+0x6e>
 80078d6:	89a3      	ldrh	r3, [r4, #12]
 80078d8:	07db      	lsls	r3, r3, #31
 80078da:	d5e1      	bpl.n	80078a0 <__swbuf_r+0x2e>
 80078dc:	2e0a      	cmp	r6, #10
 80078de:	d1df      	bne.n	80078a0 <__swbuf_r+0x2e>
 80078e0:	4621      	mov	r1, r4
 80078e2:	4628      	mov	r0, r5
 80078e4:	f000 fd20 	bl	8008328 <_fflush_r>
 80078e8:	2800      	cmp	r0, #0
 80078ea:	d0d9      	beq.n	80078a0 <__swbuf_r+0x2e>
 80078ec:	e7d6      	b.n	800789c <__swbuf_r+0x2a>
	...

080078f0 <__swsetup_r>:
 80078f0:	b538      	push	{r3, r4, r5, lr}
 80078f2:	4b29      	ldr	r3, [pc, #164]	@ (8007998 <__swsetup_r+0xa8>)
 80078f4:	4605      	mov	r5, r0
 80078f6:	6818      	ldr	r0, [r3, #0]
 80078f8:	460c      	mov	r4, r1
 80078fa:	b118      	cbz	r0, 8007904 <__swsetup_r+0x14>
 80078fc:	6a03      	ldr	r3, [r0, #32]
 80078fe:	b90b      	cbnz	r3, 8007904 <__swsetup_r+0x14>
 8007900:	f7ff fece 	bl	80076a0 <__sinit>
 8007904:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007908:	0719      	lsls	r1, r3, #28
 800790a:	d422      	bmi.n	8007952 <__swsetup_r+0x62>
 800790c:	06da      	lsls	r2, r3, #27
 800790e:	d407      	bmi.n	8007920 <__swsetup_r+0x30>
 8007910:	2209      	movs	r2, #9
 8007912:	602a      	str	r2, [r5, #0]
 8007914:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007918:	81a3      	strh	r3, [r4, #12]
 800791a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800791e:	e033      	b.n	8007988 <__swsetup_r+0x98>
 8007920:	0758      	lsls	r0, r3, #29
 8007922:	d512      	bpl.n	800794a <__swsetup_r+0x5a>
 8007924:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007926:	b141      	cbz	r1, 800793a <__swsetup_r+0x4a>
 8007928:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800792c:	4299      	cmp	r1, r3
 800792e:	d002      	beq.n	8007936 <__swsetup_r+0x46>
 8007930:	4628      	mov	r0, r5
 8007932:	f000 f8af 	bl	8007a94 <_free_r>
 8007936:	2300      	movs	r3, #0
 8007938:	6363      	str	r3, [r4, #52]	@ 0x34
 800793a:	89a3      	ldrh	r3, [r4, #12]
 800793c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007940:	81a3      	strh	r3, [r4, #12]
 8007942:	2300      	movs	r3, #0
 8007944:	6063      	str	r3, [r4, #4]
 8007946:	6923      	ldr	r3, [r4, #16]
 8007948:	6023      	str	r3, [r4, #0]
 800794a:	89a3      	ldrh	r3, [r4, #12]
 800794c:	f043 0308 	orr.w	r3, r3, #8
 8007950:	81a3      	strh	r3, [r4, #12]
 8007952:	6923      	ldr	r3, [r4, #16]
 8007954:	b94b      	cbnz	r3, 800796a <__swsetup_r+0x7a>
 8007956:	89a3      	ldrh	r3, [r4, #12]
 8007958:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800795c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007960:	d003      	beq.n	800796a <__swsetup_r+0x7a>
 8007962:	4621      	mov	r1, r4
 8007964:	4628      	mov	r0, r5
 8007966:	f000 fd2d 	bl	80083c4 <__smakebuf_r>
 800796a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800796e:	f013 0201 	ands.w	r2, r3, #1
 8007972:	d00a      	beq.n	800798a <__swsetup_r+0x9a>
 8007974:	2200      	movs	r2, #0
 8007976:	60a2      	str	r2, [r4, #8]
 8007978:	6962      	ldr	r2, [r4, #20]
 800797a:	4252      	negs	r2, r2
 800797c:	61a2      	str	r2, [r4, #24]
 800797e:	6922      	ldr	r2, [r4, #16]
 8007980:	b942      	cbnz	r2, 8007994 <__swsetup_r+0xa4>
 8007982:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007986:	d1c5      	bne.n	8007914 <__swsetup_r+0x24>
 8007988:	bd38      	pop	{r3, r4, r5, pc}
 800798a:	0799      	lsls	r1, r3, #30
 800798c:	bf58      	it	pl
 800798e:	6962      	ldrpl	r2, [r4, #20]
 8007990:	60a2      	str	r2, [r4, #8]
 8007992:	e7f4      	b.n	800797e <__swsetup_r+0x8e>
 8007994:	2000      	movs	r0, #0
 8007996:	e7f7      	b.n	8007988 <__swsetup_r+0x98>
 8007998:	20000034 	.word	0x20000034

0800799c <memset>:
 800799c:	4402      	add	r2, r0
 800799e:	4603      	mov	r3, r0
 80079a0:	4293      	cmp	r3, r2
 80079a2:	d100      	bne.n	80079a6 <memset+0xa>
 80079a4:	4770      	bx	lr
 80079a6:	f803 1b01 	strb.w	r1, [r3], #1
 80079aa:	e7f9      	b.n	80079a0 <memset+0x4>

080079ac <_close_r>:
 80079ac:	b538      	push	{r3, r4, r5, lr}
 80079ae:	4d06      	ldr	r5, [pc, #24]	@ (80079c8 <_close_r+0x1c>)
 80079b0:	2300      	movs	r3, #0
 80079b2:	4604      	mov	r4, r0
 80079b4:	4608      	mov	r0, r1
 80079b6:	602b      	str	r3, [r5, #0]
 80079b8:	f7fb fbdd 	bl	8003176 <_close>
 80079bc:	1c43      	adds	r3, r0, #1
 80079be:	d102      	bne.n	80079c6 <_close_r+0x1a>
 80079c0:	682b      	ldr	r3, [r5, #0]
 80079c2:	b103      	cbz	r3, 80079c6 <_close_r+0x1a>
 80079c4:	6023      	str	r3, [r4, #0]
 80079c6:	bd38      	pop	{r3, r4, r5, pc}
 80079c8:	200004b0 	.word	0x200004b0

080079cc <_lseek_r>:
 80079cc:	b538      	push	{r3, r4, r5, lr}
 80079ce:	4d07      	ldr	r5, [pc, #28]	@ (80079ec <_lseek_r+0x20>)
 80079d0:	4604      	mov	r4, r0
 80079d2:	4608      	mov	r0, r1
 80079d4:	4611      	mov	r1, r2
 80079d6:	2200      	movs	r2, #0
 80079d8:	602a      	str	r2, [r5, #0]
 80079da:	461a      	mov	r2, r3
 80079dc:	f7fb fbf2 	bl	80031c4 <_lseek>
 80079e0:	1c43      	adds	r3, r0, #1
 80079e2:	d102      	bne.n	80079ea <_lseek_r+0x1e>
 80079e4:	682b      	ldr	r3, [r5, #0]
 80079e6:	b103      	cbz	r3, 80079ea <_lseek_r+0x1e>
 80079e8:	6023      	str	r3, [r4, #0]
 80079ea:	bd38      	pop	{r3, r4, r5, pc}
 80079ec:	200004b0 	.word	0x200004b0

080079f0 <_read_r>:
 80079f0:	b538      	push	{r3, r4, r5, lr}
 80079f2:	4d07      	ldr	r5, [pc, #28]	@ (8007a10 <_read_r+0x20>)
 80079f4:	4604      	mov	r4, r0
 80079f6:	4608      	mov	r0, r1
 80079f8:	4611      	mov	r1, r2
 80079fa:	2200      	movs	r2, #0
 80079fc:	602a      	str	r2, [r5, #0]
 80079fe:	461a      	mov	r2, r3
 8007a00:	f7fb fb80 	bl	8003104 <_read>
 8007a04:	1c43      	adds	r3, r0, #1
 8007a06:	d102      	bne.n	8007a0e <_read_r+0x1e>
 8007a08:	682b      	ldr	r3, [r5, #0]
 8007a0a:	b103      	cbz	r3, 8007a0e <_read_r+0x1e>
 8007a0c:	6023      	str	r3, [r4, #0]
 8007a0e:	bd38      	pop	{r3, r4, r5, pc}
 8007a10:	200004b0 	.word	0x200004b0

08007a14 <_write_r>:
 8007a14:	b538      	push	{r3, r4, r5, lr}
 8007a16:	4d07      	ldr	r5, [pc, #28]	@ (8007a34 <_write_r+0x20>)
 8007a18:	4604      	mov	r4, r0
 8007a1a:	4608      	mov	r0, r1
 8007a1c:	4611      	mov	r1, r2
 8007a1e:	2200      	movs	r2, #0
 8007a20:	602a      	str	r2, [r5, #0]
 8007a22:	461a      	mov	r2, r3
 8007a24:	f7fb fb8b 	bl	800313e <_write>
 8007a28:	1c43      	adds	r3, r0, #1
 8007a2a:	d102      	bne.n	8007a32 <_write_r+0x1e>
 8007a2c:	682b      	ldr	r3, [r5, #0]
 8007a2e:	b103      	cbz	r3, 8007a32 <_write_r+0x1e>
 8007a30:	6023      	str	r3, [r4, #0]
 8007a32:	bd38      	pop	{r3, r4, r5, pc}
 8007a34:	200004b0 	.word	0x200004b0

08007a38 <__errno>:
 8007a38:	4b01      	ldr	r3, [pc, #4]	@ (8007a40 <__errno+0x8>)
 8007a3a:	6818      	ldr	r0, [r3, #0]
 8007a3c:	4770      	bx	lr
 8007a3e:	bf00      	nop
 8007a40:	20000034 	.word	0x20000034

08007a44 <__libc_init_array>:
 8007a44:	b570      	push	{r4, r5, r6, lr}
 8007a46:	4d0d      	ldr	r5, [pc, #52]	@ (8007a7c <__libc_init_array+0x38>)
 8007a48:	4c0d      	ldr	r4, [pc, #52]	@ (8007a80 <__libc_init_array+0x3c>)
 8007a4a:	1b64      	subs	r4, r4, r5
 8007a4c:	10a4      	asrs	r4, r4, #2
 8007a4e:	2600      	movs	r6, #0
 8007a50:	42a6      	cmp	r6, r4
 8007a52:	d109      	bne.n	8007a68 <__libc_init_array+0x24>
 8007a54:	4d0b      	ldr	r5, [pc, #44]	@ (8007a84 <__libc_init_array+0x40>)
 8007a56:	4c0c      	ldr	r4, [pc, #48]	@ (8007a88 <__libc_init_array+0x44>)
 8007a58:	f001 fc80 	bl	800935c <_init>
 8007a5c:	1b64      	subs	r4, r4, r5
 8007a5e:	10a4      	asrs	r4, r4, #2
 8007a60:	2600      	movs	r6, #0
 8007a62:	42a6      	cmp	r6, r4
 8007a64:	d105      	bne.n	8007a72 <__libc_init_array+0x2e>
 8007a66:	bd70      	pop	{r4, r5, r6, pc}
 8007a68:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a6c:	4798      	blx	r3
 8007a6e:	3601      	adds	r6, #1
 8007a70:	e7ee      	b.n	8007a50 <__libc_init_array+0xc>
 8007a72:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a76:	4798      	blx	r3
 8007a78:	3601      	adds	r6, #1
 8007a7a:	e7f2      	b.n	8007a62 <__libc_init_array+0x1e>
 8007a7c:	08009840 	.word	0x08009840
 8007a80:	08009840 	.word	0x08009840
 8007a84:	08009840 	.word	0x08009840
 8007a88:	08009844 	.word	0x08009844

08007a8c <__retarget_lock_init_recursive>:
 8007a8c:	4770      	bx	lr

08007a8e <__retarget_lock_acquire_recursive>:
 8007a8e:	4770      	bx	lr

08007a90 <__retarget_lock_release_recursive>:
 8007a90:	4770      	bx	lr
	...

08007a94 <_free_r>:
 8007a94:	b538      	push	{r3, r4, r5, lr}
 8007a96:	4605      	mov	r5, r0
 8007a98:	2900      	cmp	r1, #0
 8007a9a:	d041      	beq.n	8007b20 <_free_r+0x8c>
 8007a9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007aa0:	1f0c      	subs	r4, r1, #4
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	bfb8      	it	lt
 8007aa6:	18e4      	addlt	r4, r4, r3
 8007aa8:	f000 f8e0 	bl	8007c6c <__malloc_lock>
 8007aac:	4a1d      	ldr	r2, [pc, #116]	@ (8007b24 <_free_r+0x90>)
 8007aae:	6813      	ldr	r3, [r2, #0]
 8007ab0:	b933      	cbnz	r3, 8007ac0 <_free_r+0x2c>
 8007ab2:	6063      	str	r3, [r4, #4]
 8007ab4:	6014      	str	r4, [r2, #0]
 8007ab6:	4628      	mov	r0, r5
 8007ab8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007abc:	f000 b8dc 	b.w	8007c78 <__malloc_unlock>
 8007ac0:	42a3      	cmp	r3, r4
 8007ac2:	d908      	bls.n	8007ad6 <_free_r+0x42>
 8007ac4:	6820      	ldr	r0, [r4, #0]
 8007ac6:	1821      	adds	r1, r4, r0
 8007ac8:	428b      	cmp	r3, r1
 8007aca:	bf01      	itttt	eq
 8007acc:	6819      	ldreq	r1, [r3, #0]
 8007ace:	685b      	ldreq	r3, [r3, #4]
 8007ad0:	1809      	addeq	r1, r1, r0
 8007ad2:	6021      	streq	r1, [r4, #0]
 8007ad4:	e7ed      	b.n	8007ab2 <_free_r+0x1e>
 8007ad6:	461a      	mov	r2, r3
 8007ad8:	685b      	ldr	r3, [r3, #4]
 8007ada:	b10b      	cbz	r3, 8007ae0 <_free_r+0x4c>
 8007adc:	42a3      	cmp	r3, r4
 8007ade:	d9fa      	bls.n	8007ad6 <_free_r+0x42>
 8007ae0:	6811      	ldr	r1, [r2, #0]
 8007ae2:	1850      	adds	r0, r2, r1
 8007ae4:	42a0      	cmp	r0, r4
 8007ae6:	d10b      	bne.n	8007b00 <_free_r+0x6c>
 8007ae8:	6820      	ldr	r0, [r4, #0]
 8007aea:	4401      	add	r1, r0
 8007aec:	1850      	adds	r0, r2, r1
 8007aee:	4283      	cmp	r3, r0
 8007af0:	6011      	str	r1, [r2, #0]
 8007af2:	d1e0      	bne.n	8007ab6 <_free_r+0x22>
 8007af4:	6818      	ldr	r0, [r3, #0]
 8007af6:	685b      	ldr	r3, [r3, #4]
 8007af8:	6053      	str	r3, [r2, #4]
 8007afa:	4408      	add	r0, r1
 8007afc:	6010      	str	r0, [r2, #0]
 8007afe:	e7da      	b.n	8007ab6 <_free_r+0x22>
 8007b00:	d902      	bls.n	8007b08 <_free_r+0x74>
 8007b02:	230c      	movs	r3, #12
 8007b04:	602b      	str	r3, [r5, #0]
 8007b06:	e7d6      	b.n	8007ab6 <_free_r+0x22>
 8007b08:	6820      	ldr	r0, [r4, #0]
 8007b0a:	1821      	adds	r1, r4, r0
 8007b0c:	428b      	cmp	r3, r1
 8007b0e:	bf04      	itt	eq
 8007b10:	6819      	ldreq	r1, [r3, #0]
 8007b12:	685b      	ldreq	r3, [r3, #4]
 8007b14:	6063      	str	r3, [r4, #4]
 8007b16:	bf04      	itt	eq
 8007b18:	1809      	addeq	r1, r1, r0
 8007b1a:	6021      	streq	r1, [r4, #0]
 8007b1c:	6054      	str	r4, [r2, #4]
 8007b1e:	e7ca      	b.n	8007ab6 <_free_r+0x22>
 8007b20:	bd38      	pop	{r3, r4, r5, pc}
 8007b22:	bf00      	nop
 8007b24:	200004bc 	.word	0x200004bc

08007b28 <sbrk_aligned>:
 8007b28:	b570      	push	{r4, r5, r6, lr}
 8007b2a:	4e0f      	ldr	r6, [pc, #60]	@ (8007b68 <sbrk_aligned+0x40>)
 8007b2c:	460c      	mov	r4, r1
 8007b2e:	6831      	ldr	r1, [r6, #0]
 8007b30:	4605      	mov	r5, r0
 8007b32:	b911      	cbnz	r1, 8007b3a <sbrk_aligned+0x12>
 8007b34:	f000 fca4 	bl	8008480 <_sbrk_r>
 8007b38:	6030      	str	r0, [r6, #0]
 8007b3a:	4621      	mov	r1, r4
 8007b3c:	4628      	mov	r0, r5
 8007b3e:	f000 fc9f 	bl	8008480 <_sbrk_r>
 8007b42:	1c43      	adds	r3, r0, #1
 8007b44:	d103      	bne.n	8007b4e <sbrk_aligned+0x26>
 8007b46:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007b4a:	4620      	mov	r0, r4
 8007b4c:	bd70      	pop	{r4, r5, r6, pc}
 8007b4e:	1cc4      	adds	r4, r0, #3
 8007b50:	f024 0403 	bic.w	r4, r4, #3
 8007b54:	42a0      	cmp	r0, r4
 8007b56:	d0f8      	beq.n	8007b4a <sbrk_aligned+0x22>
 8007b58:	1a21      	subs	r1, r4, r0
 8007b5a:	4628      	mov	r0, r5
 8007b5c:	f000 fc90 	bl	8008480 <_sbrk_r>
 8007b60:	3001      	adds	r0, #1
 8007b62:	d1f2      	bne.n	8007b4a <sbrk_aligned+0x22>
 8007b64:	e7ef      	b.n	8007b46 <sbrk_aligned+0x1e>
 8007b66:	bf00      	nop
 8007b68:	200004b8 	.word	0x200004b8

08007b6c <_malloc_r>:
 8007b6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b70:	1ccd      	adds	r5, r1, #3
 8007b72:	f025 0503 	bic.w	r5, r5, #3
 8007b76:	3508      	adds	r5, #8
 8007b78:	2d0c      	cmp	r5, #12
 8007b7a:	bf38      	it	cc
 8007b7c:	250c      	movcc	r5, #12
 8007b7e:	2d00      	cmp	r5, #0
 8007b80:	4606      	mov	r6, r0
 8007b82:	db01      	blt.n	8007b88 <_malloc_r+0x1c>
 8007b84:	42a9      	cmp	r1, r5
 8007b86:	d904      	bls.n	8007b92 <_malloc_r+0x26>
 8007b88:	230c      	movs	r3, #12
 8007b8a:	6033      	str	r3, [r6, #0]
 8007b8c:	2000      	movs	r0, #0
 8007b8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b92:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007c68 <_malloc_r+0xfc>
 8007b96:	f000 f869 	bl	8007c6c <__malloc_lock>
 8007b9a:	f8d8 3000 	ldr.w	r3, [r8]
 8007b9e:	461c      	mov	r4, r3
 8007ba0:	bb44      	cbnz	r4, 8007bf4 <_malloc_r+0x88>
 8007ba2:	4629      	mov	r1, r5
 8007ba4:	4630      	mov	r0, r6
 8007ba6:	f7ff ffbf 	bl	8007b28 <sbrk_aligned>
 8007baa:	1c43      	adds	r3, r0, #1
 8007bac:	4604      	mov	r4, r0
 8007bae:	d158      	bne.n	8007c62 <_malloc_r+0xf6>
 8007bb0:	f8d8 4000 	ldr.w	r4, [r8]
 8007bb4:	4627      	mov	r7, r4
 8007bb6:	2f00      	cmp	r7, #0
 8007bb8:	d143      	bne.n	8007c42 <_malloc_r+0xd6>
 8007bba:	2c00      	cmp	r4, #0
 8007bbc:	d04b      	beq.n	8007c56 <_malloc_r+0xea>
 8007bbe:	6823      	ldr	r3, [r4, #0]
 8007bc0:	4639      	mov	r1, r7
 8007bc2:	4630      	mov	r0, r6
 8007bc4:	eb04 0903 	add.w	r9, r4, r3
 8007bc8:	f000 fc5a 	bl	8008480 <_sbrk_r>
 8007bcc:	4581      	cmp	r9, r0
 8007bce:	d142      	bne.n	8007c56 <_malloc_r+0xea>
 8007bd0:	6821      	ldr	r1, [r4, #0]
 8007bd2:	1a6d      	subs	r5, r5, r1
 8007bd4:	4629      	mov	r1, r5
 8007bd6:	4630      	mov	r0, r6
 8007bd8:	f7ff ffa6 	bl	8007b28 <sbrk_aligned>
 8007bdc:	3001      	adds	r0, #1
 8007bde:	d03a      	beq.n	8007c56 <_malloc_r+0xea>
 8007be0:	6823      	ldr	r3, [r4, #0]
 8007be2:	442b      	add	r3, r5
 8007be4:	6023      	str	r3, [r4, #0]
 8007be6:	f8d8 3000 	ldr.w	r3, [r8]
 8007bea:	685a      	ldr	r2, [r3, #4]
 8007bec:	bb62      	cbnz	r2, 8007c48 <_malloc_r+0xdc>
 8007bee:	f8c8 7000 	str.w	r7, [r8]
 8007bf2:	e00f      	b.n	8007c14 <_malloc_r+0xa8>
 8007bf4:	6822      	ldr	r2, [r4, #0]
 8007bf6:	1b52      	subs	r2, r2, r5
 8007bf8:	d420      	bmi.n	8007c3c <_malloc_r+0xd0>
 8007bfa:	2a0b      	cmp	r2, #11
 8007bfc:	d917      	bls.n	8007c2e <_malloc_r+0xc2>
 8007bfe:	1961      	adds	r1, r4, r5
 8007c00:	42a3      	cmp	r3, r4
 8007c02:	6025      	str	r5, [r4, #0]
 8007c04:	bf18      	it	ne
 8007c06:	6059      	strne	r1, [r3, #4]
 8007c08:	6863      	ldr	r3, [r4, #4]
 8007c0a:	bf08      	it	eq
 8007c0c:	f8c8 1000 	streq.w	r1, [r8]
 8007c10:	5162      	str	r2, [r4, r5]
 8007c12:	604b      	str	r3, [r1, #4]
 8007c14:	4630      	mov	r0, r6
 8007c16:	f000 f82f 	bl	8007c78 <__malloc_unlock>
 8007c1a:	f104 000b 	add.w	r0, r4, #11
 8007c1e:	1d23      	adds	r3, r4, #4
 8007c20:	f020 0007 	bic.w	r0, r0, #7
 8007c24:	1ac2      	subs	r2, r0, r3
 8007c26:	bf1c      	itt	ne
 8007c28:	1a1b      	subne	r3, r3, r0
 8007c2a:	50a3      	strne	r3, [r4, r2]
 8007c2c:	e7af      	b.n	8007b8e <_malloc_r+0x22>
 8007c2e:	6862      	ldr	r2, [r4, #4]
 8007c30:	42a3      	cmp	r3, r4
 8007c32:	bf0c      	ite	eq
 8007c34:	f8c8 2000 	streq.w	r2, [r8]
 8007c38:	605a      	strne	r2, [r3, #4]
 8007c3a:	e7eb      	b.n	8007c14 <_malloc_r+0xa8>
 8007c3c:	4623      	mov	r3, r4
 8007c3e:	6864      	ldr	r4, [r4, #4]
 8007c40:	e7ae      	b.n	8007ba0 <_malloc_r+0x34>
 8007c42:	463c      	mov	r4, r7
 8007c44:	687f      	ldr	r7, [r7, #4]
 8007c46:	e7b6      	b.n	8007bb6 <_malloc_r+0x4a>
 8007c48:	461a      	mov	r2, r3
 8007c4a:	685b      	ldr	r3, [r3, #4]
 8007c4c:	42a3      	cmp	r3, r4
 8007c4e:	d1fb      	bne.n	8007c48 <_malloc_r+0xdc>
 8007c50:	2300      	movs	r3, #0
 8007c52:	6053      	str	r3, [r2, #4]
 8007c54:	e7de      	b.n	8007c14 <_malloc_r+0xa8>
 8007c56:	230c      	movs	r3, #12
 8007c58:	6033      	str	r3, [r6, #0]
 8007c5a:	4630      	mov	r0, r6
 8007c5c:	f000 f80c 	bl	8007c78 <__malloc_unlock>
 8007c60:	e794      	b.n	8007b8c <_malloc_r+0x20>
 8007c62:	6005      	str	r5, [r0, #0]
 8007c64:	e7d6      	b.n	8007c14 <_malloc_r+0xa8>
 8007c66:	bf00      	nop
 8007c68:	200004bc 	.word	0x200004bc

08007c6c <__malloc_lock>:
 8007c6c:	4801      	ldr	r0, [pc, #4]	@ (8007c74 <__malloc_lock+0x8>)
 8007c6e:	f7ff bf0e 	b.w	8007a8e <__retarget_lock_acquire_recursive>
 8007c72:	bf00      	nop
 8007c74:	200004b4 	.word	0x200004b4

08007c78 <__malloc_unlock>:
 8007c78:	4801      	ldr	r0, [pc, #4]	@ (8007c80 <__malloc_unlock+0x8>)
 8007c7a:	f7ff bf09 	b.w	8007a90 <__retarget_lock_release_recursive>
 8007c7e:	bf00      	nop
 8007c80:	200004b4 	.word	0x200004b4

08007c84 <__sfputc_r>:
 8007c84:	6893      	ldr	r3, [r2, #8]
 8007c86:	3b01      	subs	r3, #1
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	b410      	push	{r4}
 8007c8c:	6093      	str	r3, [r2, #8]
 8007c8e:	da08      	bge.n	8007ca2 <__sfputc_r+0x1e>
 8007c90:	6994      	ldr	r4, [r2, #24]
 8007c92:	42a3      	cmp	r3, r4
 8007c94:	db01      	blt.n	8007c9a <__sfputc_r+0x16>
 8007c96:	290a      	cmp	r1, #10
 8007c98:	d103      	bne.n	8007ca2 <__sfputc_r+0x1e>
 8007c9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007c9e:	f7ff bde8 	b.w	8007872 <__swbuf_r>
 8007ca2:	6813      	ldr	r3, [r2, #0]
 8007ca4:	1c58      	adds	r0, r3, #1
 8007ca6:	6010      	str	r0, [r2, #0]
 8007ca8:	7019      	strb	r1, [r3, #0]
 8007caa:	4608      	mov	r0, r1
 8007cac:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007cb0:	4770      	bx	lr

08007cb2 <__sfputs_r>:
 8007cb2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cb4:	4606      	mov	r6, r0
 8007cb6:	460f      	mov	r7, r1
 8007cb8:	4614      	mov	r4, r2
 8007cba:	18d5      	adds	r5, r2, r3
 8007cbc:	42ac      	cmp	r4, r5
 8007cbe:	d101      	bne.n	8007cc4 <__sfputs_r+0x12>
 8007cc0:	2000      	movs	r0, #0
 8007cc2:	e007      	b.n	8007cd4 <__sfputs_r+0x22>
 8007cc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007cc8:	463a      	mov	r2, r7
 8007cca:	4630      	mov	r0, r6
 8007ccc:	f7ff ffda 	bl	8007c84 <__sfputc_r>
 8007cd0:	1c43      	adds	r3, r0, #1
 8007cd2:	d1f3      	bne.n	8007cbc <__sfputs_r+0xa>
 8007cd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007cd8 <_vfiprintf_r>:
 8007cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cdc:	460d      	mov	r5, r1
 8007cde:	b09d      	sub	sp, #116	@ 0x74
 8007ce0:	4614      	mov	r4, r2
 8007ce2:	4698      	mov	r8, r3
 8007ce4:	4606      	mov	r6, r0
 8007ce6:	b118      	cbz	r0, 8007cf0 <_vfiprintf_r+0x18>
 8007ce8:	6a03      	ldr	r3, [r0, #32]
 8007cea:	b90b      	cbnz	r3, 8007cf0 <_vfiprintf_r+0x18>
 8007cec:	f7ff fcd8 	bl	80076a0 <__sinit>
 8007cf0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007cf2:	07d9      	lsls	r1, r3, #31
 8007cf4:	d405      	bmi.n	8007d02 <_vfiprintf_r+0x2a>
 8007cf6:	89ab      	ldrh	r3, [r5, #12]
 8007cf8:	059a      	lsls	r2, r3, #22
 8007cfa:	d402      	bmi.n	8007d02 <_vfiprintf_r+0x2a>
 8007cfc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007cfe:	f7ff fec6 	bl	8007a8e <__retarget_lock_acquire_recursive>
 8007d02:	89ab      	ldrh	r3, [r5, #12]
 8007d04:	071b      	lsls	r3, r3, #28
 8007d06:	d501      	bpl.n	8007d0c <_vfiprintf_r+0x34>
 8007d08:	692b      	ldr	r3, [r5, #16]
 8007d0a:	b99b      	cbnz	r3, 8007d34 <_vfiprintf_r+0x5c>
 8007d0c:	4629      	mov	r1, r5
 8007d0e:	4630      	mov	r0, r6
 8007d10:	f7ff fdee 	bl	80078f0 <__swsetup_r>
 8007d14:	b170      	cbz	r0, 8007d34 <_vfiprintf_r+0x5c>
 8007d16:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007d18:	07dc      	lsls	r4, r3, #31
 8007d1a:	d504      	bpl.n	8007d26 <_vfiprintf_r+0x4e>
 8007d1c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007d20:	b01d      	add	sp, #116	@ 0x74
 8007d22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d26:	89ab      	ldrh	r3, [r5, #12]
 8007d28:	0598      	lsls	r0, r3, #22
 8007d2a:	d4f7      	bmi.n	8007d1c <_vfiprintf_r+0x44>
 8007d2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007d2e:	f7ff feaf 	bl	8007a90 <__retarget_lock_release_recursive>
 8007d32:	e7f3      	b.n	8007d1c <_vfiprintf_r+0x44>
 8007d34:	2300      	movs	r3, #0
 8007d36:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d38:	2320      	movs	r3, #32
 8007d3a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007d3e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007d42:	2330      	movs	r3, #48	@ 0x30
 8007d44:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007ef4 <_vfiprintf_r+0x21c>
 8007d48:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007d4c:	f04f 0901 	mov.w	r9, #1
 8007d50:	4623      	mov	r3, r4
 8007d52:	469a      	mov	sl, r3
 8007d54:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d58:	b10a      	cbz	r2, 8007d5e <_vfiprintf_r+0x86>
 8007d5a:	2a25      	cmp	r2, #37	@ 0x25
 8007d5c:	d1f9      	bne.n	8007d52 <_vfiprintf_r+0x7a>
 8007d5e:	ebba 0b04 	subs.w	fp, sl, r4
 8007d62:	d00b      	beq.n	8007d7c <_vfiprintf_r+0xa4>
 8007d64:	465b      	mov	r3, fp
 8007d66:	4622      	mov	r2, r4
 8007d68:	4629      	mov	r1, r5
 8007d6a:	4630      	mov	r0, r6
 8007d6c:	f7ff ffa1 	bl	8007cb2 <__sfputs_r>
 8007d70:	3001      	adds	r0, #1
 8007d72:	f000 80a7 	beq.w	8007ec4 <_vfiprintf_r+0x1ec>
 8007d76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007d78:	445a      	add	r2, fp
 8007d7a:	9209      	str	r2, [sp, #36]	@ 0x24
 8007d7c:	f89a 3000 	ldrb.w	r3, [sl]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	f000 809f 	beq.w	8007ec4 <_vfiprintf_r+0x1ec>
 8007d86:	2300      	movs	r3, #0
 8007d88:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007d8c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007d90:	f10a 0a01 	add.w	sl, sl, #1
 8007d94:	9304      	str	r3, [sp, #16]
 8007d96:	9307      	str	r3, [sp, #28]
 8007d98:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007d9c:	931a      	str	r3, [sp, #104]	@ 0x68
 8007d9e:	4654      	mov	r4, sl
 8007da0:	2205      	movs	r2, #5
 8007da2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007da6:	4853      	ldr	r0, [pc, #332]	@ (8007ef4 <_vfiprintf_r+0x21c>)
 8007da8:	f7f8 fa32 	bl	8000210 <memchr>
 8007dac:	9a04      	ldr	r2, [sp, #16]
 8007dae:	b9d8      	cbnz	r0, 8007de8 <_vfiprintf_r+0x110>
 8007db0:	06d1      	lsls	r1, r2, #27
 8007db2:	bf44      	itt	mi
 8007db4:	2320      	movmi	r3, #32
 8007db6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007dba:	0713      	lsls	r3, r2, #28
 8007dbc:	bf44      	itt	mi
 8007dbe:	232b      	movmi	r3, #43	@ 0x2b
 8007dc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007dc4:	f89a 3000 	ldrb.w	r3, [sl]
 8007dc8:	2b2a      	cmp	r3, #42	@ 0x2a
 8007dca:	d015      	beq.n	8007df8 <_vfiprintf_r+0x120>
 8007dcc:	9a07      	ldr	r2, [sp, #28]
 8007dce:	4654      	mov	r4, sl
 8007dd0:	2000      	movs	r0, #0
 8007dd2:	f04f 0c0a 	mov.w	ip, #10
 8007dd6:	4621      	mov	r1, r4
 8007dd8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007ddc:	3b30      	subs	r3, #48	@ 0x30
 8007dde:	2b09      	cmp	r3, #9
 8007de0:	d94b      	bls.n	8007e7a <_vfiprintf_r+0x1a2>
 8007de2:	b1b0      	cbz	r0, 8007e12 <_vfiprintf_r+0x13a>
 8007de4:	9207      	str	r2, [sp, #28]
 8007de6:	e014      	b.n	8007e12 <_vfiprintf_r+0x13a>
 8007de8:	eba0 0308 	sub.w	r3, r0, r8
 8007dec:	fa09 f303 	lsl.w	r3, r9, r3
 8007df0:	4313      	orrs	r3, r2
 8007df2:	9304      	str	r3, [sp, #16]
 8007df4:	46a2      	mov	sl, r4
 8007df6:	e7d2      	b.n	8007d9e <_vfiprintf_r+0xc6>
 8007df8:	9b03      	ldr	r3, [sp, #12]
 8007dfa:	1d19      	adds	r1, r3, #4
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	9103      	str	r1, [sp, #12]
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	bfbb      	ittet	lt
 8007e04:	425b      	neglt	r3, r3
 8007e06:	f042 0202 	orrlt.w	r2, r2, #2
 8007e0a:	9307      	strge	r3, [sp, #28]
 8007e0c:	9307      	strlt	r3, [sp, #28]
 8007e0e:	bfb8      	it	lt
 8007e10:	9204      	strlt	r2, [sp, #16]
 8007e12:	7823      	ldrb	r3, [r4, #0]
 8007e14:	2b2e      	cmp	r3, #46	@ 0x2e
 8007e16:	d10a      	bne.n	8007e2e <_vfiprintf_r+0x156>
 8007e18:	7863      	ldrb	r3, [r4, #1]
 8007e1a:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e1c:	d132      	bne.n	8007e84 <_vfiprintf_r+0x1ac>
 8007e1e:	9b03      	ldr	r3, [sp, #12]
 8007e20:	1d1a      	adds	r2, r3, #4
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	9203      	str	r2, [sp, #12]
 8007e26:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007e2a:	3402      	adds	r4, #2
 8007e2c:	9305      	str	r3, [sp, #20]
 8007e2e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007f04 <_vfiprintf_r+0x22c>
 8007e32:	7821      	ldrb	r1, [r4, #0]
 8007e34:	2203      	movs	r2, #3
 8007e36:	4650      	mov	r0, sl
 8007e38:	f7f8 f9ea 	bl	8000210 <memchr>
 8007e3c:	b138      	cbz	r0, 8007e4e <_vfiprintf_r+0x176>
 8007e3e:	9b04      	ldr	r3, [sp, #16]
 8007e40:	eba0 000a 	sub.w	r0, r0, sl
 8007e44:	2240      	movs	r2, #64	@ 0x40
 8007e46:	4082      	lsls	r2, r0
 8007e48:	4313      	orrs	r3, r2
 8007e4a:	3401      	adds	r4, #1
 8007e4c:	9304      	str	r3, [sp, #16]
 8007e4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e52:	4829      	ldr	r0, [pc, #164]	@ (8007ef8 <_vfiprintf_r+0x220>)
 8007e54:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007e58:	2206      	movs	r2, #6
 8007e5a:	f7f8 f9d9 	bl	8000210 <memchr>
 8007e5e:	2800      	cmp	r0, #0
 8007e60:	d03f      	beq.n	8007ee2 <_vfiprintf_r+0x20a>
 8007e62:	4b26      	ldr	r3, [pc, #152]	@ (8007efc <_vfiprintf_r+0x224>)
 8007e64:	bb1b      	cbnz	r3, 8007eae <_vfiprintf_r+0x1d6>
 8007e66:	9b03      	ldr	r3, [sp, #12]
 8007e68:	3307      	adds	r3, #7
 8007e6a:	f023 0307 	bic.w	r3, r3, #7
 8007e6e:	3308      	adds	r3, #8
 8007e70:	9303      	str	r3, [sp, #12]
 8007e72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e74:	443b      	add	r3, r7
 8007e76:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e78:	e76a      	b.n	8007d50 <_vfiprintf_r+0x78>
 8007e7a:	fb0c 3202 	mla	r2, ip, r2, r3
 8007e7e:	460c      	mov	r4, r1
 8007e80:	2001      	movs	r0, #1
 8007e82:	e7a8      	b.n	8007dd6 <_vfiprintf_r+0xfe>
 8007e84:	2300      	movs	r3, #0
 8007e86:	3401      	adds	r4, #1
 8007e88:	9305      	str	r3, [sp, #20]
 8007e8a:	4619      	mov	r1, r3
 8007e8c:	f04f 0c0a 	mov.w	ip, #10
 8007e90:	4620      	mov	r0, r4
 8007e92:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e96:	3a30      	subs	r2, #48	@ 0x30
 8007e98:	2a09      	cmp	r2, #9
 8007e9a:	d903      	bls.n	8007ea4 <_vfiprintf_r+0x1cc>
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d0c6      	beq.n	8007e2e <_vfiprintf_r+0x156>
 8007ea0:	9105      	str	r1, [sp, #20]
 8007ea2:	e7c4      	b.n	8007e2e <_vfiprintf_r+0x156>
 8007ea4:	fb0c 2101 	mla	r1, ip, r1, r2
 8007ea8:	4604      	mov	r4, r0
 8007eaa:	2301      	movs	r3, #1
 8007eac:	e7f0      	b.n	8007e90 <_vfiprintf_r+0x1b8>
 8007eae:	ab03      	add	r3, sp, #12
 8007eb0:	9300      	str	r3, [sp, #0]
 8007eb2:	462a      	mov	r2, r5
 8007eb4:	4b12      	ldr	r3, [pc, #72]	@ (8007f00 <_vfiprintf_r+0x228>)
 8007eb6:	a904      	add	r1, sp, #16
 8007eb8:	4630      	mov	r0, r6
 8007eba:	f3af 8000 	nop.w
 8007ebe:	4607      	mov	r7, r0
 8007ec0:	1c78      	adds	r0, r7, #1
 8007ec2:	d1d6      	bne.n	8007e72 <_vfiprintf_r+0x19a>
 8007ec4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007ec6:	07d9      	lsls	r1, r3, #31
 8007ec8:	d405      	bmi.n	8007ed6 <_vfiprintf_r+0x1fe>
 8007eca:	89ab      	ldrh	r3, [r5, #12]
 8007ecc:	059a      	lsls	r2, r3, #22
 8007ece:	d402      	bmi.n	8007ed6 <_vfiprintf_r+0x1fe>
 8007ed0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007ed2:	f7ff fddd 	bl	8007a90 <__retarget_lock_release_recursive>
 8007ed6:	89ab      	ldrh	r3, [r5, #12]
 8007ed8:	065b      	lsls	r3, r3, #25
 8007eda:	f53f af1f 	bmi.w	8007d1c <_vfiprintf_r+0x44>
 8007ede:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007ee0:	e71e      	b.n	8007d20 <_vfiprintf_r+0x48>
 8007ee2:	ab03      	add	r3, sp, #12
 8007ee4:	9300      	str	r3, [sp, #0]
 8007ee6:	462a      	mov	r2, r5
 8007ee8:	4b05      	ldr	r3, [pc, #20]	@ (8007f00 <_vfiprintf_r+0x228>)
 8007eea:	a904      	add	r1, sp, #16
 8007eec:	4630      	mov	r0, r6
 8007eee:	f000 f879 	bl	8007fe4 <_printf_i>
 8007ef2:	e7e4      	b.n	8007ebe <_vfiprintf_r+0x1e6>
 8007ef4:	080097c0 	.word	0x080097c0
 8007ef8:	080097ca 	.word	0x080097ca
 8007efc:	00000000 	.word	0x00000000
 8007f00:	08007cb3 	.word	0x08007cb3
 8007f04:	080097c6 	.word	0x080097c6

08007f08 <_printf_common>:
 8007f08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f0c:	4616      	mov	r6, r2
 8007f0e:	4698      	mov	r8, r3
 8007f10:	688a      	ldr	r2, [r1, #8]
 8007f12:	690b      	ldr	r3, [r1, #16]
 8007f14:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007f18:	4293      	cmp	r3, r2
 8007f1a:	bfb8      	it	lt
 8007f1c:	4613      	movlt	r3, r2
 8007f1e:	6033      	str	r3, [r6, #0]
 8007f20:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007f24:	4607      	mov	r7, r0
 8007f26:	460c      	mov	r4, r1
 8007f28:	b10a      	cbz	r2, 8007f2e <_printf_common+0x26>
 8007f2a:	3301      	adds	r3, #1
 8007f2c:	6033      	str	r3, [r6, #0]
 8007f2e:	6823      	ldr	r3, [r4, #0]
 8007f30:	0699      	lsls	r1, r3, #26
 8007f32:	bf42      	ittt	mi
 8007f34:	6833      	ldrmi	r3, [r6, #0]
 8007f36:	3302      	addmi	r3, #2
 8007f38:	6033      	strmi	r3, [r6, #0]
 8007f3a:	6825      	ldr	r5, [r4, #0]
 8007f3c:	f015 0506 	ands.w	r5, r5, #6
 8007f40:	d106      	bne.n	8007f50 <_printf_common+0x48>
 8007f42:	f104 0a19 	add.w	sl, r4, #25
 8007f46:	68e3      	ldr	r3, [r4, #12]
 8007f48:	6832      	ldr	r2, [r6, #0]
 8007f4a:	1a9b      	subs	r3, r3, r2
 8007f4c:	42ab      	cmp	r3, r5
 8007f4e:	dc26      	bgt.n	8007f9e <_printf_common+0x96>
 8007f50:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007f54:	6822      	ldr	r2, [r4, #0]
 8007f56:	3b00      	subs	r3, #0
 8007f58:	bf18      	it	ne
 8007f5a:	2301      	movne	r3, #1
 8007f5c:	0692      	lsls	r2, r2, #26
 8007f5e:	d42b      	bmi.n	8007fb8 <_printf_common+0xb0>
 8007f60:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007f64:	4641      	mov	r1, r8
 8007f66:	4638      	mov	r0, r7
 8007f68:	47c8      	blx	r9
 8007f6a:	3001      	adds	r0, #1
 8007f6c:	d01e      	beq.n	8007fac <_printf_common+0xa4>
 8007f6e:	6823      	ldr	r3, [r4, #0]
 8007f70:	6922      	ldr	r2, [r4, #16]
 8007f72:	f003 0306 	and.w	r3, r3, #6
 8007f76:	2b04      	cmp	r3, #4
 8007f78:	bf02      	ittt	eq
 8007f7a:	68e5      	ldreq	r5, [r4, #12]
 8007f7c:	6833      	ldreq	r3, [r6, #0]
 8007f7e:	1aed      	subeq	r5, r5, r3
 8007f80:	68a3      	ldr	r3, [r4, #8]
 8007f82:	bf0c      	ite	eq
 8007f84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007f88:	2500      	movne	r5, #0
 8007f8a:	4293      	cmp	r3, r2
 8007f8c:	bfc4      	itt	gt
 8007f8e:	1a9b      	subgt	r3, r3, r2
 8007f90:	18ed      	addgt	r5, r5, r3
 8007f92:	2600      	movs	r6, #0
 8007f94:	341a      	adds	r4, #26
 8007f96:	42b5      	cmp	r5, r6
 8007f98:	d11a      	bne.n	8007fd0 <_printf_common+0xc8>
 8007f9a:	2000      	movs	r0, #0
 8007f9c:	e008      	b.n	8007fb0 <_printf_common+0xa8>
 8007f9e:	2301      	movs	r3, #1
 8007fa0:	4652      	mov	r2, sl
 8007fa2:	4641      	mov	r1, r8
 8007fa4:	4638      	mov	r0, r7
 8007fa6:	47c8      	blx	r9
 8007fa8:	3001      	adds	r0, #1
 8007faa:	d103      	bne.n	8007fb4 <_printf_common+0xac>
 8007fac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007fb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fb4:	3501      	adds	r5, #1
 8007fb6:	e7c6      	b.n	8007f46 <_printf_common+0x3e>
 8007fb8:	18e1      	adds	r1, r4, r3
 8007fba:	1c5a      	adds	r2, r3, #1
 8007fbc:	2030      	movs	r0, #48	@ 0x30
 8007fbe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007fc2:	4422      	add	r2, r4
 8007fc4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007fc8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007fcc:	3302      	adds	r3, #2
 8007fce:	e7c7      	b.n	8007f60 <_printf_common+0x58>
 8007fd0:	2301      	movs	r3, #1
 8007fd2:	4622      	mov	r2, r4
 8007fd4:	4641      	mov	r1, r8
 8007fd6:	4638      	mov	r0, r7
 8007fd8:	47c8      	blx	r9
 8007fda:	3001      	adds	r0, #1
 8007fdc:	d0e6      	beq.n	8007fac <_printf_common+0xa4>
 8007fde:	3601      	adds	r6, #1
 8007fe0:	e7d9      	b.n	8007f96 <_printf_common+0x8e>
	...

08007fe4 <_printf_i>:
 8007fe4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007fe8:	7e0f      	ldrb	r7, [r1, #24]
 8007fea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007fec:	2f78      	cmp	r7, #120	@ 0x78
 8007fee:	4691      	mov	r9, r2
 8007ff0:	4680      	mov	r8, r0
 8007ff2:	460c      	mov	r4, r1
 8007ff4:	469a      	mov	sl, r3
 8007ff6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007ffa:	d807      	bhi.n	800800c <_printf_i+0x28>
 8007ffc:	2f62      	cmp	r7, #98	@ 0x62
 8007ffe:	d80a      	bhi.n	8008016 <_printf_i+0x32>
 8008000:	2f00      	cmp	r7, #0
 8008002:	f000 80d1 	beq.w	80081a8 <_printf_i+0x1c4>
 8008006:	2f58      	cmp	r7, #88	@ 0x58
 8008008:	f000 80b8 	beq.w	800817c <_printf_i+0x198>
 800800c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008010:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008014:	e03a      	b.n	800808c <_printf_i+0xa8>
 8008016:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800801a:	2b15      	cmp	r3, #21
 800801c:	d8f6      	bhi.n	800800c <_printf_i+0x28>
 800801e:	a101      	add	r1, pc, #4	@ (adr r1, 8008024 <_printf_i+0x40>)
 8008020:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008024:	0800807d 	.word	0x0800807d
 8008028:	08008091 	.word	0x08008091
 800802c:	0800800d 	.word	0x0800800d
 8008030:	0800800d 	.word	0x0800800d
 8008034:	0800800d 	.word	0x0800800d
 8008038:	0800800d 	.word	0x0800800d
 800803c:	08008091 	.word	0x08008091
 8008040:	0800800d 	.word	0x0800800d
 8008044:	0800800d 	.word	0x0800800d
 8008048:	0800800d 	.word	0x0800800d
 800804c:	0800800d 	.word	0x0800800d
 8008050:	0800818f 	.word	0x0800818f
 8008054:	080080bb 	.word	0x080080bb
 8008058:	08008149 	.word	0x08008149
 800805c:	0800800d 	.word	0x0800800d
 8008060:	0800800d 	.word	0x0800800d
 8008064:	080081b1 	.word	0x080081b1
 8008068:	0800800d 	.word	0x0800800d
 800806c:	080080bb 	.word	0x080080bb
 8008070:	0800800d 	.word	0x0800800d
 8008074:	0800800d 	.word	0x0800800d
 8008078:	08008151 	.word	0x08008151
 800807c:	6833      	ldr	r3, [r6, #0]
 800807e:	1d1a      	adds	r2, r3, #4
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	6032      	str	r2, [r6, #0]
 8008084:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008088:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800808c:	2301      	movs	r3, #1
 800808e:	e09c      	b.n	80081ca <_printf_i+0x1e6>
 8008090:	6833      	ldr	r3, [r6, #0]
 8008092:	6820      	ldr	r0, [r4, #0]
 8008094:	1d19      	adds	r1, r3, #4
 8008096:	6031      	str	r1, [r6, #0]
 8008098:	0606      	lsls	r6, r0, #24
 800809a:	d501      	bpl.n	80080a0 <_printf_i+0xbc>
 800809c:	681d      	ldr	r5, [r3, #0]
 800809e:	e003      	b.n	80080a8 <_printf_i+0xc4>
 80080a0:	0645      	lsls	r5, r0, #25
 80080a2:	d5fb      	bpl.n	800809c <_printf_i+0xb8>
 80080a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80080a8:	2d00      	cmp	r5, #0
 80080aa:	da03      	bge.n	80080b4 <_printf_i+0xd0>
 80080ac:	232d      	movs	r3, #45	@ 0x2d
 80080ae:	426d      	negs	r5, r5
 80080b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80080b4:	4858      	ldr	r0, [pc, #352]	@ (8008218 <_printf_i+0x234>)
 80080b6:	230a      	movs	r3, #10
 80080b8:	e011      	b.n	80080de <_printf_i+0xfa>
 80080ba:	6821      	ldr	r1, [r4, #0]
 80080bc:	6833      	ldr	r3, [r6, #0]
 80080be:	0608      	lsls	r0, r1, #24
 80080c0:	f853 5b04 	ldr.w	r5, [r3], #4
 80080c4:	d402      	bmi.n	80080cc <_printf_i+0xe8>
 80080c6:	0649      	lsls	r1, r1, #25
 80080c8:	bf48      	it	mi
 80080ca:	b2ad      	uxthmi	r5, r5
 80080cc:	2f6f      	cmp	r7, #111	@ 0x6f
 80080ce:	4852      	ldr	r0, [pc, #328]	@ (8008218 <_printf_i+0x234>)
 80080d0:	6033      	str	r3, [r6, #0]
 80080d2:	bf14      	ite	ne
 80080d4:	230a      	movne	r3, #10
 80080d6:	2308      	moveq	r3, #8
 80080d8:	2100      	movs	r1, #0
 80080da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80080de:	6866      	ldr	r6, [r4, #4]
 80080e0:	60a6      	str	r6, [r4, #8]
 80080e2:	2e00      	cmp	r6, #0
 80080e4:	db05      	blt.n	80080f2 <_printf_i+0x10e>
 80080e6:	6821      	ldr	r1, [r4, #0]
 80080e8:	432e      	orrs	r6, r5
 80080ea:	f021 0104 	bic.w	r1, r1, #4
 80080ee:	6021      	str	r1, [r4, #0]
 80080f0:	d04b      	beq.n	800818a <_printf_i+0x1a6>
 80080f2:	4616      	mov	r6, r2
 80080f4:	fbb5 f1f3 	udiv	r1, r5, r3
 80080f8:	fb03 5711 	mls	r7, r3, r1, r5
 80080fc:	5dc7      	ldrb	r7, [r0, r7]
 80080fe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008102:	462f      	mov	r7, r5
 8008104:	42bb      	cmp	r3, r7
 8008106:	460d      	mov	r5, r1
 8008108:	d9f4      	bls.n	80080f4 <_printf_i+0x110>
 800810a:	2b08      	cmp	r3, #8
 800810c:	d10b      	bne.n	8008126 <_printf_i+0x142>
 800810e:	6823      	ldr	r3, [r4, #0]
 8008110:	07df      	lsls	r7, r3, #31
 8008112:	d508      	bpl.n	8008126 <_printf_i+0x142>
 8008114:	6923      	ldr	r3, [r4, #16]
 8008116:	6861      	ldr	r1, [r4, #4]
 8008118:	4299      	cmp	r1, r3
 800811a:	bfde      	ittt	le
 800811c:	2330      	movle	r3, #48	@ 0x30
 800811e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008122:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8008126:	1b92      	subs	r2, r2, r6
 8008128:	6122      	str	r2, [r4, #16]
 800812a:	f8cd a000 	str.w	sl, [sp]
 800812e:	464b      	mov	r3, r9
 8008130:	aa03      	add	r2, sp, #12
 8008132:	4621      	mov	r1, r4
 8008134:	4640      	mov	r0, r8
 8008136:	f7ff fee7 	bl	8007f08 <_printf_common>
 800813a:	3001      	adds	r0, #1
 800813c:	d14a      	bne.n	80081d4 <_printf_i+0x1f0>
 800813e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008142:	b004      	add	sp, #16
 8008144:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008148:	6823      	ldr	r3, [r4, #0]
 800814a:	f043 0320 	orr.w	r3, r3, #32
 800814e:	6023      	str	r3, [r4, #0]
 8008150:	4832      	ldr	r0, [pc, #200]	@ (800821c <_printf_i+0x238>)
 8008152:	2778      	movs	r7, #120	@ 0x78
 8008154:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008158:	6823      	ldr	r3, [r4, #0]
 800815a:	6831      	ldr	r1, [r6, #0]
 800815c:	061f      	lsls	r7, r3, #24
 800815e:	f851 5b04 	ldr.w	r5, [r1], #4
 8008162:	d402      	bmi.n	800816a <_printf_i+0x186>
 8008164:	065f      	lsls	r7, r3, #25
 8008166:	bf48      	it	mi
 8008168:	b2ad      	uxthmi	r5, r5
 800816a:	6031      	str	r1, [r6, #0]
 800816c:	07d9      	lsls	r1, r3, #31
 800816e:	bf44      	itt	mi
 8008170:	f043 0320 	orrmi.w	r3, r3, #32
 8008174:	6023      	strmi	r3, [r4, #0]
 8008176:	b11d      	cbz	r5, 8008180 <_printf_i+0x19c>
 8008178:	2310      	movs	r3, #16
 800817a:	e7ad      	b.n	80080d8 <_printf_i+0xf4>
 800817c:	4826      	ldr	r0, [pc, #152]	@ (8008218 <_printf_i+0x234>)
 800817e:	e7e9      	b.n	8008154 <_printf_i+0x170>
 8008180:	6823      	ldr	r3, [r4, #0]
 8008182:	f023 0320 	bic.w	r3, r3, #32
 8008186:	6023      	str	r3, [r4, #0]
 8008188:	e7f6      	b.n	8008178 <_printf_i+0x194>
 800818a:	4616      	mov	r6, r2
 800818c:	e7bd      	b.n	800810a <_printf_i+0x126>
 800818e:	6833      	ldr	r3, [r6, #0]
 8008190:	6825      	ldr	r5, [r4, #0]
 8008192:	6961      	ldr	r1, [r4, #20]
 8008194:	1d18      	adds	r0, r3, #4
 8008196:	6030      	str	r0, [r6, #0]
 8008198:	062e      	lsls	r6, r5, #24
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	d501      	bpl.n	80081a2 <_printf_i+0x1be>
 800819e:	6019      	str	r1, [r3, #0]
 80081a0:	e002      	b.n	80081a8 <_printf_i+0x1c4>
 80081a2:	0668      	lsls	r0, r5, #25
 80081a4:	d5fb      	bpl.n	800819e <_printf_i+0x1ba>
 80081a6:	8019      	strh	r1, [r3, #0]
 80081a8:	2300      	movs	r3, #0
 80081aa:	6123      	str	r3, [r4, #16]
 80081ac:	4616      	mov	r6, r2
 80081ae:	e7bc      	b.n	800812a <_printf_i+0x146>
 80081b0:	6833      	ldr	r3, [r6, #0]
 80081b2:	1d1a      	adds	r2, r3, #4
 80081b4:	6032      	str	r2, [r6, #0]
 80081b6:	681e      	ldr	r6, [r3, #0]
 80081b8:	6862      	ldr	r2, [r4, #4]
 80081ba:	2100      	movs	r1, #0
 80081bc:	4630      	mov	r0, r6
 80081be:	f7f8 f827 	bl	8000210 <memchr>
 80081c2:	b108      	cbz	r0, 80081c8 <_printf_i+0x1e4>
 80081c4:	1b80      	subs	r0, r0, r6
 80081c6:	6060      	str	r0, [r4, #4]
 80081c8:	6863      	ldr	r3, [r4, #4]
 80081ca:	6123      	str	r3, [r4, #16]
 80081cc:	2300      	movs	r3, #0
 80081ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80081d2:	e7aa      	b.n	800812a <_printf_i+0x146>
 80081d4:	6923      	ldr	r3, [r4, #16]
 80081d6:	4632      	mov	r2, r6
 80081d8:	4649      	mov	r1, r9
 80081da:	4640      	mov	r0, r8
 80081dc:	47d0      	blx	sl
 80081de:	3001      	adds	r0, #1
 80081e0:	d0ad      	beq.n	800813e <_printf_i+0x15a>
 80081e2:	6823      	ldr	r3, [r4, #0]
 80081e4:	079b      	lsls	r3, r3, #30
 80081e6:	d413      	bmi.n	8008210 <_printf_i+0x22c>
 80081e8:	68e0      	ldr	r0, [r4, #12]
 80081ea:	9b03      	ldr	r3, [sp, #12]
 80081ec:	4298      	cmp	r0, r3
 80081ee:	bfb8      	it	lt
 80081f0:	4618      	movlt	r0, r3
 80081f2:	e7a6      	b.n	8008142 <_printf_i+0x15e>
 80081f4:	2301      	movs	r3, #1
 80081f6:	4632      	mov	r2, r6
 80081f8:	4649      	mov	r1, r9
 80081fa:	4640      	mov	r0, r8
 80081fc:	47d0      	blx	sl
 80081fe:	3001      	adds	r0, #1
 8008200:	d09d      	beq.n	800813e <_printf_i+0x15a>
 8008202:	3501      	adds	r5, #1
 8008204:	68e3      	ldr	r3, [r4, #12]
 8008206:	9903      	ldr	r1, [sp, #12]
 8008208:	1a5b      	subs	r3, r3, r1
 800820a:	42ab      	cmp	r3, r5
 800820c:	dcf2      	bgt.n	80081f4 <_printf_i+0x210>
 800820e:	e7eb      	b.n	80081e8 <_printf_i+0x204>
 8008210:	2500      	movs	r5, #0
 8008212:	f104 0619 	add.w	r6, r4, #25
 8008216:	e7f5      	b.n	8008204 <_printf_i+0x220>
 8008218:	080097d1 	.word	0x080097d1
 800821c:	080097e2 	.word	0x080097e2

08008220 <__sflush_r>:
 8008220:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008224:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008228:	0716      	lsls	r6, r2, #28
 800822a:	4605      	mov	r5, r0
 800822c:	460c      	mov	r4, r1
 800822e:	d454      	bmi.n	80082da <__sflush_r+0xba>
 8008230:	684b      	ldr	r3, [r1, #4]
 8008232:	2b00      	cmp	r3, #0
 8008234:	dc02      	bgt.n	800823c <__sflush_r+0x1c>
 8008236:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008238:	2b00      	cmp	r3, #0
 800823a:	dd48      	ble.n	80082ce <__sflush_r+0xae>
 800823c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800823e:	2e00      	cmp	r6, #0
 8008240:	d045      	beq.n	80082ce <__sflush_r+0xae>
 8008242:	2300      	movs	r3, #0
 8008244:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008248:	682f      	ldr	r7, [r5, #0]
 800824a:	6a21      	ldr	r1, [r4, #32]
 800824c:	602b      	str	r3, [r5, #0]
 800824e:	d030      	beq.n	80082b2 <__sflush_r+0x92>
 8008250:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008252:	89a3      	ldrh	r3, [r4, #12]
 8008254:	0759      	lsls	r1, r3, #29
 8008256:	d505      	bpl.n	8008264 <__sflush_r+0x44>
 8008258:	6863      	ldr	r3, [r4, #4]
 800825a:	1ad2      	subs	r2, r2, r3
 800825c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800825e:	b10b      	cbz	r3, 8008264 <__sflush_r+0x44>
 8008260:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008262:	1ad2      	subs	r2, r2, r3
 8008264:	2300      	movs	r3, #0
 8008266:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008268:	6a21      	ldr	r1, [r4, #32]
 800826a:	4628      	mov	r0, r5
 800826c:	47b0      	blx	r6
 800826e:	1c43      	adds	r3, r0, #1
 8008270:	89a3      	ldrh	r3, [r4, #12]
 8008272:	d106      	bne.n	8008282 <__sflush_r+0x62>
 8008274:	6829      	ldr	r1, [r5, #0]
 8008276:	291d      	cmp	r1, #29
 8008278:	d82b      	bhi.n	80082d2 <__sflush_r+0xb2>
 800827a:	4a2a      	ldr	r2, [pc, #168]	@ (8008324 <__sflush_r+0x104>)
 800827c:	40ca      	lsrs	r2, r1
 800827e:	07d6      	lsls	r6, r2, #31
 8008280:	d527      	bpl.n	80082d2 <__sflush_r+0xb2>
 8008282:	2200      	movs	r2, #0
 8008284:	6062      	str	r2, [r4, #4]
 8008286:	04d9      	lsls	r1, r3, #19
 8008288:	6922      	ldr	r2, [r4, #16]
 800828a:	6022      	str	r2, [r4, #0]
 800828c:	d504      	bpl.n	8008298 <__sflush_r+0x78>
 800828e:	1c42      	adds	r2, r0, #1
 8008290:	d101      	bne.n	8008296 <__sflush_r+0x76>
 8008292:	682b      	ldr	r3, [r5, #0]
 8008294:	b903      	cbnz	r3, 8008298 <__sflush_r+0x78>
 8008296:	6560      	str	r0, [r4, #84]	@ 0x54
 8008298:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800829a:	602f      	str	r7, [r5, #0]
 800829c:	b1b9      	cbz	r1, 80082ce <__sflush_r+0xae>
 800829e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80082a2:	4299      	cmp	r1, r3
 80082a4:	d002      	beq.n	80082ac <__sflush_r+0x8c>
 80082a6:	4628      	mov	r0, r5
 80082a8:	f7ff fbf4 	bl	8007a94 <_free_r>
 80082ac:	2300      	movs	r3, #0
 80082ae:	6363      	str	r3, [r4, #52]	@ 0x34
 80082b0:	e00d      	b.n	80082ce <__sflush_r+0xae>
 80082b2:	2301      	movs	r3, #1
 80082b4:	4628      	mov	r0, r5
 80082b6:	47b0      	blx	r6
 80082b8:	4602      	mov	r2, r0
 80082ba:	1c50      	adds	r0, r2, #1
 80082bc:	d1c9      	bne.n	8008252 <__sflush_r+0x32>
 80082be:	682b      	ldr	r3, [r5, #0]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d0c6      	beq.n	8008252 <__sflush_r+0x32>
 80082c4:	2b1d      	cmp	r3, #29
 80082c6:	d001      	beq.n	80082cc <__sflush_r+0xac>
 80082c8:	2b16      	cmp	r3, #22
 80082ca:	d11e      	bne.n	800830a <__sflush_r+0xea>
 80082cc:	602f      	str	r7, [r5, #0]
 80082ce:	2000      	movs	r0, #0
 80082d0:	e022      	b.n	8008318 <__sflush_r+0xf8>
 80082d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082d6:	b21b      	sxth	r3, r3
 80082d8:	e01b      	b.n	8008312 <__sflush_r+0xf2>
 80082da:	690f      	ldr	r7, [r1, #16]
 80082dc:	2f00      	cmp	r7, #0
 80082de:	d0f6      	beq.n	80082ce <__sflush_r+0xae>
 80082e0:	0793      	lsls	r3, r2, #30
 80082e2:	680e      	ldr	r6, [r1, #0]
 80082e4:	bf08      	it	eq
 80082e6:	694b      	ldreq	r3, [r1, #20]
 80082e8:	600f      	str	r7, [r1, #0]
 80082ea:	bf18      	it	ne
 80082ec:	2300      	movne	r3, #0
 80082ee:	eba6 0807 	sub.w	r8, r6, r7
 80082f2:	608b      	str	r3, [r1, #8]
 80082f4:	f1b8 0f00 	cmp.w	r8, #0
 80082f8:	dde9      	ble.n	80082ce <__sflush_r+0xae>
 80082fa:	6a21      	ldr	r1, [r4, #32]
 80082fc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80082fe:	4643      	mov	r3, r8
 8008300:	463a      	mov	r2, r7
 8008302:	4628      	mov	r0, r5
 8008304:	47b0      	blx	r6
 8008306:	2800      	cmp	r0, #0
 8008308:	dc08      	bgt.n	800831c <__sflush_r+0xfc>
 800830a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800830e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008312:	81a3      	strh	r3, [r4, #12]
 8008314:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008318:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800831c:	4407      	add	r7, r0
 800831e:	eba8 0800 	sub.w	r8, r8, r0
 8008322:	e7e7      	b.n	80082f4 <__sflush_r+0xd4>
 8008324:	20400001 	.word	0x20400001

08008328 <_fflush_r>:
 8008328:	b538      	push	{r3, r4, r5, lr}
 800832a:	690b      	ldr	r3, [r1, #16]
 800832c:	4605      	mov	r5, r0
 800832e:	460c      	mov	r4, r1
 8008330:	b913      	cbnz	r3, 8008338 <_fflush_r+0x10>
 8008332:	2500      	movs	r5, #0
 8008334:	4628      	mov	r0, r5
 8008336:	bd38      	pop	{r3, r4, r5, pc}
 8008338:	b118      	cbz	r0, 8008342 <_fflush_r+0x1a>
 800833a:	6a03      	ldr	r3, [r0, #32]
 800833c:	b90b      	cbnz	r3, 8008342 <_fflush_r+0x1a>
 800833e:	f7ff f9af 	bl	80076a0 <__sinit>
 8008342:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d0f3      	beq.n	8008332 <_fflush_r+0xa>
 800834a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800834c:	07d0      	lsls	r0, r2, #31
 800834e:	d404      	bmi.n	800835a <_fflush_r+0x32>
 8008350:	0599      	lsls	r1, r3, #22
 8008352:	d402      	bmi.n	800835a <_fflush_r+0x32>
 8008354:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008356:	f7ff fb9a 	bl	8007a8e <__retarget_lock_acquire_recursive>
 800835a:	4628      	mov	r0, r5
 800835c:	4621      	mov	r1, r4
 800835e:	f7ff ff5f 	bl	8008220 <__sflush_r>
 8008362:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008364:	07da      	lsls	r2, r3, #31
 8008366:	4605      	mov	r5, r0
 8008368:	d4e4      	bmi.n	8008334 <_fflush_r+0xc>
 800836a:	89a3      	ldrh	r3, [r4, #12]
 800836c:	059b      	lsls	r3, r3, #22
 800836e:	d4e1      	bmi.n	8008334 <_fflush_r+0xc>
 8008370:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008372:	f7ff fb8d 	bl	8007a90 <__retarget_lock_release_recursive>
 8008376:	e7dd      	b.n	8008334 <_fflush_r+0xc>

08008378 <__swhatbuf_r>:
 8008378:	b570      	push	{r4, r5, r6, lr}
 800837a:	460c      	mov	r4, r1
 800837c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008380:	2900      	cmp	r1, #0
 8008382:	b096      	sub	sp, #88	@ 0x58
 8008384:	4615      	mov	r5, r2
 8008386:	461e      	mov	r6, r3
 8008388:	da0d      	bge.n	80083a6 <__swhatbuf_r+0x2e>
 800838a:	89a3      	ldrh	r3, [r4, #12]
 800838c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008390:	f04f 0100 	mov.w	r1, #0
 8008394:	bf14      	ite	ne
 8008396:	2340      	movne	r3, #64	@ 0x40
 8008398:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800839c:	2000      	movs	r0, #0
 800839e:	6031      	str	r1, [r6, #0]
 80083a0:	602b      	str	r3, [r5, #0]
 80083a2:	b016      	add	sp, #88	@ 0x58
 80083a4:	bd70      	pop	{r4, r5, r6, pc}
 80083a6:	466a      	mov	r2, sp
 80083a8:	f000 f848 	bl	800843c <_fstat_r>
 80083ac:	2800      	cmp	r0, #0
 80083ae:	dbec      	blt.n	800838a <__swhatbuf_r+0x12>
 80083b0:	9901      	ldr	r1, [sp, #4]
 80083b2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80083b6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80083ba:	4259      	negs	r1, r3
 80083bc:	4159      	adcs	r1, r3
 80083be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80083c2:	e7eb      	b.n	800839c <__swhatbuf_r+0x24>

080083c4 <__smakebuf_r>:
 80083c4:	898b      	ldrh	r3, [r1, #12]
 80083c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80083c8:	079d      	lsls	r5, r3, #30
 80083ca:	4606      	mov	r6, r0
 80083cc:	460c      	mov	r4, r1
 80083ce:	d507      	bpl.n	80083e0 <__smakebuf_r+0x1c>
 80083d0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80083d4:	6023      	str	r3, [r4, #0]
 80083d6:	6123      	str	r3, [r4, #16]
 80083d8:	2301      	movs	r3, #1
 80083da:	6163      	str	r3, [r4, #20]
 80083dc:	b003      	add	sp, #12
 80083de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80083e0:	ab01      	add	r3, sp, #4
 80083e2:	466a      	mov	r2, sp
 80083e4:	f7ff ffc8 	bl	8008378 <__swhatbuf_r>
 80083e8:	9f00      	ldr	r7, [sp, #0]
 80083ea:	4605      	mov	r5, r0
 80083ec:	4639      	mov	r1, r7
 80083ee:	4630      	mov	r0, r6
 80083f0:	f7ff fbbc 	bl	8007b6c <_malloc_r>
 80083f4:	b948      	cbnz	r0, 800840a <__smakebuf_r+0x46>
 80083f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083fa:	059a      	lsls	r2, r3, #22
 80083fc:	d4ee      	bmi.n	80083dc <__smakebuf_r+0x18>
 80083fe:	f023 0303 	bic.w	r3, r3, #3
 8008402:	f043 0302 	orr.w	r3, r3, #2
 8008406:	81a3      	strh	r3, [r4, #12]
 8008408:	e7e2      	b.n	80083d0 <__smakebuf_r+0xc>
 800840a:	89a3      	ldrh	r3, [r4, #12]
 800840c:	6020      	str	r0, [r4, #0]
 800840e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008412:	81a3      	strh	r3, [r4, #12]
 8008414:	9b01      	ldr	r3, [sp, #4]
 8008416:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800841a:	b15b      	cbz	r3, 8008434 <__smakebuf_r+0x70>
 800841c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008420:	4630      	mov	r0, r6
 8008422:	f000 f81d 	bl	8008460 <_isatty_r>
 8008426:	b128      	cbz	r0, 8008434 <__smakebuf_r+0x70>
 8008428:	89a3      	ldrh	r3, [r4, #12]
 800842a:	f023 0303 	bic.w	r3, r3, #3
 800842e:	f043 0301 	orr.w	r3, r3, #1
 8008432:	81a3      	strh	r3, [r4, #12]
 8008434:	89a3      	ldrh	r3, [r4, #12]
 8008436:	431d      	orrs	r5, r3
 8008438:	81a5      	strh	r5, [r4, #12]
 800843a:	e7cf      	b.n	80083dc <__smakebuf_r+0x18>

0800843c <_fstat_r>:
 800843c:	b538      	push	{r3, r4, r5, lr}
 800843e:	4d07      	ldr	r5, [pc, #28]	@ (800845c <_fstat_r+0x20>)
 8008440:	2300      	movs	r3, #0
 8008442:	4604      	mov	r4, r0
 8008444:	4608      	mov	r0, r1
 8008446:	4611      	mov	r1, r2
 8008448:	602b      	str	r3, [r5, #0]
 800844a:	f7fa fea0 	bl	800318e <_fstat>
 800844e:	1c43      	adds	r3, r0, #1
 8008450:	d102      	bne.n	8008458 <_fstat_r+0x1c>
 8008452:	682b      	ldr	r3, [r5, #0]
 8008454:	b103      	cbz	r3, 8008458 <_fstat_r+0x1c>
 8008456:	6023      	str	r3, [r4, #0]
 8008458:	bd38      	pop	{r3, r4, r5, pc}
 800845a:	bf00      	nop
 800845c:	200004b0 	.word	0x200004b0

08008460 <_isatty_r>:
 8008460:	b538      	push	{r3, r4, r5, lr}
 8008462:	4d06      	ldr	r5, [pc, #24]	@ (800847c <_isatty_r+0x1c>)
 8008464:	2300      	movs	r3, #0
 8008466:	4604      	mov	r4, r0
 8008468:	4608      	mov	r0, r1
 800846a:	602b      	str	r3, [r5, #0]
 800846c:	f7fa fe9f 	bl	80031ae <_isatty>
 8008470:	1c43      	adds	r3, r0, #1
 8008472:	d102      	bne.n	800847a <_isatty_r+0x1a>
 8008474:	682b      	ldr	r3, [r5, #0]
 8008476:	b103      	cbz	r3, 800847a <_isatty_r+0x1a>
 8008478:	6023      	str	r3, [r4, #0]
 800847a:	bd38      	pop	{r3, r4, r5, pc}
 800847c:	200004b0 	.word	0x200004b0

08008480 <_sbrk_r>:
 8008480:	b538      	push	{r3, r4, r5, lr}
 8008482:	4d06      	ldr	r5, [pc, #24]	@ (800849c <_sbrk_r+0x1c>)
 8008484:	2300      	movs	r3, #0
 8008486:	4604      	mov	r4, r0
 8008488:	4608      	mov	r0, r1
 800848a:	602b      	str	r3, [r5, #0]
 800848c:	f7fa fea8 	bl	80031e0 <_sbrk>
 8008490:	1c43      	adds	r3, r0, #1
 8008492:	d102      	bne.n	800849a <_sbrk_r+0x1a>
 8008494:	682b      	ldr	r3, [r5, #0]
 8008496:	b103      	cbz	r3, 800849a <_sbrk_r+0x1a>
 8008498:	6023      	str	r3, [r4, #0]
 800849a:	bd38      	pop	{r3, r4, r5, pc}
 800849c:	200004b0 	.word	0x200004b0

080084a0 <pow>:
 80084a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084a2:	ed2d 8b02 	vpush	{d8}
 80084a6:	eeb0 8a40 	vmov.f32	s16, s0
 80084aa:	eef0 8a60 	vmov.f32	s17, s1
 80084ae:	ec55 4b11 	vmov	r4, r5, d1
 80084b2:	f000 f871 	bl	8008598 <__ieee754_pow>
 80084b6:	4622      	mov	r2, r4
 80084b8:	462b      	mov	r3, r5
 80084ba:	4620      	mov	r0, r4
 80084bc:	4629      	mov	r1, r5
 80084be:	ec57 6b10 	vmov	r6, r7, d0
 80084c2:	f7f8 fb4b 	bl	8000b5c <__aeabi_dcmpun>
 80084c6:	2800      	cmp	r0, #0
 80084c8:	d13b      	bne.n	8008542 <pow+0xa2>
 80084ca:	ec51 0b18 	vmov	r0, r1, d8
 80084ce:	2200      	movs	r2, #0
 80084d0:	2300      	movs	r3, #0
 80084d2:	f7f8 fb11 	bl	8000af8 <__aeabi_dcmpeq>
 80084d6:	b1b8      	cbz	r0, 8008508 <pow+0x68>
 80084d8:	2200      	movs	r2, #0
 80084da:	2300      	movs	r3, #0
 80084dc:	4620      	mov	r0, r4
 80084de:	4629      	mov	r1, r5
 80084e0:	f7f8 fb0a 	bl	8000af8 <__aeabi_dcmpeq>
 80084e4:	2800      	cmp	r0, #0
 80084e6:	d146      	bne.n	8008576 <pow+0xd6>
 80084e8:	ec45 4b10 	vmov	d0, r4, r5
 80084ec:	f000 f848 	bl	8008580 <finite>
 80084f0:	b338      	cbz	r0, 8008542 <pow+0xa2>
 80084f2:	2200      	movs	r2, #0
 80084f4:	2300      	movs	r3, #0
 80084f6:	4620      	mov	r0, r4
 80084f8:	4629      	mov	r1, r5
 80084fa:	f7f8 fb07 	bl	8000b0c <__aeabi_dcmplt>
 80084fe:	b300      	cbz	r0, 8008542 <pow+0xa2>
 8008500:	f7ff fa9a 	bl	8007a38 <__errno>
 8008504:	2322      	movs	r3, #34	@ 0x22
 8008506:	e01b      	b.n	8008540 <pow+0xa0>
 8008508:	ec47 6b10 	vmov	d0, r6, r7
 800850c:	f000 f838 	bl	8008580 <finite>
 8008510:	b9e0      	cbnz	r0, 800854c <pow+0xac>
 8008512:	eeb0 0a48 	vmov.f32	s0, s16
 8008516:	eef0 0a68 	vmov.f32	s1, s17
 800851a:	f000 f831 	bl	8008580 <finite>
 800851e:	b1a8      	cbz	r0, 800854c <pow+0xac>
 8008520:	ec45 4b10 	vmov	d0, r4, r5
 8008524:	f000 f82c 	bl	8008580 <finite>
 8008528:	b180      	cbz	r0, 800854c <pow+0xac>
 800852a:	4632      	mov	r2, r6
 800852c:	463b      	mov	r3, r7
 800852e:	4630      	mov	r0, r6
 8008530:	4639      	mov	r1, r7
 8008532:	f7f8 fb13 	bl	8000b5c <__aeabi_dcmpun>
 8008536:	2800      	cmp	r0, #0
 8008538:	d0e2      	beq.n	8008500 <pow+0x60>
 800853a:	f7ff fa7d 	bl	8007a38 <__errno>
 800853e:	2321      	movs	r3, #33	@ 0x21
 8008540:	6003      	str	r3, [r0, #0]
 8008542:	ecbd 8b02 	vpop	{d8}
 8008546:	ec47 6b10 	vmov	d0, r6, r7
 800854a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800854c:	2200      	movs	r2, #0
 800854e:	2300      	movs	r3, #0
 8008550:	4630      	mov	r0, r6
 8008552:	4639      	mov	r1, r7
 8008554:	f7f8 fad0 	bl	8000af8 <__aeabi_dcmpeq>
 8008558:	2800      	cmp	r0, #0
 800855a:	d0f2      	beq.n	8008542 <pow+0xa2>
 800855c:	eeb0 0a48 	vmov.f32	s0, s16
 8008560:	eef0 0a68 	vmov.f32	s1, s17
 8008564:	f000 f80c 	bl	8008580 <finite>
 8008568:	2800      	cmp	r0, #0
 800856a:	d0ea      	beq.n	8008542 <pow+0xa2>
 800856c:	ec45 4b10 	vmov	d0, r4, r5
 8008570:	f000 f806 	bl	8008580 <finite>
 8008574:	e7c3      	b.n	80084fe <pow+0x5e>
 8008576:	4f01      	ldr	r7, [pc, #4]	@ (800857c <pow+0xdc>)
 8008578:	2600      	movs	r6, #0
 800857a:	e7e2      	b.n	8008542 <pow+0xa2>
 800857c:	3ff00000 	.word	0x3ff00000

08008580 <finite>:
 8008580:	b082      	sub	sp, #8
 8008582:	ed8d 0b00 	vstr	d0, [sp]
 8008586:	9801      	ldr	r0, [sp, #4]
 8008588:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800858c:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8008590:	0fc0      	lsrs	r0, r0, #31
 8008592:	b002      	add	sp, #8
 8008594:	4770      	bx	lr
	...

08008598 <__ieee754_pow>:
 8008598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800859c:	b091      	sub	sp, #68	@ 0x44
 800859e:	ed8d 1b00 	vstr	d1, [sp]
 80085a2:	e9dd 1900 	ldrd	r1, r9, [sp]
 80085a6:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 80085aa:	ea5a 0001 	orrs.w	r0, sl, r1
 80085ae:	ec57 6b10 	vmov	r6, r7, d0
 80085b2:	d113      	bne.n	80085dc <__ieee754_pow+0x44>
 80085b4:	19b3      	adds	r3, r6, r6
 80085b6:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 80085ba:	4152      	adcs	r2, r2
 80085bc:	4298      	cmp	r0, r3
 80085be:	4b9a      	ldr	r3, [pc, #616]	@ (8008828 <__ieee754_pow+0x290>)
 80085c0:	4193      	sbcs	r3, r2
 80085c2:	f080 84ee 	bcs.w	8008fa2 <__ieee754_pow+0xa0a>
 80085c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80085ca:	4630      	mov	r0, r6
 80085cc:	4639      	mov	r1, r7
 80085ce:	f7f7 fe75 	bl	80002bc <__adddf3>
 80085d2:	ec41 0b10 	vmov	d0, r0, r1
 80085d6:	b011      	add	sp, #68	@ 0x44
 80085d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085dc:	4a93      	ldr	r2, [pc, #588]	@ (800882c <__ieee754_pow+0x294>)
 80085de:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 80085e2:	4295      	cmp	r5, r2
 80085e4:	46b8      	mov	r8, r7
 80085e6:	4633      	mov	r3, r6
 80085e8:	d80a      	bhi.n	8008600 <__ieee754_pow+0x68>
 80085ea:	d104      	bne.n	80085f6 <__ieee754_pow+0x5e>
 80085ec:	2e00      	cmp	r6, #0
 80085ee:	d1ea      	bne.n	80085c6 <__ieee754_pow+0x2e>
 80085f0:	45aa      	cmp	sl, r5
 80085f2:	d8e8      	bhi.n	80085c6 <__ieee754_pow+0x2e>
 80085f4:	e001      	b.n	80085fa <__ieee754_pow+0x62>
 80085f6:	4592      	cmp	sl, r2
 80085f8:	d802      	bhi.n	8008600 <__ieee754_pow+0x68>
 80085fa:	4592      	cmp	sl, r2
 80085fc:	d10f      	bne.n	800861e <__ieee754_pow+0x86>
 80085fe:	b171      	cbz	r1, 800861e <__ieee754_pow+0x86>
 8008600:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 8008604:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8008608:	ea58 0803 	orrs.w	r8, r8, r3
 800860c:	d1db      	bne.n	80085c6 <__ieee754_pow+0x2e>
 800860e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008612:	18db      	adds	r3, r3, r3
 8008614:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8008618:	4152      	adcs	r2, r2
 800861a:	4598      	cmp	r8, r3
 800861c:	e7cf      	b.n	80085be <__ieee754_pow+0x26>
 800861e:	f1b8 0f00 	cmp.w	r8, #0
 8008622:	46ab      	mov	fp, r5
 8008624:	da43      	bge.n	80086ae <__ieee754_pow+0x116>
 8008626:	4a82      	ldr	r2, [pc, #520]	@ (8008830 <__ieee754_pow+0x298>)
 8008628:	4592      	cmp	sl, r2
 800862a:	d856      	bhi.n	80086da <__ieee754_pow+0x142>
 800862c:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8008630:	4592      	cmp	sl, r2
 8008632:	f240 84c5 	bls.w	8008fc0 <__ieee754_pow+0xa28>
 8008636:	ea4f 522a 	mov.w	r2, sl, asr #20
 800863a:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800863e:	2a14      	cmp	r2, #20
 8008640:	dd18      	ble.n	8008674 <__ieee754_pow+0xdc>
 8008642:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8008646:	fa21 f402 	lsr.w	r4, r1, r2
 800864a:	fa04 f202 	lsl.w	r2, r4, r2
 800864e:	428a      	cmp	r2, r1
 8008650:	f040 84b6 	bne.w	8008fc0 <__ieee754_pow+0xa28>
 8008654:	f004 0401 	and.w	r4, r4, #1
 8008658:	f1c4 0402 	rsb	r4, r4, #2
 800865c:	2900      	cmp	r1, #0
 800865e:	d159      	bne.n	8008714 <__ieee754_pow+0x17c>
 8008660:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8008664:	d148      	bne.n	80086f8 <__ieee754_pow+0x160>
 8008666:	4632      	mov	r2, r6
 8008668:	463b      	mov	r3, r7
 800866a:	4630      	mov	r0, r6
 800866c:	4639      	mov	r1, r7
 800866e:	f7f7 ffdb 	bl	8000628 <__aeabi_dmul>
 8008672:	e7ae      	b.n	80085d2 <__ieee754_pow+0x3a>
 8008674:	2900      	cmp	r1, #0
 8008676:	d14c      	bne.n	8008712 <__ieee754_pow+0x17a>
 8008678:	f1c2 0214 	rsb	r2, r2, #20
 800867c:	fa4a f402 	asr.w	r4, sl, r2
 8008680:	fa04 f202 	lsl.w	r2, r4, r2
 8008684:	4552      	cmp	r2, sl
 8008686:	f040 8498 	bne.w	8008fba <__ieee754_pow+0xa22>
 800868a:	f004 0401 	and.w	r4, r4, #1
 800868e:	f1c4 0402 	rsb	r4, r4, #2
 8008692:	4a68      	ldr	r2, [pc, #416]	@ (8008834 <__ieee754_pow+0x29c>)
 8008694:	4592      	cmp	sl, r2
 8008696:	d1e3      	bne.n	8008660 <__ieee754_pow+0xc8>
 8008698:	f1b9 0f00 	cmp.w	r9, #0
 800869c:	f280 8489 	bge.w	8008fb2 <__ieee754_pow+0xa1a>
 80086a0:	4964      	ldr	r1, [pc, #400]	@ (8008834 <__ieee754_pow+0x29c>)
 80086a2:	4632      	mov	r2, r6
 80086a4:	463b      	mov	r3, r7
 80086a6:	2000      	movs	r0, #0
 80086a8:	f7f8 f8e8 	bl	800087c <__aeabi_ddiv>
 80086ac:	e791      	b.n	80085d2 <__ieee754_pow+0x3a>
 80086ae:	2400      	movs	r4, #0
 80086b0:	bb81      	cbnz	r1, 8008714 <__ieee754_pow+0x17c>
 80086b2:	4a5e      	ldr	r2, [pc, #376]	@ (800882c <__ieee754_pow+0x294>)
 80086b4:	4592      	cmp	sl, r2
 80086b6:	d1ec      	bne.n	8008692 <__ieee754_pow+0xfa>
 80086b8:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 80086bc:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 80086c0:	431a      	orrs	r2, r3
 80086c2:	f000 846e 	beq.w	8008fa2 <__ieee754_pow+0xa0a>
 80086c6:	4b5c      	ldr	r3, [pc, #368]	@ (8008838 <__ieee754_pow+0x2a0>)
 80086c8:	429d      	cmp	r5, r3
 80086ca:	d908      	bls.n	80086de <__ieee754_pow+0x146>
 80086cc:	f1b9 0f00 	cmp.w	r9, #0
 80086d0:	f280 846b 	bge.w	8008faa <__ieee754_pow+0xa12>
 80086d4:	2000      	movs	r0, #0
 80086d6:	2100      	movs	r1, #0
 80086d8:	e77b      	b.n	80085d2 <__ieee754_pow+0x3a>
 80086da:	2402      	movs	r4, #2
 80086dc:	e7e8      	b.n	80086b0 <__ieee754_pow+0x118>
 80086de:	f1b9 0f00 	cmp.w	r9, #0
 80086e2:	f04f 0000 	mov.w	r0, #0
 80086e6:	f04f 0100 	mov.w	r1, #0
 80086ea:	f6bf af72 	bge.w	80085d2 <__ieee754_pow+0x3a>
 80086ee:	e9dd 0300 	ldrd	r0, r3, [sp]
 80086f2:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80086f6:	e76c      	b.n	80085d2 <__ieee754_pow+0x3a>
 80086f8:	4a50      	ldr	r2, [pc, #320]	@ (800883c <__ieee754_pow+0x2a4>)
 80086fa:	4591      	cmp	r9, r2
 80086fc:	d10a      	bne.n	8008714 <__ieee754_pow+0x17c>
 80086fe:	f1b8 0f00 	cmp.w	r8, #0
 8008702:	db07      	blt.n	8008714 <__ieee754_pow+0x17c>
 8008704:	ec47 6b10 	vmov	d0, r6, r7
 8008708:	b011      	add	sp, #68	@ 0x44
 800870a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800870e:	f000 bd4f 	b.w	80091b0 <__ieee754_sqrt>
 8008712:	2400      	movs	r4, #0
 8008714:	ec47 6b10 	vmov	d0, r6, r7
 8008718:	9302      	str	r3, [sp, #8]
 800871a:	f000 fc87 	bl	800902c <fabs>
 800871e:	9b02      	ldr	r3, [sp, #8]
 8008720:	ec51 0b10 	vmov	r0, r1, d0
 8008724:	bb43      	cbnz	r3, 8008778 <__ieee754_pow+0x1e0>
 8008726:	4b43      	ldr	r3, [pc, #268]	@ (8008834 <__ieee754_pow+0x29c>)
 8008728:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 800872c:	429a      	cmp	r2, r3
 800872e:	d000      	beq.n	8008732 <__ieee754_pow+0x19a>
 8008730:	bb15      	cbnz	r5, 8008778 <__ieee754_pow+0x1e0>
 8008732:	f1b9 0f00 	cmp.w	r9, #0
 8008736:	da05      	bge.n	8008744 <__ieee754_pow+0x1ac>
 8008738:	4602      	mov	r2, r0
 800873a:	460b      	mov	r3, r1
 800873c:	2000      	movs	r0, #0
 800873e:	493d      	ldr	r1, [pc, #244]	@ (8008834 <__ieee754_pow+0x29c>)
 8008740:	f7f8 f89c 	bl	800087c <__aeabi_ddiv>
 8008744:	f1b8 0f00 	cmp.w	r8, #0
 8008748:	f6bf af43 	bge.w	80085d2 <__ieee754_pow+0x3a>
 800874c:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8008750:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8008754:	4325      	orrs	r5, r4
 8008756:	d108      	bne.n	800876a <__ieee754_pow+0x1d2>
 8008758:	4602      	mov	r2, r0
 800875a:	460b      	mov	r3, r1
 800875c:	4610      	mov	r0, r2
 800875e:	4619      	mov	r1, r3
 8008760:	f7f7 fdaa 	bl	80002b8 <__aeabi_dsub>
 8008764:	4602      	mov	r2, r0
 8008766:	460b      	mov	r3, r1
 8008768:	e79e      	b.n	80086a8 <__ieee754_pow+0x110>
 800876a:	2c01      	cmp	r4, #1
 800876c:	f47f af31 	bne.w	80085d2 <__ieee754_pow+0x3a>
 8008770:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008774:	4619      	mov	r1, r3
 8008776:	e72c      	b.n	80085d2 <__ieee754_pow+0x3a>
 8008778:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 800877c:	3b01      	subs	r3, #1
 800877e:	ea53 0204 	orrs.w	r2, r3, r4
 8008782:	d102      	bne.n	800878a <__ieee754_pow+0x1f2>
 8008784:	4632      	mov	r2, r6
 8008786:	463b      	mov	r3, r7
 8008788:	e7e8      	b.n	800875c <__ieee754_pow+0x1c4>
 800878a:	3c01      	subs	r4, #1
 800878c:	431c      	orrs	r4, r3
 800878e:	d016      	beq.n	80087be <__ieee754_pow+0x226>
 8008790:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008818 <__ieee754_pow+0x280>
 8008794:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8008798:	ed8d 7b02 	vstr	d7, [sp, #8]
 800879c:	f240 8110 	bls.w	80089c0 <__ieee754_pow+0x428>
 80087a0:	4b27      	ldr	r3, [pc, #156]	@ (8008840 <__ieee754_pow+0x2a8>)
 80087a2:	459a      	cmp	sl, r3
 80087a4:	4b24      	ldr	r3, [pc, #144]	@ (8008838 <__ieee754_pow+0x2a0>)
 80087a6:	d916      	bls.n	80087d6 <__ieee754_pow+0x23e>
 80087a8:	429d      	cmp	r5, r3
 80087aa:	d80b      	bhi.n	80087c4 <__ieee754_pow+0x22c>
 80087ac:	f1b9 0f00 	cmp.w	r9, #0
 80087b0:	da0b      	bge.n	80087ca <__ieee754_pow+0x232>
 80087b2:	2000      	movs	r0, #0
 80087b4:	b011      	add	sp, #68	@ 0x44
 80087b6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087ba:	f000 bcf1 	b.w	80091a0 <__math_oflow>
 80087be:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 8008820 <__ieee754_pow+0x288>
 80087c2:	e7e7      	b.n	8008794 <__ieee754_pow+0x1fc>
 80087c4:	f1b9 0f00 	cmp.w	r9, #0
 80087c8:	dcf3      	bgt.n	80087b2 <__ieee754_pow+0x21a>
 80087ca:	2000      	movs	r0, #0
 80087cc:	b011      	add	sp, #68	@ 0x44
 80087ce:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087d2:	f000 bcdd 	b.w	8009190 <__math_uflow>
 80087d6:	429d      	cmp	r5, r3
 80087d8:	d20c      	bcs.n	80087f4 <__ieee754_pow+0x25c>
 80087da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80087de:	2200      	movs	r2, #0
 80087e0:	2300      	movs	r3, #0
 80087e2:	f7f8 f993 	bl	8000b0c <__aeabi_dcmplt>
 80087e6:	3800      	subs	r0, #0
 80087e8:	bf18      	it	ne
 80087ea:	2001      	movne	r0, #1
 80087ec:	f1b9 0f00 	cmp.w	r9, #0
 80087f0:	daec      	bge.n	80087cc <__ieee754_pow+0x234>
 80087f2:	e7df      	b.n	80087b4 <__ieee754_pow+0x21c>
 80087f4:	4b0f      	ldr	r3, [pc, #60]	@ (8008834 <__ieee754_pow+0x29c>)
 80087f6:	429d      	cmp	r5, r3
 80087f8:	f04f 0200 	mov.w	r2, #0
 80087fc:	d922      	bls.n	8008844 <__ieee754_pow+0x2ac>
 80087fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008802:	2300      	movs	r3, #0
 8008804:	f7f8 f982 	bl	8000b0c <__aeabi_dcmplt>
 8008808:	3800      	subs	r0, #0
 800880a:	bf18      	it	ne
 800880c:	2001      	movne	r0, #1
 800880e:	f1b9 0f00 	cmp.w	r9, #0
 8008812:	dccf      	bgt.n	80087b4 <__ieee754_pow+0x21c>
 8008814:	e7da      	b.n	80087cc <__ieee754_pow+0x234>
 8008816:	bf00      	nop
 8008818:	00000000 	.word	0x00000000
 800881c:	3ff00000 	.word	0x3ff00000
 8008820:	00000000 	.word	0x00000000
 8008824:	bff00000 	.word	0xbff00000
 8008828:	fff00000 	.word	0xfff00000
 800882c:	7ff00000 	.word	0x7ff00000
 8008830:	433fffff 	.word	0x433fffff
 8008834:	3ff00000 	.word	0x3ff00000
 8008838:	3fefffff 	.word	0x3fefffff
 800883c:	3fe00000 	.word	0x3fe00000
 8008840:	43f00000 	.word	0x43f00000
 8008844:	4b5a      	ldr	r3, [pc, #360]	@ (80089b0 <__ieee754_pow+0x418>)
 8008846:	f7f7 fd37 	bl	80002b8 <__aeabi_dsub>
 800884a:	a351      	add	r3, pc, #324	@ (adr r3, 8008990 <__ieee754_pow+0x3f8>)
 800884c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008850:	4604      	mov	r4, r0
 8008852:	460d      	mov	r5, r1
 8008854:	f7f7 fee8 	bl	8000628 <__aeabi_dmul>
 8008858:	a34f      	add	r3, pc, #316	@ (adr r3, 8008998 <__ieee754_pow+0x400>)
 800885a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800885e:	4606      	mov	r6, r0
 8008860:	460f      	mov	r7, r1
 8008862:	4620      	mov	r0, r4
 8008864:	4629      	mov	r1, r5
 8008866:	f7f7 fedf 	bl	8000628 <__aeabi_dmul>
 800886a:	4b52      	ldr	r3, [pc, #328]	@ (80089b4 <__ieee754_pow+0x41c>)
 800886c:	4682      	mov	sl, r0
 800886e:	468b      	mov	fp, r1
 8008870:	2200      	movs	r2, #0
 8008872:	4620      	mov	r0, r4
 8008874:	4629      	mov	r1, r5
 8008876:	f7f7 fed7 	bl	8000628 <__aeabi_dmul>
 800887a:	4602      	mov	r2, r0
 800887c:	460b      	mov	r3, r1
 800887e:	a148      	add	r1, pc, #288	@ (adr r1, 80089a0 <__ieee754_pow+0x408>)
 8008880:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008884:	f7f7 fd18 	bl	80002b8 <__aeabi_dsub>
 8008888:	4622      	mov	r2, r4
 800888a:	462b      	mov	r3, r5
 800888c:	f7f7 fecc 	bl	8000628 <__aeabi_dmul>
 8008890:	4602      	mov	r2, r0
 8008892:	460b      	mov	r3, r1
 8008894:	2000      	movs	r0, #0
 8008896:	4948      	ldr	r1, [pc, #288]	@ (80089b8 <__ieee754_pow+0x420>)
 8008898:	f7f7 fd0e 	bl	80002b8 <__aeabi_dsub>
 800889c:	4622      	mov	r2, r4
 800889e:	4680      	mov	r8, r0
 80088a0:	4689      	mov	r9, r1
 80088a2:	462b      	mov	r3, r5
 80088a4:	4620      	mov	r0, r4
 80088a6:	4629      	mov	r1, r5
 80088a8:	f7f7 febe 	bl	8000628 <__aeabi_dmul>
 80088ac:	4602      	mov	r2, r0
 80088ae:	460b      	mov	r3, r1
 80088b0:	4640      	mov	r0, r8
 80088b2:	4649      	mov	r1, r9
 80088b4:	f7f7 feb8 	bl	8000628 <__aeabi_dmul>
 80088b8:	a33b      	add	r3, pc, #236	@ (adr r3, 80089a8 <__ieee754_pow+0x410>)
 80088ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088be:	f7f7 feb3 	bl	8000628 <__aeabi_dmul>
 80088c2:	4602      	mov	r2, r0
 80088c4:	460b      	mov	r3, r1
 80088c6:	4650      	mov	r0, sl
 80088c8:	4659      	mov	r1, fp
 80088ca:	f7f7 fcf5 	bl	80002b8 <__aeabi_dsub>
 80088ce:	4602      	mov	r2, r0
 80088d0:	460b      	mov	r3, r1
 80088d2:	4680      	mov	r8, r0
 80088d4:	4689      	mov	r9, r1
 80088d6:	4630      	mov	r0, r6
 80088d8:	4639      	mov	r1, r7
 80088da:	f7f7 fcef 	bl	80002bc <__adddf3>
 80088de:	2400      	movs	r4, #0
 80088e0:	4632      	mov	r2, r6
 80088e2:	463b      	mov	r3, r7
 80088e4:	4620      	mov	r0, r4
 80088e6:	460d      	mov	r5, r1
 80088e8:	f7f7 fce6 	bl	80002b8 <__aeabi_dsub>
 80088ec:	4602      	mov	r2, r0
 80088ee:	460b      	mov	r3, r1
 80088f0:	4640      	mov	r0, r8
 80088f2:	4649      	mov	r1, r9
 80088f4:	f7f7 fce0 	bl	80002b8 <__aeabi_dsub>
 80088f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80088fc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008900:	2300      	movs	r3, #0
 8008902:	9304      	str	r3, [sp, #16]
 8008904:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8008908:	4606      	mov	r6, r0
 800890a:	460f      	mov	r7, r1
 800890c:	465b      	mov	r3, fp
 800890e:	4652      	mov	r2, sl
 8008910:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008914:	f7f7 fcd0 	bl	80002b8 <__aeabi_dsub>
 8008918:	4622      	mov	r2, r4
 800891a:	462b      	mov	r3, r5
 800891c:	f7f7 fe84 	bl	8000628 <__aeabi_dmul>
 8008920:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008924:	4680      	mov	r8, r0
 8008926:	4689      	mov	r9, r1
 8008928:	4630      	mov	r0, r6
 800892a:	4639      	mov	r1, r7
 800892c:	f7f7 fe7c 	bl	8000628 <__aeabi_dmul>
 8008930:	4602      	mov	r2, r0
 8008932:	460b      	mov	r3, r1
 8008934:	4640      	mov	r0, r8
 8008936:	4649      	mov	r1, r9
 8008938:	f7f7 fcc0 	bl	80002bc <__adddf3>
 800893c:	465b      	mov	r3, fp
 800893e:	4606      	mov	r6, r0
 8008940:	460f      	mov	r7, r1
 8008942:	4652      	mov	r2, sl
 8008944:	4620      	mov	r0, r4
 8008946:	4629      	mov	r1, r5
 8008948:	f7f7 fe6e 	bl	8000628 <__aeabi_dmul>
 800894c:	460b      	mov	r3, r1
 800894e:	4602      	mov	r2, r0
 8008950:	4680      	mov	r8, r0
 8008952:	4689      	mov	r9, r1
 8008954:	4630      	mov	r0, r6
 8008956:	4639      	mov	r1, r7
 8008958:	f7f7 fcb0 	bl	80002bc <__adddf3>
 800895c:	4b17      	ldr	r3, [pc, #92]	@ (80089bc <__ieee754_pow+0x424>)
 800895e:	4299      	cmp	r1, r3
 8008960:	4604      	mov	r4, r0
 8008962:	460d      	mov	r5, r1
 8008964:	468b      	mov	fp, r1
 8008966:	f340 820b 	ble.w	8008d80 <__ieee754_pow+0x7e8>
 800896a:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800896e:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8008972:	4303      	orrs	r3, r0
 8008974:	f000 81ea 	beq.w	8008d4c <__ieee754_pow+0x7b4>
 8008978:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800897c:	2200      	movs	r2, #0
 800897e:	2300      	movs	r3, #0
 8008980:	f7f8 f8c4 	bl	8000b0c <__aeabi_dcmplt>
 8008984:	3800      	subs	r0, #0
 8008986:	bf18      	it	ne
 8008988:	2001      	movne	r0, #1
 800898a:	e713      	b.n	80087b4 <__ieee754_pow+0x21c>
 800898c:	f3af 8000 	nop.w
 8008990:	60000000 	.word	0x60000000
 8008994:	3ff71547 	.word	0x3ff71547
 8008998:	f85ddf44 	.word	0xf85ddf44
 800899c:	3e54ae0b 	.word	0x3e54ae0b
 80089a0:	55555555 	.word	0x55555555
 80089a4:	3fd55555 	.word	0x3fd55555
 80089a8:	652b82fe 	.word	0x652b82fe
 80089ac:	3ff71547 	.word	0x3ff71547
 80089b0:	3ff00000 	.word	0x3ff00000
 80089b4:	3fd00000 	.word	0x3fd00000
 80089b8:	3fe00000 	.word	0x3fe00000
 80089bc:	408fffff 	.word	0x408fffff
 80089c0:	4bd5      	ldr	r3, [pc, #852]	@ (8008d18 <__ieee754_pow+0x780>)
 80089c2:	ea08 0303 	and.w	r3, r8, r3
 80089c6:	2200      	movs	r2, #0
 80089c8:	b92b      	cbnz	r3, 80089d6 <__ieee754_pow+0x43e>
 80089ca:	4bd4      	ldr	r3, [pc, #848]	@ (8008d1c <__ieee754_pow+0x784>)
 80089cc:	f7f7 fe2c 	bl	8000628 <__aeabi_dmul>
 80089d0:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 80089d4:	468b      	mov	fp, r1
 80089d6:	ea4f 532b 	mov.w	r3, fp, asr #20
 80089da:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80089de:	4413      	add	r3, r2
 80089e0:	930a      	str	r3, [sp, #40]	@ 0x28
 80089e2:	4bcf      	ldr	r3, [pc, #828]	@ (8008d20 <__ieee754_pow+0x788>)
 80089e4:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 80089e8:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 80089ec:	459b      	cmp	fp, r3
 80089ee:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80089f2:	dd08      	ble.n	8008a06 <__ieee754_pow+0x46e>
 80089f4:	4bcb      	ldr	r3, [pc, #812]	@ (8008d24 <__ieee754_pow+0x78c>)
 80089f6:	459b      	cmp	fp, r3
 80089f8:	f340 81a5 	ble.w	8008d46 <__ieee754_pow+0x7ae>
 80089fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80089fe:	3301      	adds	r3, #1
 8008a00:	930a      	str	r3, [sp, #40]	@ 0x28
 8008a02:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8008a06:	f04f 0a00 	mov.w	sl, #0
 8008a0a:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8008a0e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008a10:	4bc5      	ldr	r3, [pc, #788]	@ (8008d28 <__ieee754_pow+0x790>)
 8008a12:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008a16:	ed93 7b00 	vldr	d7, [r3]
 8008a1a:	4629      	mov	r1, r5
 8008a1c:	ec53 2b17 	vmov	r2, r3, d7
 8008a20:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008a24:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008a28:	f7f7 fc46 	bl	80002b8 <__aeabi_dsub>
 8008a2c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008a30:	4606      	mov	r6, r0
 8008a32:	460f      	mov	r7, r1
 8008a34:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008a38:	f7f7 fc40 	bl	80002bc <__adddf3>
 8008a3c:	4602      	mov	r2, r0
 8008a3e:	460b      	mov	r3, r1
 8008a40:	2000      	movs	r0, #0
 8008a42:	49ba      	ldr	r1, [pc, #744]	@ (8008d2c <__ieee754_pow+0x794>)
 8008a44:	f7f7 ff1a 	bl	800087c <__aeabi_ddiv>
 8008a48:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8008a4c:	4602      	mov	r2, r0
 8008a4e:	460b      	mov	r3, r1
 8008a50:	4630      	mov	r0, r6
 8008a52:	4639      	mov	r1, r7
 8008a54:	f7f7 fde8 	bl	8000628 <__aeabi_dmul>
 8008a58:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008a5c:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8008a60:	106d      	asrs	r5, r5, #1
 8008a62:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8008a66:	f04f 0b00 	mov.w	fp, #0
 8008a6a:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8008a6e:	4661      	mov	r1, ip
 8008a70:	2200      	movs	r2, #0
 8008a72:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8008a76:	4658      	mov	r0, fp
 8008a78:	46e1      	mov	r9, ip
 8008a7a:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 8008a7e:	4614      	mov	r4, r2
 8008a80:	461d      	mov	r5, r3
 8008a82:	f7f7 fdd1 	bl	8000628 <__aeabi_dmul>
 8008a86:	4602      	mov	r2, r0
 8008a88:	460b      	mov	r3, r1
 8008a8a:	4630      	mov	r0, r6
 8008a8c:	4639      	mov	r1, r7
 8008a8e:	f7f7 fc13 	bl	80002b8 <__aeabi_dsub>
 8008a92:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008a96:	4606      	mov	r6, r0
 8008a98:	460f      	mov	r7, r1
 8008a9a:	4620      	mov	r0, r4
 8008a9c:	4629      	mov	r1, r5
 8008a9e:	f7f7 fc0b 	bl	80002b8 <__aeabi_dsub>
 8008aa2:	4602      	mov	r2, r0
 8008aa4:	460b      	mov	r3, r1
 8008aa6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008aaa:	f7f7 fc05 	bl	80002b8 <__aeabi_dsub>
 8008aae:	465a      	mov	r2, fp
 8008ab0:	464b      	mov	r3, r9
 8008ab2:	f7f7 fdb9 	bl	8000628 <__aeabi_dmul>
 8008ab6:	4602      	mov	r2, r0
 8008ab8:	460b      	mov	r3, r1
 8008aba:	4630      	mov	r0, r6
 8008abc:	4639      	mov	r1, r7
 8008abe:	f7f7 fbfb 	bl	80002b8 <__aeabi_dsub>
 8008ac2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008ac6:	f7f7 fdaf 	bl	8000628 <__aeabi_dmul>
 8008aca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ace:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008ad2:	4610      	mov	r0, r2
 8008ad4:	4619      	mov	r1, r3
 8008ad6:	f7f7 fda7 	bl	8000628 <__aeabi_dmul>
 8008ada:	a37d      	add	r3, pc, #500	@ (adr r3, 8008cd0 <__ieee754_pow+0x738>)
 8008adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ae0:	4604      	mov	r4, r0
 8008ae2:	460d      	mov	r5, r1
 8008ae4:	f7f7 fda0 	bl	8000628 <__aeabi_dmul>
 8008ae8:	a37b      	add	r3, pc, #492	@ (adr r3, 8008cd8 <__ieee754_pow+0x740>)
 8008aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aee:	f7f7 fbe5 	bl	80002bc <__adddf3>
 8008af2:	4622      	mov	r2, r4
 8008af4:	462b      	mov	r3, r5
 8008af6:	f7f7 fd97 	bl	8000628 <__aeabi_dmul>
 8008afa:	a379      	add	r3, pc, #484	@ (adr r3, 8008ce0 <__ieee754_pow+0x748>)
 8008afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b00:	f7f7 fbdc 	bl	80002bc <__adddf3>
 8008b04:	4622      	mov	r2, r4
 8008b06:	462b      	mov	r3, r5
 8008b08:	f7f7 fd8e 	bl	8000628 <__aeabi_dmul>
 8008b0c:	a376      	add	r3, pc, #472	@ (adr r3, 8008ce8 <__ieee754_pow+0x750>)
 8008b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b12:	f7f7 fbd3 	bl	80002bc <__adddf3>
 8008b16:	4622      	mov	r2, r4
 8008b18:	462b      	mov	r3, r5
 8008b1a:	f7f7 fd85 	bl	8000628 <__aeabi_dmul>
 8008b1e:	a374      	add	r3, pc, #464	@ (adr r3, 8008cf0 <__ieee754_pow+0x758>)
 8008b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b24:	f7f7 fbca 	bl	80002bc <__adddf3>
 8008b28:	4622      	mov	r2, r4
 8008b2a:	462b      	mov	r3, r5
 8008b2c:	f7f7 fd7c 	bl	8000628 <__aeabi_dmul>
 8008b30:	a371      	add	r3, pc, #452	@ (adr r3, 8008cf8 <__ieee754_pow+0x760>)
 8008b32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b36:	f7f7 fbc1 	bl	80002bc <__adddf3>
 8008b3a:	4622      	mov	r2, r4
 8008b3c:	4606      	mov	r6, r0
 8008b3e:	460f      	mov	r7, r1
 8008b40:	462b      	mov	r3, r5
 8008b42:	4620      	mov	r0, r4
 8008b44:	4629      	mov	r1, r5
 8008b46:	f7f7 fd6f 	bl	8000628 <__aeabi_dmul>
 8008b4a:	4602      	mov	r2, r0
 8008b4c:	460b      	mov	r3, r1
 8008b4e:	4630      	mov	r0, r6
 8008b50:	4639      	mov	r1, r7
 8008b52:	f7f7 fd69 	bl	8000628 <__aeabi_dmul>
 8008b56:	465a      	mov	r2, fp
 8008b58:	4604      	mov	r4, r0
 8008b5a:	460d      	mov	r5, r1
 8008b5c:	464b      	mov	r3, r9
 8008b5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008b62:	f7f7 fbab 	bl	80002bc <__adddf3>
 8008b66:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008b6a:	f7f7 fd5d 	bl	8000628 <__aeabi_dmul>
 8008b6e:	4622      	mov	r2, r4
 8008b70:	462b      	mov	r3, r5
 8008b72:	f7f7 fba3 	bl	80002bc <__adddf3>
 8008b76:	465a      	mov	r2, fp
 8008b78:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008b7c:	464b      	mov	r3, r9
 8008b7e:	4658      	mov	r0, fp
 8008b80:	4649      	mov	r1, r9
 8008b82:	f7f7 fd51 	bl	8000628 <__aeabi_dmul>
 8008b86:	4b6a      	ldr	r3, [pc, #424]	@ (8008d30 <__ieee754_pow+0x798>)
 8008b88:	2200      	movs	r2, #0
 8008b8a:	4606      	mov	r6, r0
 8008b8c:	460f      	mov	r7, r1
 8008b8e:	f7f7 fb95 	bl	80002bc <__adddf3>
 8008b92:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008b96:	f7f7 fb91 	bl	80002bc <__adddf3>
 8008b9a:	46d8      	mov	r8, fp
 8008b9c:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8008ba0:	460d      	mov	r5, r1
 8008ba2:	465a      	mov	r2, fp
 8008ba4:	460b      	mov	r3, r1
 8008ba6:	4640      	mov	r0, r8
 8008ba8:	4649      	mov	r1, r9
 8008baa:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 8008bae:	f7f7 fd3b 	bl	8000628 <__aeabi_dmul>
 8008bb2:	465c      	mov	r4, fp
 8008bb4:	4680      	mov	r8, r0
 8008bb6:	4689      	mov	r9, r1
 8008bb8:	4b5d      	ldr	r3, [pc, #372]	@ (8008d30 <__ieee754_pow+0x798>)
 8008bba:	2200      	movs	r2, #0
 8008bbc:	4620      	mov	r0, r4
 8008bbe:	4629      	mov	r1, r5
 8008bc0:	f7f7 fb7a 	bl	80002b8 <__aeabi_dsub>
 8008bc4:	4632      	mov	r2, r6
 8008bc6:	463b      	mov	r3, r7
 8008bc8:	f7f7 fb76 	bl	80002b8 <__aeabi_dsub>
 8008bcc:	4602      	mov	r2, r0
 8008bce:	460b      	mov	r3, r1
 8008bd0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008bd4:	f7f7 fb70 	bl	80002b8 <__aeabi_dsub>
 8008bd8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008bdc:	f7f7 fd24 	bl	8000628 <__aeabi_dmul>
 8008be0:	4622      	mov	r2, r4
 8008be2:	4606      	mov	r6, r0
 8008be4:	460f      	mov	r7, r1
 8008be6:	462b      	mov	r3, r5
 8008be8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008bec:	f7f7 fd1c 	bl	8000628 <__aeabi_dmul>
 8008bf0:	4602      	mov	r2, r0
 8008bf2:	460b      	mov	r3, r1
 8008bf4:	4630      	mov	r0, r6
 8008bf6:	4639      	mov	r1, r7
 8008bf8:	f7f7 fb60 	bl	80002bc <__adddf3>
 8008bfc:	4606      	mov	r6, r0
 8008bfe:	460f      	mov	r7, r1
 8008c00:	4602      	mov	r2, r0
 8008c02:	460b      	mov	r3, r1
 8008c04:	4640      	mov	r0, r8
 8008c06:	4649      	mov	r1, r9
 8008c08:	f7f7 fb58 	bl	80002bc <__adddf3>
 8008c0c:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 8008c10:	a33b      	add	r3, pc, #236	@ (adr r3, 8008d00 <__ieee754_pow+0x768>)
 8008c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c16:	4658      	mov	r0, fp
 8008c18:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8008c1c:	460d      	mov	r5, r1
 8008c1e:	f7f7 fd03 	bl	8000628 <__aeabi_dmul>
 8008c22:	465c      	mov	r4, fp
 8008c24:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008c28:	4642      	mov	r2, r8
 8008c2a:	464b      	mov	r3, r9
 8008c2c:	4620      	mov	r0, r4
 8008c2e:	4629      	mov	r1, r5
 8008c30:	f7f7 fb42 	bl	80002b8 <__aeabi_dsub>
 8008c34:	4602      	mov	r2, r0
 8008c36:	460b      	mov	r3, r1
 8008c38:	4630      	mov	r0, r6
 8008c3a:	4639      	mov	r1, r7
 8008c3c:	f7f7 fb3c 	bl	80002b8 <__aeabi_dsub>
 8008c40:	a331      	add	r3, pc, #196	@ (adr r3, 8008d08 <__ieee754_pow+0x770>)
 8008c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c46:	f7f7 fcef 	bl	8000628 <__aeabi_dmul>
 8008c4a:	a331      	add	r3, pc, #196	@ (adr r3, 8008d10 <__ieee754_pow+0x778>)
 8008c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c50:	4606      	mov	r6, r0
 8008c52:	460f      	mov	r7, r1
 8008c54:	4620      	mov	r0, r4
 8008c56:	4629      	mov	r1, r5
 8008c58:	f7f7 fce6 	bl	8000628 <__aeabi_dmul>
 8008c5c:	4602      	mov	r2, r0
 8008c5e:	460b      	mov	r3, r1
 8008c60:	4630      	mov	r0, r6
 8008c62:	4639      	mov	r1, r7
 8008c64:	f7f7 fb2a 	bl	80002bc <__adddf3>
 8008c68:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008c6a:	4b32      	ldr	r3, [pc, #200]	@ (8008d34 <__ieee754_pow+0x79c>)
 8008c6c:	4413      	add	r3, r2
 8008c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c72:	f7f7 fb23 	bl	80002bc <__adddf3>
 8008c76:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008c7a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008c7c:	f7f7 fc6a 	bl	8000554 <__aeabi_i2d>
 8008c80:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008c82:	4b2d      	ldr	r3, [pc, #180]	@ (8008d38 <__ieee754_pow+0x7a0>)
 8008c84:	4413      	add	r3, r2
 8008c86:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008c8a:	4606      	mov	r6, r0
 8008c8c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008c90:	460f      	mov	r7, r1
 8008c92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c96:	f7f7 fb11 	bl	80002bc <__adddf3>
 8008c9a:	4642      	mov	r2, r8
 8008c9c:	464b      	mov	r3, r9
 8008c9e:	f7f7 fb0d 	bl	80002bc <__adddf3>
 8008ca2:	4632      	mov	r2, r6
 8008ca4:	463b      	mov	r3, r7
 8008ca6:	f7f7 fb09 	bl	80002bc <__adddf3>
 8008caa:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 8008cae:	4632      	mov	r2, r6
 8008cb0:	463b      	mov	r3, r7
 8008cb2:	4658      	mov	r0, fp
 8008cb4:	460d      	mov	r5, r1
 8008cb6:	f7f7 faff 	bl	80002b8 <__aeabi_dsub>
 8008cba:	4642      	mov	r2, r8
 8008cbc:	464b      	mov	r3, r9
 8008cbe:	f7f7 fafb 	bl	80002b8 <__aeabi_dsub>
 8008cc2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008cc6:	f7f7 faf7 	bl	80002b8 <__aeabi_dsub>
 8008cca:	465c      	mov	r4, fp
 8008ccc:	e036      	b.n	8008d3c <__ieee754_pow+0x7a4>
 8008cce:	bf00      	nop
 8008cd0:	4a454eef 	.word	0x4a454eef
 8008cd4:	3fca7e28 	.word	0x3fca7e28
 8008cd8:	93c9db65 	.word	0x93c9db65
 8008cdc:	3fcd864a 	.word	0x3fcd864a
 8008ce0:	a91d4101 	.word	0xa91d4101
 8008ce4:	3fd17460 	.word	0x3fd17460
 8008ce8:	518f264d 	.word	0x518f264d
 8008cec:	3fd55555 	.word	0x3fd55555
 8008cf0:	db6fabff 	.word	0xdb6fabff
 8008cf4:	3fdb6db6 	.word	0x3fdb6db6
 8008cf8:	33333303 	.word	0x33333303
 8008cfc:	3fe33333 	.word	0x3fe33333
 8008d00:	e0000000 	.word	0xe0000000
 8008d04:	3feec709 	.word	0x3feec709
 8008d08:	dc3a03fd 	.word	0xdc3a03fd
 8008d0c:	3feec709 	.word	0x3feec709
 8008d10:	145b01f5 	.word	0x145b01f5
 8008d14:	be3e2fe0 	.word	0xbe3e2fe0
 8008d18:	7ff00000 	.word	0x7ff00000
 8008d1c:	43400000 	.word	0x43400000
 8008d20:	0003988e 	.word	0x0003988e
 8008d24:	000bb679 	.word	0x000bb679
 8008d28:	08009818 	.word	0x08009818
 8008d2c:	3ff00000 	.word	0x3ff00000
 8008d30:	40080000 	.word	0x40080000
 8008d34:	080097f8 	.word	0x080097f8
 8008d38:	08009808 	.word	0x08009808
 8008d3c:	4602      	mov	r2, r0
 8008d3e:	460b      	mov	r3, r1
 8008d40:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008d44:	e5d6      	b.n	80088f4 <__ieee754_pow+0x35c>
 8008d46:	f04f 0a01 	mov.w	sl, #1
 8008d4a:	e65e      	b.n	8008a0a <__ieee754_pow+0x472>
 8008d4c:	a3b5      	add	r3, pc, #724	@ (adr r3, 8009024 <__ieee754_pow+0xa8c>)
 8008d4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d52:	4630      	mov	r0, r6
 8008d54:	4639      	mov	r1, r7
 8008d56:	f7f7 fab1 	bl	80002bc <__adddf3>
 8008d5a:	4642      	mov	r2, r8
 8008d5c:	e9cd 0100 	strd	r0, r1, [sp]
 8008d60:	464b      	mov	r3, r9
 8008d62:	4620      	mov	r0, r4
 8008d64:	4629      	mov	r1, r5
 8008d66:	f7f7 faa7 	bl	80002b8 <__aeabi_dsub>
 8008d6a:	4602      	mov	r2, r0
 8008d6c:	460b      	mov	r3, r1
 8008d6e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008d72:	f7f7 fee9 	bl	8000b48 <__aeabi_dcmpgt>
 8008d76:	2800      	cmp	r0, #0
 8008d78:	f47f adfe 	bne.w	8008978 <__ieee754_pow+0x3e0>
 8008d7c:	4ba2      	ldr	r3, [pc, #648]	@ (8009008 <__ieee754_pow+0xa70>)
 8008d7e:	e022      	b.n	8008dc6 <__ieee754_pow+0x82e>
 8008d80:	4ca2      	ldr	r4, [pc, #648]	@ (800900c <__ieee754_pow+0xa74>)
 8008d82:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8008d86:	42a3      	cmp	r3, r4
 8008d88:	d919      	bls.n	8008dbe <__ieee754_pow+0x826>
 8008d8a:	4ba1      	ldr	r3, [pc, #644]	@ (8009010 <__ieee754_pow+0xa78>)
 8008d8c:	440b      	add	r3, r1
 8008d8e:	4303      	orrs	r3, r0
 8008d90:	d009      	beq.n	8008da6 <__ieee754_pow+0x80e>
 8008d92:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008d96:	2200      	movs	r2, #0
 8008d98:	2300      	movs	r3, #0
 8008d9a:	f7f7 feb7 	bl	8000b0c <__aeabi_dcmplt>
 8008d9e:	3800      	subs	r0, #0
 8008da0:	bf18      	it	ne
 8008da2:	2001      	movne	r0, #1
 8008da4:	e512      	b.n	80087cc <__ieee754_pow+0x234>
 8008da6:	4642      	mov	r2, r8
 8008da8:	464b      	mov	r3, r9
 8008daa:	f7f7 fa85 	bl	80002b8 <__aeabi_dsub>
 8008dae:	4632      	mov	r2, r6
 8008db0:	463b      	mov	r3, r7
 8008db2:	f7f7 febf 	bl	8000b34 <__aeabi_dcmpge>
 8008db6:	2800      	cmp	r0, #0
 8008db8:	d1eb      	bne.n	8008d92 <__ieee754_pow+0x7fa>
 8008dba:	4b96      	ldr	r3, [pc, #600]	@ (8009014 <__ieee754_pow+0xa7c>)
 8008dbc:	e003      	b.n	8008dc6 <__ieee754_pow+0x82e>
 8008dbe:	4a96      	ldr	r2, [pc, #600]	@ (8009018 <__ieee754_pow+0xa80>)
 8008dc0:	4293      	cmp	r3, r2
 8008dc2:	f240 80e7 	bls.w	8008f94 <__ieee754_pow+0x9fc>
 8008dc6:	151b      	asrs	r3, r3, #20
 8008dc8:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 8008dcc:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 8008dd0:	fa4a fa03 	asr.w	sl, sl, r3
 8008dd4:	44da      	add	sl, fp
 8008dd6:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8008dda:	4890      	ldr	r0, [pc, #576]	@ (800901c <__ieee754_pow+0xa84>)
 8008ddc:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8008de0:	4108      	asrs	r0, r1
 8008de2:	ea00 030a 	and.w	r3, r0, sl
 8008de6:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8008dea:	f1c1 0114 	rsb	r1, r1, #20
 8008dee:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8008df2:	fa4a fa01 	asr.w	sl, sl, r1
 8008df6:	f1bb 0f00 	cmp.w	fp, #0
 8008dfa:	4640      	mov	r0, r8
 8008dfc:	4649      	mov	r1, r9
 8008dfe:	f04f 0200 	mov.w	r2, #0
 8008e02:	bfb8      	it	lt
 8008e04:	f1ca 0a00 	rsblt	sl, sl, #0
 8008e08:	f7f7 fa56 	bl	80002b8 <__aeabi_dsub>
 8008e0c:	4680      	mov	r8, r0
 8008e0e:	4689      	mov	r9, r1
 8008e10:	4632      	mov	r2, r6
 8008e12:	463b      	mov	r3, r7
 8008e14:	4640      	mov	r0, r8
 8008e16:	4649      	mov	r1, r9
 8008e18:	f7f7 fa50 	bl	80002bc <__adddf3>
 8008e1c:	2400      	movs	r4, #0
 8008e1e:	a36a      	add	r3, pc, #424	@ (adr r3, 8008fc8 <__ieee754_pow+0xa30>)
 8008e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e24:	4620      	mov	r0, r4
 8008e26:	460d      	mov	r5, r1
 8008e28:	f7f7 fbfe 	bl	8000628 <__aeabi_dmul>
 8008e2c:	4642      	mov	r2, r8
 8008e2e:	e9cd 0100 	strd	r0, r1, [sp]
 8008e32:	464b      	mov	r3, r9
 8008e34:	4620      	mov	r0, r4
 8008e36:	4629      	mov	r1, r5
 8008e38:	f7f7 fa3e 	bl	80002b8 <__aeabi_dsub>
 8008e3c:	4602      	mov	r2, r0
 8008e3e:	460b      	mov	r3, r1
 8008e40:	4630      	mov	r0, r6
 8008e42:	4639      	mov	r1, r7
 8008e44:	f7f7 fa38 	bl	80002b8 <__aeabi_dsub>
 8008e48:	a361      	add	r3, pc, #388	@ (adr r3, 8008fd0 <__ieee754_pow+0xa38>)
 8008e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e4e:	f7f7 fbeb 	bl	8000628 <__aeabi_dmul>
 8008e52:	a361      	add	r3, pc, #388	@ (adr r3, 8008fd8 <__ieee754_pow+0xa40>)
 8008e54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e58:	4680      	mov	r8, r0
 8008e5a:	4689      	mov	r9, r1
 8008e5c:	4620      	mov	r0, r4
 8008e5e:	4629      	mov	r1, r5
 8008e60:	f7f7 fbe2 	bl	8000628 <__aeabi_dmul>
 8008e64:	4602      	mov	r2, r0
 8008e66:	460b      	mov	r3, r1
 8008e68:	4640      	mov	r0, r8
 8008e6a:	4649      	mov	r1, r9
 8008e6c:	f7f7 fa26 	bl	80002bc <__adddf3>
 8008e70:	4604      	mov	r4, r0
 8008e72:	460d      	mov	r5, r1
 8008e74:	4602      	mov	r2, r0
 8008e76:	460b      	mov	r3, r1
 8008e78:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008e7c:	f7f7 fa1e 	bl	80002bc <__adddf3>
 8008e80:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008e84:	4680      	mov	r8, r0
 8008e86:	4689      	mov	r9, r1
 8008e88:	f7f7 fa16 	bl	80002b8 <__aeabi_dsub>
 8008e8c:	4602      	mov	r2, r0
 8008e8e:	460b      	mov	r3, r1
 8008e90:	4620      	mov	r0, r4
 8008e92:	4629      	mov	r1, r5
 8008e94:	f7f7 fa10 	bl	80002b8 <__aeabi_dsub>
 8008e98:	4642      	mov	r2, r8
 8008e9a:	4606      	mov	r6, r0
 8008e9c:	460f      	mov	r7, r1
 8008e9e:	464b      	mov	r3, r9
 8008ea0:	4640      	mov	r0, r8
 8008ea2:	4649      	mov	r1, r9
 8008ea4:	f7f7 fbc0 	bl	8000628 <__aeabi_dmul>
 8008ea8:	a34d      	add	r3, pc, #308	@ (adr r3, 8008fe0 <__ieee754_pow+0xa48>)
 8008eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eae:	4604      	mov	r4, r0
 8008eb0:	460d      	mov	r5, r1
 8008eb2:	f7f7 fbb9 	bl	8000628 <__aeabi_dmul>
 8008eb6:	a34c      	add	r3, pc, #304	@ (adr r3, 8008fe8 <__ieee754_pow+0xa50>)
 8008eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ebc:	f7f7 f9fc 	bl	80002b8 <__aeabi_dsub>
 8008ec0:	4622      	mov	r2, r4
 8008ec2:	462b      	mov	r3, r5
 8008ec4:	f7f7 fbb0 	bl	8000628 <__aeabi_dmul>
 8008ec8:	a349      	add	r3, pc, #292	@ (adr r3, 8008ff0 <__ieee754_pow+0xa58>)
 8008eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ece:	f7f7 f9f5 	bl	80002bc <__adddf3>
 8008ed2:	4622      	mov	r2, r4
 8008ed4:	462b      	mov	r3, r5
 8008ed6:	f7f7 fba7 	bl	8000628 <__aeabi_dmul>
 8008eda:	a347      	add	r3, pc, #284	@ (adr r3, 8008ff8 <__ieee754_pow+0xa60>)
 8008edc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ee0:	f7f7 f9ea 	bl	80002b8 <__aeabi_dsub>
 8008ee4:	4622      	mov	r2, r4
 8008ee6:	462b      	mov	r3, r5
 8008ee8:	f7f7 fb9e 	bl	8000628 <__aeabi_dmul>
 8008eec:	a344      	add	r3, pc, #272	@ (adr r3, 8009000 <__ieee754_pow+0xa68>)
 8008eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ef2:	f7f7 f9e3 	bl	80002bc <__adddf3>
 8008ef6:	4622      	mov	r2, r4
 8008ef8:	462b      	mov	r3, r5
 8008efa:	f7f7 fb95 	bl	8000628 <__aeabi_dmul>
 8008efe:	4602      	mov	r2, r0
 8008f00:	460b      	mov	r3, r1
 8008f02:	4640      	mov	r0, r8
 8008f04:	4649      	mov	r1, r9
 8008f06:	f7f7 f9d7 	bl	80002b8 <__aeabi_dsub>
 8008f0a:	4604      	mov	r4, r0
 8008f0c:	460d      	mov	r5, r1
 8008f0e:	4602      	mov	r2, r0
 8008f10:	460b      	mov	r3, r1
 8008f12:	4640      	mov	r0, r8
 8008f14:	4649      	mov	r1, r9
 8008f16:	f7f7 fb87 	bl	8000628 <__aeabi_dmul>
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	e9cd 0100 	strd	r0, r1, [sp]
 8008f20:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008f24:	4620      	mov	r0, r4
 8008f26:	4629      	mov	r1, r5
 8008f28:	f7f7 f9c6 	bl	80002b8 <__aeabi_dsub>
 8008f2c:	4602      	mov	r2, r0
 8008f2e:	460b      	mov	r3, r1
 8008f30:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008f34:	f7f7 fca2 	bl	800087c <__aeabi_ddiv>
 8008f38:	4632      	mov	r2, r6
 8008f3a:	4604      	mov	r4, r0
 8008f3c:	460d      	mov	r5, r1
 8008f3e:	463b      	mov	r3, r7
 8008f40:	4640      	mov	r0, r8
 8008f42:	4649      	mov	r1, r9
 8008f44:	f7f7 fb70 	bl	8000628 <__aeabi_dmul>
 8008f48:	4632      	mov	r2, r6
 8008f4a:	463b      	mov	r3, r7
 8008f4c:	f7f7 f9b6 	bl	80002bc <__adddf3>
 8008f50:	4602      	mov	r2, r0
 8008f52:	460b      	mov	r3, r1
 8008f54:	4620      	mov	r0, r4
 8008f56:	4629      	mov	r1, r5
 8008f58:	f7f7 f9ae 	bl	80002b8 <__aeabi_dsub>
 8008f5c:	4642      	mov	r2, r8
 8008f5e:	464b      	mov	r3, r9
 8008f60:	f7f7 f9aa 	bl	80002b8 <__aeabi_dsub>
 8008f64:	460b      	mov	r3, r1
 8008f66:	4602      	mov	r2, r0
 8008f68:	492d      	ldr	r1, [pc, #180]	@ (8009020 <__ieee754_pow+0xa88>)
 8008f6a:	2000      	movs	r0, #0
 8008f6c:	f7f7 f9a4 	bl	80002b8 <__aeabi_dsub>
 8008f70:	ec41 0b10 	vmov	d0, r0, r1
 8008f74:	ee10 3a90 	vmov	r3, s1
 8008f78:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8008f7c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008f80:	da0b      	bge.n	8008f9a <__ieee754_pow+0xa02>
 8008f82:	4650      	mov	r0, sl
 8008f84:	f000 f85c 	bl	8009040 <scalbn>
 8008f88:	ec51 0b10 	vmov	r0, r1, d0
 8008f8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008f90:	f7ff bb6d 	b.w	800866e <__ieee754_pow+0xd6>
 8008f94:	f8dd a010 	ldr.w	sl, [sp, #16]
 8008f98:	e73a      	b.n	8008e10 <__ieee754_pow+0x878>
 8008f9a:	ec51 0b10 	vmov	r0, r1, d0
 8008f9e:	4619      	mov	r1, r3
 8008fa0:	e7f4      	b.n	8008f8c <__ieee754_pow+0x9f4>
 8008fa2:	491f      	ldr	r1, [pc, #124]	@ (8009020 <__ieee754_pow+0xa88>)
 8008fa4:	2000      	movs	r0, #0
 8008fa6:	f7ff bb14 	b.w	80085d2 <__ieee754_pow+0x3a>
 8008faa:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008fae:	f7ff bb10 	b.w	80085d2 <__ieee754_pow+0x3a>
 8008fb2:	4630      	mov	r0, r6
 8008fb4:	4639      	mov	r1, r7
 8008fb6:	f7ff bb0c 	b.w	80085d2 <__ieee754_pow+0x3a>
 8008fba:	460c      	mov	r4, r1
 8008fbc:	f7ff bb69 	b.w	8008692 <__ieee754_pow+0xfa>
 8008fc0:	2400      	movs	r4, #0
 8008fc2:	f7ff bb4b 	b.w	800865c <__ieee754_pow+0xc4>
 8008fc6:	bf00      	nop
 8008fc8:	00000000 	.word	0x00000000
 8008fcc:	3fe62e43 	.word	0x3fe62e43
 8008fd0:	fefa39ef 	.word	0xfefa39ef
 8008fd4:	3fe62e42 	.word	0x3fe62e42
 8008fd8:	0ca86c39 	.word	0x0ca86c39
 8008fdc:	be205c61 	.word	0xbe205c61
 8008fe0:	72bea4d0 	.word	0x72bea4d0
 8008fe4:	3e663769 	.word	0x3e663769
 8008fe8:	c5d26bf1 	.word	0xc5d26bf1
 8008fec:	3ebbbd41 	.word	0x3ebbbd41
 8008ff0:	af25de2c 	.word	0xaf25de2c
 8008ff4:	3f11566a 	.word	0x3f11566a
 8008ff8:	16bebd93 	.word	0x16bebd93
 8008ffc:	3f66c16c 	.word	0x3f66c16c
 8009000:	5555553e 	.word	0x5555553e
 8009004:	3fc55555 	.word	0x3fc55555
 8009008:	40900000 	.word	0x40900000
 800900c:	4090cbff 	.word	0x4090cbff
 8009010:	3f6f3400 	.word	0x3f6f3400
 8009014:	4090cc00 	.word	0x4090cc00
 8009018:	3fe00000 	.word	0x3fe00000
 800901c:	fff00000 	.word	0xfff00000
 8009020:	3ff00000 	.word	0x3ff00000
 8009024:	652b82fe 	.word	0x652b82fe
 8009028:	3c971547 	.word	0x3c971547

0800902c <fabs>:
 800902c:	ec51 0b10 	vmov	r0, r1, d0
 8009030:	4602      	mov	r2, r0
 8009032:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009036:	ec43 2b10 	vmov	d0, r2, r3
 800903a:	4770      	bx	lr
 800903c:	0000      	movs	r0, r0
	...

08009040 <scalbn>:
 8009040:	b570      	push	{r4, r5, r6, lr}
 8009042:	ec55 4b10 	vmov	r4, r5, d0
 8009046:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800904a:	4606      	mov	r6, r0
 800904c:	462b      	mov	r3, r5
 800904e:	b991      	cbnz	r1, 8009076 <scalbn+0x36>
 8009050:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8009054:	4323      	orrs	r3, r4
 8009056:	d03b      	beq.n	80090d0 <scalbn+0x90>
 8009058:	4b33      	ldr	r3, [pc, #204]	@ (8009128 <scalbn+0xe8>)
 800905a:	4620      	mov	r0, r4
 800905c:	4629      	mov	r1, r5
 800905e:	2200      	movs	r2, #0
 8009060:	f7f7 fae2 	bl	8000628 <__aeabi_dmul>
 8009064:	4b31      	ldr	r3, [pc, #196]	@ (800912c <scalbn+0xec>)
 8009066:	429e      	cmp	r6, r3
 8009068:	4604      	mov	r4, r0
 800906a:	460d      	mov	r5, r1
 800906c:	da0f      	bge.n	800908e <scalbn+0x4e>
 800906e:	a326      	add	r3, pc, #152	@ (adr r3, 8009108 <scalbn+0xc8>)
 8009070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009074:	e01e      	b.n	80090b4 <scalbn+0x74>
 8009076:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800907a:	4291      	cmp	r1, r2
 800907c:	d10b      	bne.n	8009096 <scalbn+0x56>
 800907e:	4622      	mov	r2, r4
 8009080:	4620      	mov	r0, r4
 8009082:	4629      	mov	r1, r5
 8009084:	f7f7 f91a 	bl	80002bc <__adddf3>
 8009088:	4604      	mov	r4, r0
 800908a:	460d      	mov	r5, r1
 800908c:	e020      	b.n	80090d0 <scalbn+0x90>
 800908e:	460b      	mov	r3, r1
 8009090:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8009094:	3936      	subs	r1, #54	@ 0x36
 8009096:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800909a:	4296      	cmp	r6, r2
 800909c:	dd0d      	ble.n	80090ba <scalbn+0x7a>
 800909e:	2d00      	cmp	r5, #0
 80090a0:	a11b      	add	r1, pc, #108	@ (adr r1, 8009110 <scalbn+0xd0>)
 80090a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80090a6:	da02      	bge.n	80090ae <scalbn+0x6e>
 80090a8:	a11b      	add	r1, pc, #108	@ (adr r1, 8009118 <scalbn+0xd8>)
 80090aa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80090ae:	a318      	add	r3, pc, #96	@ (adr r3, 8009110 <scalbn+0xd0>)
 80090b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090b4:	f7f7 fab8 	bl	8000628 <__aeabi_dmul>
 80090b8:	e7e6      	b.n	8009088 <scalbn+0x48>
 80090ba:	1872      	adds	r2, r6, r1
 80090bc:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80090c0:	428a      	cmp	r2, r1
 80090c2:	dcec      	bgt.n	800909e <scalbn+0x5e>
 80090c4:	2a00      	cmp	r2, #0
 80090c6:	dd06      	ble.n	80090d6 <scalbn+0x96>
 80090c8:	f36f 531e 	bfc	r3, #20, #11
 80090cc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80090d0:	ec45 4b10 	vmov	d0, r4, r5
 80090d4:	bd70      	pop	{r4, r5, r6, pc}
 80090d6:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 80090da:	da08      	bge.n	80090ee <scalbn+0xae>
 80090dc:	2d00      	cmp	r5, #0
 80090de:	a10a      	add	r1, pc, #40	@ (adr r1, 8009108 <scalbn+0xc8>)
 80090e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80090e4:	dac3      	bge.n	800906e <scalbn+0x2e>
 80090e6:	a10e      	add	r1, pc, #56	@ (adr r1, 8009120 <scalbn+0xe0>)
 80090e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80090ec:	e7bf      	b.n	800906e <scalbn+0x2e>
 80090ee:	3236      	adds	r2, #54	@ 0x36
 80090f0:	f36f 531e 	bfc	r3, #20, #11
 80090f4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80090f8:	4620      	mov	r0, r4
 80090fa:	4b0d      	ldr	r3, [pc, #52]	@ (8009130 <scalbn+0xf0>)
 80090fc:	4629      	mov	r1, r5
 80090fe:	2200      	movs	r2, #0
 8009100:	e7d8      	b.n	80090b4 <scalbn+0x74>
 8009102:	bf00      	nop
 8009104:	f3af 8000 	nop.w
 8009108:	c2f8f359 	.word	0xc2f8f359
 800910c:	01a56e1f 	.word	0x01a56e1f
 8009110:	8800759c 	.word	0x8800759c
 8009114:	7e37e43c 	.word	0x7e37e43c
 8009118:	8800759c 	.word	0x8800759c
 800911c:	fe37e43c 	.word	0xfe37e43c
 8009120:	c2f8f359 	.word	0xc2f8f359
 8009124:	81a56e1f 	.word	0x81a56e1f
 8009128:	43500000 	.word	0x43500000
 800912c:	ffff3cb0 	.word	0xffff3cb0
 8009130:	3c900000 	.word	0x3c900000

08009134 <with_errno>:
 8009134:	b510      	push	{r4, lr}
 8009136:	ed2d 8b02 	vpush	{d8}
 800913a:	eeb0 8a40 	vmov.f32	s16, s0
 800913e:	eef0 8a60 	vmov.f32	s17, s1
 8009142:	4604      	mov	r4, r0
 8009144:	f7fe fc78 	bl	8007a38 <__errno>
 8009148:	eeb0 0a48 	vmov.f32	s0, s16
 800914c:	eef0 0a68 	vmov.f32	s1, s17
 8009150:	ecbd 8b02 	vpop	{d8}
 8009154:	6004      	str	r4, [r0, #0]
 8009156:	bd10      	pop	{r4, pc}

08009158 <xflow>:
 8009158:	4603      	mov	r3, r0
 800915a:	b507      	push	{r0, r1, r2, lr}
 800915c:	ec51 0b10 	vmov	r0, r1, d0
 8009160:	b183      	cbz	r3, 8009184 <xflow+0x2c>
 8009162:	4602      	mov	r2, r0
 8009164:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009168:	e9cd 2300 	strd	r2, r3, [sp]
 800916c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009170:	f7f7 fa5a 	bl	8000628 <__aeabi_dmul>
 8009174:	ec41 0b10 	vmov	d0, r0, r1
 8009178:	2022      	movs	r0, #34	@ 0x22
 800917a:	b003      	add	sp, #12
 800917c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009180:	f7ff bfd8 	b.w	8009134 <with_errno>
 8009184:	4602      	mov	r2, r0
 8009186:	460b      	mov	r3, r1
 8009188:	e7ee      	b.n	8009168 <xflow+0x10>
 800918a:	0000      	movs	r0, r0
 800918c:	0000      	movs	r0, r0
	...

08009190 <__math_uflow>:
 8009190:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009198 <__math_uflow+0x8>
 8009194:	f7ff bfe0 	b.w	8009158 <xflow>
 8009198:	00000000 	.word	0x00000000
 800919c:	10000000 	.word	0x10000000

080091a0 <__math_oflow>:
 80091a0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80091a8 <__math_oflow+0x8>
 80091a4:	f7ff bfd8 	b.w	8009158 <xflow>
 80091a8:	00000000 	.word	0x00000000
 80091ac:	70000000 	.word	0x70000000

080091b0 <__ieee754_sqrt>:
 80091b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091b4:	4a66      	ldr	r2, [pc, #408]	@ (8009350 <__ieee754_sqrt+0x1a0>)
 80091b6:	ec55 4b10 	vmov	r4, r5, d0
 80091ba:	43aa      	bics	r2, r5
 80091bc:	462b      	mov	r3, r5
 80091be:	4621      	mov	r1, r4
 80091c0:	d110      	bne.n	80091e4 <__ieee754_sqrt+0x34>
 80091c2:	4622      	mov	r2, r4
 80091c4:	4620      	mov	r0, r4
 80091c6:	4629      	mov	r1, r5
 80091c8:	f7f7 fa2e 	bl	8000628 <__aeabi_dmul>
 80091cc:	4602      	mov	r2, r0
 80091ce:	460b      	mov	r3, r1
 80091d0:	4620      	mov	r0, r4
 80091d2:	4629      	mov	r1, r5
 80091d4:	f7f7 f872 	bl	80002bc <__adddf3>
 80091d8:	4604      	mov	r4, r0
 80091da:	460d      	mov	r5, r1
 80091dc:	ec45 4b10 	vmov	d0, r4, r5
 80091e0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091e4:	2d00      	cmp	r5, #0
 80091e6:	dc0e      	bgt.n	8009206 <__ieee754_sqrt+0x56>
 80091e8:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 80091ec:	4322      	orrs	r2, r4
 80091ee:	d0f5      	beq.n	80091dc <__ieee754_sqrt+0x2c>
 80091f0:	b19d      	cbz	r5, 800921a <__ieee754_sqrt+0x6a>
 80091f2:	4622      	mov	r2, r4
 80091f4:	4620      	mov	r0, r4
 80091f6:	4629      	mov	r1, r5
 80091f8:	f7f7 f85e 	bl	80002b8 <__aeabi_dsub>
 80091fc:	4602      	mov	r2, r0
 80091fe:	460b      	mov	r3, r1
 8009200:	f7f7 fb3c 	bl	800087c <__aeabi_ddiv>
 8009204:	e7e8      	b.n	80091d8 <__ieee754_sqrt+0x28>
 8009206:	152a      	asrs	r2, r5, #20
 8009208:	d115      	bne.n	8009236 <__ieee754_sqrt+0x86>
 800920a:	2000      	movs	r0, #0
 800920c:	e009      	b.n	8009222 <__ieee754_sqrt+0x72>
 800920e:	0acb      	lsrs	r3, r1, #11
 8009210:	3a15      	subs	r2, #21
 8009212:	0549      	lsls	r1, r1, #21
 8009214:	2b00      	cmp	r3, #0
 8009216:	d0fa      	beq.n	800920e <__ieee754_sqrt+0x5e>
 8009218:	e7f7      	b.n	800920a <__ieee754_sqrt+0x5a>
 800921a:	462a      	mov	r2, r5
 800921c:	e7fa      	b.n	8009214 <__ieee754_sqrt+0x64>
 800921e:	005b      	lsls	r3, r3, #1
 8009220:	3001      	adds	r0, #1
 8009222:	02dc      	lsls	r4, r3, #11
 8009224:	d5fb      	bpl.n	800921e <__ieee754_sqrt+0x6e>
 8009226:	1e44      	subs	r4, r0, #1
 8009228:	1b12      	subs	r2, r2, r4
 800922a:	f1c0 0420 	rsb	r4, r0, #32
 800922e:	fa21 f404 	lsr.w	r4, r1, r4
 8009232:	4323      	orrs	r3, r4
 8009234:	4081      	lsls	r1, r0
 8009236:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800923a:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800923e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009242:	07d2      	lsls	r2, r2, #31
 8009244:	bf5c      	itt	pl
 8009246:	005b      	lslpl	r3, r3, #1
 8009248:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800924c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009250:	bf58      	it	pl
 8009252:	0049      	lslpl	r1, r1, #1
 8009254:	2600      	movs	r6, #0
 8009256:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800925a:	107f      	asrs	r7, r7, #1
 800925c:	0049      	lsls	r1, r1, #1
 800925e:	2016      	movs	r0, #22
 8009260:	4632      	mov	r2, r6
 8009262:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8009266:	1915      	adds	r5, r2, r4
 8009268:	429d      	cmp	r5, r3
 800926a:	bfde      	ittt	le
 800926c:	192a      	addle	r2, r5, r4
 800926e:	1b5b      	suble	r3, r3, r5
 8009270:	1936      	addle	r6, r6, r4
 8009272:	0fcd      	lsrs	r5, r1, #31
 8009274:	3801      	subs	r0, #1
 8009276:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800927a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800927e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8009282:	d1f0      	bne.n	8009266 <__ieee754_sqrt+0xb6>
 8009284:	4605      	mov	r5, r0
 8009286:	2420      	movs	r4, #32
 8009288:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800928c:	4293      	cmp	r3, r2
 800928e:	eb0c 0e00 	add.w	lr, ip, r0
 8009292:	dc02      	bgt.n	800929a <__ieee754_sqrt+0xea>
 8009294:	d113      	bne.n	80092be <__ieee754_sqrt+0x10e>
 8009296:	458e      	cmp	lr, r1
 8009298:	d811      	bhi.n	80092be <__ieee754_sqrt+0x10e>
 800929a:	f1be 0f00 	cmp.w	lr, #0
 800929e:	eb0e 000c 	add.w	r0, lr, ip
 80092a2:	da3f      	bge.n	8009324 <__ieee754_sqrt+0x174>
 80092a4:	2800      	cmp	r0, #0
 80092a6:	db3d      	blt.n	8009324 <__ieee754_sqrt+0x174>
 80092a8:	f102 0801 	add.w	r8, r2, #1
 80092ac:	1a9b      	subs	r3, r3, r2
 80092ae:	458e      	cmp	lr, r1
 80092b0:	bf88      	it	hi
 80092b2:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 80092b6:	eba1 010e 	sub.w	r1, r1, lr
 80092ba:	4465      	add	r5, ip
 80092bc:	4642      	mov	r2, r8
 80092be:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 80092c2:	3c01      	subs	r4, #1
 80092c4:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 80092c8:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80092cc:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80092d0:	d1dc      	bne.n	800928c <__ieee754_sqrt+0xdc>
 80092d2:	4319      	orrs	r1, r3
 80092d4:	d01b      	beq.n	800930e <__ieee754_sqrt+0x15e>
 80092d6:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 8009354 <__ieee754_sqrt+0x1a4>
 80092da:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 8009358 <__ieee754_sqrt+0x1a8>
 80092de:	e9da 0100 	ldrd	r0, r1, [sl]
 80092e2:	e9db 2300 	ldrd	r2, r3, [fp]
 80092e6:	f7f6 ffe7 	bl	80002b8 <__aeabi_dsub>
 80092ea:	e9da 8900 	ldrd	r8, r9, [sl]
 80092ee:	4602      	mov	r2, r0
 80092f0:	460b      	mov	r3, r1
 80092f2:	4640      	mov	r0, r8
 80092f4:	4649      	mov	r1, r9
 80092f6:	f7f7 fc13 	bl	8000b20 <__aeabi_dcmple>
 80092fa:	b140      	cbz	r0, 800930e <__ieee754_sqrt+0x15e>
 80092fc:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 8009300:	e9da 0100 	ldrd	r0, r1, [sl]
 8009304:	e9db 2300 	ldrd	r2, r3, [fp]
 8009308:	d10e      	bne.n	8009328 <__ieee754_sqrt+0x178>
 800930a:	3601      	adds	r6, #1
 800930c:	4625      	mov	r5, r4
 800930e:	1073      	asrs	r3, r6, #1
 8009310:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8009314:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8009318:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800931c:	086b      	lsrs	r3, r5, #1
 800931e:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 8009322:	e759      	b.n	80091d8 <__ieee754_sqrt+0x28>
 8009324:	4690      	mov	r8, r2
 8009326:	e7c1      	b.n	80092ac <__ieee754_sqrt+0xfc>
 8009328:	f7f6 ffc8 	bl	80002bc <__adddf3>
 800932c:	e9da 8900 	ldrd	r8, r9, [sl]
 8009330:	4602      	mov	r2, r0
 8009332:	460b      	mov	r3, r1
 8009334:	4640      	mov	r0, r8
 8009336:	4649      	mov	r1, r9
 8009338:	f7f7 fbe8 	bl	8000b0c <__aeabi_dcmplt>
 800933c:	b120      	cbz	r0, 8009348 <__ieee754_sqrt+0x198>
 800933e:	1cab      	adds	r3, r5, #2
 8009340:	bf08      	it	eq
 8009342:	3601      	addeq	r6, #1
 8009344:	3502      	adds	r5, #2
 8009346:	e7e2      	b.n	800930e <__ieee754_sqrt+0x15e>
 8009348:	1c6b      	adds	r3, r5, #1
 800934a:	f023 0501 	bic.w	r5, r3, #1
 800934e:	e7de      	b.n	800930e <__ieee754_sqrt+0x15e>
 8009350:	7ff00000 	.word	0x7ff00000
 8009354:	08009830 	.word	0x08009830
 8009358:	08009828 	.word	0x08009828

0800935c <_init>:
 800935c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800935e:	bf00      	nop
 8009360:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009362:	bc08      	pop	{r3}
 8009364:	469e      	mov	lr, r3
 8009366:	4770      	bx	lr

08009368 <_fini>:
 8009368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800936a:	bf00      	nop
 800936c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800936e:	bc08      	pop	{r3}
 8009370:	469e      	mov	lr, r3
 8009372:	4770      	bx	lr
