// Seed: 2437517684
module module_0 (
    input  uwire id_0,
    output tri   id_1
);
endmodule
module module_1 #(
    parameter id_10 = 32'd71,
    parameter id_18 = 32'd46,
    parameter id_19 = 32'd83,
    parameter id_6  = 32'd38
) (
    input tri0 id_0,
    input tri id_1,
    input tri id_2,
    output wire id_3
    , id_22,
    input wire id_4,
    input supply1 id_5,
    input wor _id_6,
    output tri0 id_7,
    input uwire id_8,
    output wire id_9,
    input tri _id_10
    , id_23,
    output supply1 id_11
    , id_24,
    input wor id_12,
    input uwire id_13,
    output supply0 id_14,
    input wire id_15,
    output logic id_16,
    output tri id_17,
    input supply1 _id_18
    , id_25,
    input uwire _id_19,
    output wire id_20
);
  for (id_26 = id_6; -1'h0; id_16 = -1) begin : LABEL_0
    `define pp_27 0
  end
  assign id_24[{1, (id_6)==id_18, 1, id_10} : id_19] = id_18 == id_6;
  module_0 modCall_1 (
      id_15,
      id_11
  );
  assign modCall_1.id_1 = 0;
endmodule
