

================================================================
== Vitis HLS Report for 'test_scalaire_Pipeline_VITIS_LOOP_14_1'
================================================================
* Date:           Thu Dec 30 15:01:43 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        mk1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1543|     1543|  15.430 us|  15.430 us|  1543|  1543|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |     1541|     1541|        12|          6|          6|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     31|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   5|    348|    711|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    109|    -|
|Register         |        -|   -|    179|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   5|    527|    851|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   6|      1|      4|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  348|  711|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_126_p2                |         +|   0|  0|  14|           9|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln14_fu_120_p2               |      icmp|   0|  0|  11|           9|          10|
    |ap_block_state2_pp0_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  31|          21|          15|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  37|          7|    1|          7|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    9|         18|
    |bus_A_blk_n_R            |   9|          2|    1|          2|
    |bus_B_blk_n_R            |   9|          2|    1|          2|
    |i_fu_58                  |   9|          2|    9|         18|
    |tmp1_fu_54               |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 109|         23|   56|        117|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   6|   0|    6|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |bus_A_addr_read_reg_198      |  32|   0|   32|          0|
    |bus_B_addr_read_reg_203      |  32|   0|   32|          0|
    |i_fu_58                      |   9|   0|    9|          0|
    |icmp_ln14_reg_194            |   1|   0|    1|          0|
    |tmp1_1_reg_228               |  32|   0|   32|          0|
    |tmp1_fu_54                   |  32|   0|   32|          0|
    |tmp2_reg_218                 |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 179|   0|  179|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_VITIS_LOOP_14_1|  return value|
|m_axi_bus_B_AWVALID   |  out|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_AWREADY   |   in|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_AWADDR    |  out|   32|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_AWID      |  out|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_AWLEN     |  out|   32|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_AWSIZE    |  out|    3|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_AWBURST   |  out|    2|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_AWLOCK    |  out|    2|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_AWCACHE   |  out|    4|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_AWPROT    |  out|    3|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_AWQOS     |  out|    4|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_AWREGION  |  out|    4|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_AWUSER    |  out|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_WVALID    |  out|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_WREADY    |   in|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_WDATA     |  out|   32|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_WSTRB     |  out|    4|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_WLAST     |  out|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_WID       |  out|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_WUSER     |  out|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_ARVALID   |  out|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_ARREADY   |   in|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_ARADDR    |  out|   32|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_ARID      |  out|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_ARLEN     |  out|   32|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_ARSIZE    |  out|    3|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_ARBURST   |  out|    2|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_ARLOCK    |  out|    2|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_ARCACHE   |  out|    4|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_ARPROT    |  out|    3|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_ARQOS     |  out|    4|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_ARREGION  |  out|    4|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_ARUSER    |  out|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_RVALID    |   in|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_RREADY    |  out|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_RDATA     |   in|   32|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_RLAST     |   in|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_RID       |   in|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_RUSER     |   in|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_RRESP     |   in|    2|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_BVALID    |   in|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_BREADY    |  out|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_BRESP     |   in|    2|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_BID       |   in|    1|       m_axi|                                   bus_B|       pointer|
|m_axi_bus_B_BUSER     |   in|    1|       m_axi|                                   bus_B|       pointer|
|sext_ln14_1           |   in|   30|     ap_none|                             sext_ln14_1|        scalar|
|m_axi_bus_A_AWVALID   |  out|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_AWREADY   |   in|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_AWADDR    |  out|   32|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_AWID      |  out|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_AWLEN     |  out|   32|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_AWSIZE    |  out|    3|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_AWBURST   |  out|    2|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_AWLOCK    |  out|    2|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_AWCACHE   |  out|    4|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_AWPROT    |  out|    3|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_AWQOS     |  out|    4|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_AWREGION  |  out|    4|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_AWUSER    |  out|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_WVALID    |  out|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_WREADY    |   in|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_WDATA     |  out|   32|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_WSTRB     |  out|    4|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_WLAST     |  out|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_WID       |  out|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_WUSER     |  out|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_ARVALID   |  out|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_ARREADY   |   in|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_ARADDR    |  out|   32|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_ARID      |  out|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_ARLEN     |  out|   32|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_ARSIZE    |  out|    3|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_ARBURST   |  out|    2|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_ARLOCK    |  out|    2|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_ARCACHE   |  out|    4|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_ARPROT    |  out|    3|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_ARQOS     |  out|    4|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_ARREGION  |  out|    4|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_ARUSER    |  out|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_RVALID    |   in|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_RREADY    |  out|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_RDATA     |   in|   32|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_RLAST     |   in|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_RID       |   in|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_RUSER     |   in|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_RRESP     |   in|    2|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_BVALID    |   in|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_BREADY    |  out|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_BRESP     |   in|    2|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_BID       |   in|    1|       m_axi|                                   bus_A|       pointer|
|m_axi_bus_A_BUSER     |   in|    1|       m_axi|                                   bus_A|       pointer|
|sext_ln14             |   in|   30|     ap_none|                               sext_ln14|        scalar|
|tmp1_out              |  out|   32|      ap_vld|                                tmp1_out|       pointer|
|tmp1_out_ap_vld       |  out|    1|      ap_vld|                                tmp1_out|       pointer|
+----------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 6, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.41>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp1 = alloca i32 1"   --->   Operation 15 'alloca' 'tmp1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln14_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln14"   --->   Operation 17 'read' 'sext_ln14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln14_1_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln14_1"   --->   Operation 18 'read' 'sext_ln14_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln14_cast = sext i30 %sext_ln14_read"   --->   Operation 19 'sext' 'sext_ln14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln14_1_cast = sext i30 %sext_ln14_1_read"   --->   Operation 20 'sext' 'sext_ln14_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bus_B, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bus_A, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %i"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %tmp1"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [mk1/test4.c:14]   --->   Operation 26 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.66ns)   --->   "%icmp_ln14 = icmp_eq  i9 %i_1, i9 256" [mk1/test4.c:14]   --->   Operation 27 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.82ns)   --->   "%add_ln14 = add i9 %i_1, i9 1" [mk1/test4.c:14]   --->   Operation 28 'add' 'add_ln14' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %.split, void %.exitStub" [mk1/test4.c:14]   --->   Operation 29 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln14 = store i9 %add_ln14, i9 %i" [mk1/test4.c:14]   --->   Operation 30 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%bus_B_addr = getelementptr i32 %bus_B, i32 %sext_ln14_1_cast" [mk1/test4.c:14]   --->   Operation 31 'getelementptr' 'bus_B_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%bus_A_addr = getelementptr i32 %bus_A, i32 %sext_ln14_cast" [mk1/test4.c:14]   --->   Operation 32 'getelementptr' 'bus_A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (7.30ns)   --->   "%bus_A_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %bus_A_addr" [mk1/test4.c:17]   --->   Operation 34 'read' 'bus_A_addr_read' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 35 [1/1] (7.30ns)   --->   "%bus_B_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %bus_B_addr" [mk1/test4.c:17]   --->   Operation 35 'read' 'bus_B_addr_read' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %bus_A_addr_read" [mk1/test4.c:17]   --->   Operation 36 'bitcast' 'bitcast_ln17' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln17_1 = bitcast i32 %bus_B_addr_read" [mk1/test4.c:17]   --->   Operation 37 'bitcast' 'bitcast_ln17_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 38 [4/4] (5.70ns)   --->   "%tmp2 = fmul i32 %bitcast_ln17, i32 %bitcast_ln17_1" [mk1/test4.c:17]   --->   Operation 38 'fmul' 'tmp2' <Predicate = (!icmp_ln14)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 39 [3/4] (5.70ns)   --->   "%tmp2 = fmul i32 %bitcast_ln17, i32 %bitcast_ln17_1" [mk1/test4.c:17]   --->   Operation 39 'fmul' 'tmp2' <Predicate = (!icmp_ln14)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 40 [2/4] (5.70ns)   --->   "%tmp2 = fmul i32 %bitcast_ln17, i32 %bitcast_ln17_1" [mk1/test4.c:17]   --->   Operation 40 'fmul' 'tmp2' <Predicate = (!icmp_ln14)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 41 [1/4] (5.70ns)   --->   "%tmp2 = fmul i32 %bitcast_ln17, i32 %bitcast_ln17_1" [mk1/test4.c:17]   --->   Operation 41 'fmul' 'tmp2' <Predicate = (!icmp_ln14)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%tmp1_load5 = load i32 %tmp1"   --->   Operation 52 'load' 'tmp1_load5' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %tmp1_out, i32 %tmp1_load5"   --->   Operation 53 'write' 'write_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%tmp1_load = load i32 %tmp1" [mk1/test4.c:18]   --->   Operation 42 'load' 'tmp1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [5/5] (7.25ns)   --->   "%tmp1_1 = fadd i32 %tmp2, i32 %tmp1_load" [mk1/test4.c:18]   --->   Operation 43 'fadd' 'tmp1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 44 [4/5] (7.25ns)   --->   "%tmp1_1 = fadd i32 %tmp2, i32 %tmp1_load" [mk1/test4.c:18]   --->   Operation 44 'fadd' 'tmp1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 45 [3/5] (7.25ns)   --->   "%tmp1_1 = fadd i32 %tmp2, i32 %tmp1_load" [mk1/test4.c:18]   --->   Operation 45 'fadd' 'tmp1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 46 [2/5] (7.25ns)   --->   "%tmp1_1 = fadd i32 %tmp2, i32 %tmp1_load" [mk1/test4.c:18]   --->   Operation 46 'fadd' 'tmp1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 47 [1/5] (7.25ns)   --->   "%tmp1_1 = fadd i32 %tmp2, i32 %tmp1_load" [mk1/test4.c:18]   --->   Operation 47 'fadd' 'tmp1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.58>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 6, i32 0, i32 0, i32 0, void @empty_0" [mk1/test4.c:12]   --->   Operation 48 'specpipeline' 'specpipeline_ln12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [mk1/test4.c:12]   --->   Operation 49 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln18 = store i32 %tmp1_1, i32 %tmp1" [mk1/test4.c:18]   --->   Operation 50 'store' 'store_ln18' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 51 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bus_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln14_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bus_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp1              (alloca           ) [ 0111111111111]
i                 (alloca           ) [ 0100000000000]
sext_ln14_read    (read             ) [ 0000000000000]
sext_ln14_1_read  (read             ) [ 0000000000000]
sext_ln14_cast    (sext             ) [ 0010000000000]
sext_ln14_1_cast  (sext             ) [ 0010000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000]
store_ln0         (store            ) [ 0000000000000]
store_ln0         (store            ) [ 0000000000000]
br_ln0            (br               ) [ 0000000000000]
i_1               (load             ) [ 0000000000000]
icmp_ln14         (icmp             ) [ 0111111000000]
add_ln14          (add              ) [ 0000000000000]
br_ln14           (br               ) [ 0000000000000]
store_ln14        (store            ) [ 0000000000000]
bus_B_addr        (getelementptr    ) [ 0000000000000]
bus_A_addr        (getelementptr    ) [ 0000000000000]
empty             (speclooptripcount) [ 0000000000000]
bus_A_addr_read   (read             ) [ 0001000000000]
bus_B_addr_read   (read             ) [ 0001000000000]
bitcast_ln17      (bitcast          ) [ 0000111000000]
bitcast_ln17_1    (bitcast          ) [ 0000111000000]
tmp2              (fmul             ) [ 0111110111110]
tmp1_load         (load             ) [ 0011110011110]
tmp1_1            (fadd             ) [ 0000001000001]
specpipeline_ln12 (specpipeline     ) [ 0000000000000]
specloopname_ln12 (specloopname     ) [ 0000000000000]
store_ln18        (store            ) [ 0000000000000]
br_ln0            (br               ) [ 0000000000000]
tmp1_load5        (load             ) [ 0000000000000]
write_ln0         (write            ) [ 0000000000000]
ret_ln0           (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bus_B">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bus_B"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln14_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln14_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bus_A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bus_A"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln14">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln14"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tmp1_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp1_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="tmp1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="sext_ln14_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="30" slack="0"/>
<pin id="64" dir="0" index="1" bw="30" slack="0"/>
<pin id="65" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln14_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="sext_ln14_1_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="30" slack="0"/>
<pin id="70" dir="0" index="1" bw="30" slack="0"/>
<pin id="71" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln14_1_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="bus_A_addr_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bus_A_addr_read/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="bus_B_addr_read_read_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bus_B_addr_read/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln0_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="1"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp1_1/7 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="sext_ln14_cast_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="30" slack="0"/>
<pin id="101" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14_cast/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="sext_ln14_1_cast_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="30" slack="0"/>
<pin id="105" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14_1_cast/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln0_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="9" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln0_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_1_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="9" slack="0"/>
<pin id="119" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="icmp_ln14_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="9" slack="0"/>
<pin id="122" dir="0" index="1" bw="9" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln14_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="9" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln14_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="9" slack="0"/>
<pin id="134" dir="0" index="1" bw="9" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="bus_B_addr_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="1"/>
<pin id="140" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bus_B_addr/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="bus_A_addr_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="1"/>
<pin id="146" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bus_A_addr/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="bitcast_ln17_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="bitcast_ln17_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17_1/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp1_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="6"/>
<pin id="159" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_load/7 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln18_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="0" index="1" bw="32" slack="11"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/12 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp1_load5_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="5"/>
<pin id="167" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_load5/6 "/>
</bind>
</comp>

<comp id="169" class="1005" name="tmp1_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="177" class="1005" name="i_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="9" slack="0"/>
<pin id="179" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="184" class="1005" name="sext_ln14_cast_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln14_cast "/>
</bind>
</comp>

<comp id="189" class="1005" name="sext_ln14_1_cast_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln14_1_cast "/>
</bind>
</comp>

<comp id="194" class="1005" name="icmp_ln14_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="198" class="1005" name="bus_A_addr_read_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bus_A_addr_read "/>
</bind>
</comp>

<comp id="203" class="1005" name="bus_B_addr_read_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bus_B_addr_read "/>
</bind>
</comp>

<comp id="208" class="1005" name="bitcast_ln17_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln17 "/>
</bind>
</comp>

<comp id="213" class="1005" name="bitcast_ln17_1_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln17_1 "/>
</bind>
</comp>

<comp id="218" class="1005" name="tmp2_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="223" class="1005" name="tmp1_load_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_load "/>
</bind>
</comp>

<comp id="228" class="1005" name="tmp1_1_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="42" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="42" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="52" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="102"><net_src comp="62" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="106"><net_src comp="68" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="30" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="124"><net_src comp="117" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="34" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="117" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="126" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="137" pin="2"/><net_sink comp="79" pin=1"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="143" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="152"><net_src comp="149" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="156"><net_src comp="153" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="160"><net_src comp="157" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="168"><net_src comp="165" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="172"><net_src comp="54" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="174"><net_src comp="169" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="175"><net_src comp="169" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="176"><net_src comp="169" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="180"><net_src comp="58" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="182"><net_src comp="177" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="183"><net_src comp="177" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="187"><net_src comp="99" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="192"><net_src comp="103" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="197"><net_src comp="120" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="74" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="206"><net_src comp="79" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="211"><net_src comp="149" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="216"><net_src comp="153" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="221"><net_src comp="95" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="226"><net_src comp="157" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="231"><net_src comp="91" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="161" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bus_B | {}
	Port: bus_A | {}
	Port: tmp1_out | {6 }
 - Input state : 
	Port: test_scalaire_Pipeline_VITIS_LOOP_14_1 : bus_B | {2 }
	Port: test_scalaire_Pipeline_VITIS_LOOP_14_1 : sext_ln14_1 | {1 }
	Port: test_scalaire_Pipeline_VITIS_LOOP_14_1 : bus_A | {2 }
	Port: test_scalaire_Pipeline_VITIS_LOOP_14_1 : sext_ln14 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln14 : 2
		add_ln14 : 2
		br_ln14 : 3
		store_ln14 : 3
	State 2
		bus_A_addr_read : 1
		bus_B_addr_read : 1
	State 3
		tmp2 : 1
	State 4
	State 5
	State 6
		write_ln0 : 1
	State 7
		tmp1_1 : 1
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_91          |    2    |   205   |   390   |
|----------|-----------------------------|---------|---------|---------|
|   fmul   |          grp_fu_95          |    3    |   143   |   321   |
|----------|-----------------------------|---------|---------|---------|
|    add   |       add_ln14_fu_126       |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln14_fu_120      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |  sext_ln14_read_read_fu_62  |    0    |    0    |    0    |
|   read   | sext_ln14_1_read_read_fu_68 |    0    |    0    |    0    |
|          |  bus_A_addr_read_read_fu_74 |    0    |    0    |    0    |
|          |  bus_B_addr_read_read_fu_79 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_84    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |     sext_ln14_cast_fu_99    |    0    |    0    |    0    |
|          |   sext_ln14_1_cast_fu_103   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    5    |   348   |   736   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| bitcast_ln17_1_reg_213 |   32   |
|  bitcast_ln17_reg_208  |   32   |
| bus_A_addr_read_reg_198|   32   |
| bus_B_addr_read_reg_203|   32   |
|        i_reg_177       |    9   |
|    icmp_ln14_reg_194   |    1   |
|sext_ln14_1_cast_reg_189|   32   |
| sext_ln14_cast_reg_184 |   32   |
|     tmp1_1_reg_228     |   32   |
|    tmp1_load_reg_223   |   32   |
|      tmp1_reg_169      |   32   |
|      tmp2_reg_218      |   32   |
+------------------------+--------+
|          Total         |   330  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_91 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_95 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_95 |  p1  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   192  ||  4.764  ||    27   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   736  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   330  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    4   |   678  |   763  |
+-----------+--------+--------+--------+--------+
