
USART_EX1_HOSA.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004282  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000108  00800060  00004282  00004316  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000002  00800168  00800168  0000441e  2**0
                  ALLOC
  3 .stab         00005964  00000000  00000000  00004420  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000024e4  00000000  00000000  00009d84  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001c0  00000000  00000000  0000c268  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000214  00000000  00000000  0000c428  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002612  00000000  00000000  0000c63c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000014ce  00000000  00000000  0000ec4e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000130b  00000000  00000000  0001011c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001e0  00000000  00000000  00011428  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000307  00000000  00000000  00011608  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000a1a  00000000  00000000  0001190f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00012329  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 da 1f 	jmp	0x3fb4	; 0x3fb4 <__vector_1>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a8 e6       	ldi	r26, 0x68	; 104
      64:	b1 e0       	ldi	r27, 0x01	; 1
      66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
      68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
      6a:	aa 36       	cpi	r26, 0x6A	; 106
      6c:	b1 07       	cpc	r27, r17
      6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>

00000070 <__do_copy_data>:
      70:	11 e0       	ldi	r17, 0x01	; 1
      72:	a0 e6       	ldi	r26, 0x60	; 96
      74:	b0 e0       	ldi	r27, 0x00	; 0
      76:	e2 e8       	ldi	r30, 0x82	; 130
      78:	f2 e4       	ldi	r31, 0x42	; 66
      7a:	02 c0       	rjmp	.+4      	; 0x80 <.do_copy_data_start>

0000007c <.do_copy_data_loop>:
      7c:	05 90       	lpm	r0, Z+
      7e:	0d 92       	st	X+, r0

00000080 <.do_copy_data_start>:
      80:	a8 36       	cpi	r26, 0x68	; 104
      82:	b1 07       	cpc	r27, r17
      84:	d9 f7       	brne	.-10     	; 0x7c <.do_copy_data_loop>
      86:	0e 94 c3 1f 	call	0x3f86	; 0x3f86 <main>
      8a:	0c 94 3f 21 	jmp	0x427e	; 0x427e <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 47 20 	jmp	0x408e	; 0x408e <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 63 20 	jmp	0x40c6	; 0x40c6 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 53 20 	jmp	0x40a6	; 0x40a6 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 6f 20 	jmp	0x40de	; 0x40de <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 53 20 	jmp	0x40a6	; 0x40a6 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 6f 20 	jmp	0x40de	; 0x40de <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 47 20 	jmp	0x408e	; 0x408e <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 63 20 	jmp	0x40c6	; 0x40c6 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 4f 20 	jmp	0x409e	; 0x409e <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 6b 20 	jmp	0x40d6	; 0x40d6 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 53 20 	jmp	0x40a6	; 0x40a6 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 6f 20 	jmp	0x40de	; 0x40de <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 53 20 	jmp	0x40a6	; 0x40a6 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 6f 20 	jmp	0x40de	; 0x40de <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 53 20 	jmp	0x40a6	; 0x40a6 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__ltsf2+0x56>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__ltsf2+0x56>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__ltsf2+0x58>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 6f 20 	jmp	0x40de	; 0x40de <__epilogue_restores__+0x18>

000008aa <__floatsisf>:
     8aa:	a8 e0       	ldi	r26, 0x08	; 8
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 50 20 	jmp	0x40a0	; 0x40a0 <__prologue_saves__+0x12>
     8b6:	9b 01       	movw	r18, r22
     8b8:	ac 01       	movw	r20, r24
     8ba:	83 e0       	ldi	r24, 0x03	; 3
     8bc:	89 83       	std	Y+1, r24	; 0x01
     8be:	da 01       	movw	r26, r20
     8c0:	c9 01       	movw	r24, r18
     8c2:	88 27       	eor	r24, r24
     8c4:	b7 fd       	sbrc	r27, 7
     8c6:	83 95       	inc	r24
     8c8:	99 27       	eor	r25, r25
     8ca:	aa 27       	eor	r26, r26
     8cc:	bb 27       	eor	r27, r27
     8ce:	b8 2e       	mov	r11, r24
     8d0:	21 15       	cp	r18, r1
     8d2:	31 05       	cpc	r19, r1
     8d4:	41 05       	cpc	r20, r1
     8d6:	51 05       	cpc	r21, r1
     8d8:	19 f4       	brne	.+6      	; 0x8e0 <__floatsisf+0x36>
     8da:	82 e0       	ldi	r24, 0x02	; 2
     8dc:	89 83       	std	Y+1, r24	; 0x01
     8de:	3a c0       	rjmp	.+116    	; 0x954 <__floatsisf+0xaa>
     8e0:	88 23       	and	r24, r24
     8e2:	a9 f0       	breq	.+42     	; 0x90e <__floatsisf+0x64>
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	80 e0       	ldi	r24, 0x00	; 0
     8e8:	38 07       	cpc	r19, r24
     8ea:	80 e0       	ldi	r24, 0x00	; 0
     8ec:	48 07       	cpc	r20, r24
     8ee:	80 e8       	ldi	r24, 0x80	; 128
     8f0:	58 07       	cpc	r21, r24
     8f2:	29 f4       	brne	.+10     	; 0x8fe <__floatsisf+0x54>
     8f4:	60 e0       	ldi	r22, 0x00	; 0
     8f6:	70 e0       	ldi	r23, 0x00	; 0
     8f8:	80 e0       	ldi	r24, 0x00	; 0
     8fa:	9f ec       	ldi	r25, 0xCF	; 207
     8fc:	30 c0       	rjmp	.+96     	; 0x95e <__floatsisf+0xb4>
     8fe:	ee 24       	eor	r14, r14
     900:	ff 24       	eor	r15, r15
     902:	87 01       	movw	r16, r14
     904:	e2 1a       	sub	r14, r18
     906:	f3 0a       	sbc	r15, r19
     908:	04 0b       	sbc	r16, r20
     90a:	15 0b       	sbc	r17, r21
     90c:	02 c0       	rjmp	.+4      	; 0x912 <__floatsisf+0x68>
     90e:	79 01       	movw	r14, r18
     910:	8a 01       	movw	r16, r20
     912:	8e e1       	ldi	r24, 0x1E	; 30
     914:	c8 2e       	mov	r12, r24
     916:	d1 2c       	mov	r13, r1
     918:	dc 82       	std	Y+4, r13	; 0x04
     91a:	cb 82       	std	Y+3, r12	; 0x03
     91c:	ed 82       	std	Y+5, r14	; 0x05
     91e:	fe 82       	std	Y+6, r15	; 0x06
     920:	0f 83       	std	Y+7, r16	; 0x07
     922:	18 87       	std	Y+8, r17	; 0x08
     924:	c8 01       	movw	r24, r16
     926:	b7 01       	movw	r22, r14
     928:	0e 94 80 05 	call	0xb00	; 0xb00 <__clzsi2>
     92c:	01 97       	sbiw	r24, 0x01	; 1
     92e:	18 16       	cp	r1, r24
     930:	19 06       	cpc	r1, r25
     932:	84 f4       	brge	.+32     	; 0x954 <__floatsisf+0xaa>
     934:	08 2e       	mov	r0, r24
     936:	04 c0       	rjmp	.+8      	; 0x940 <__floatsisf+0x96>
     938:	ee 0c       	add	r14, r14
     93a:	ff 1c       	adc	r15, r15
     93c:	00 1f       	adc	r16, r16
     93e:	11 1f       	adc	r17, r17
     940:	0a 94       	dec	r0
     942:	d2 f7       	brpl	.-12     	; 0x938 <__floatsisf+0x8e>
     944:	ed 82       	std	Y+5, r14	; 0x05
     946:	fe 82       	std	Y+6, r15	; 0x06
     948:	0f 83       	std	Y+7, r16	; 0x07
     94a:	18 87       	std	Y+8, r17	; 0x08
     94c:	c8 1a       	sub	r12, r24
     94e:	d9 0a       	sbc	r13, r25
     950:	dc 82       	std	Y+4, r13	; 0x04
     952:	cb 82       	std	Y+3, r12	; 0x03
     954:	ba 82       	std	Y+2, r11	; 0x02
     956:	ce 01       	movw	r24, r28
     958:	01 96       	adiw	r24, 0x01	; 1
     95a:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     95e:	28 96       	adiw	r28, 0x08	; 8
     960:	e9 e0       	ldi	r30, 0x09	; 9
     962:	0c 94 6c 20 	jmp	0x40d8	; 0x40d8 <__epilogue_restores__+0x12>

00000966 <__fixsfsi>:
     966:	ac e0       	ldi	r26, 0x0C	; 12
     968:	b0 e0       	ldi	r27, 0x00	; 0
     96a:	e9 eb       	ldi	r30, 0xB9	; 185
     96c:	f4 e0       	ldi	r31, 0x04	; 4
     96e:	0c 94 57 20 	jmp	0x40ae	; 0x40ae <__prologue_saves__+0x20>
     972:	69 83       	std	Y+1, r22	; 0x01
     974:	7a 83       	std	Y+2, r23	; 0x02
     976:	8b 83       	std	Y+3, r24	; 0x03
     978:	9c 83       	std	Y+4, r25	; 0x04
     97a:	ce 01       	movw	r24, r28
     97c:	01 96       	adiw	r24, 0x01	; 1
     97e:	be 01       	movw	r22, r28
     980:	6b 5f       	subi	r22, 0xFB	; 251
     982:	7f 4f       	sbci	r23, 0xFF	; 255
     984:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     988:	8d 81       	ldd	r24, Y+5	; 0x05
     98a:	82 30       	cpi	r24, 0x02	; 2
     98c:	61 f1       	breq	.+88     	; 0x9e6 <__fixsfsi+0x80>
     98e:	82 30       	cpi	r24, 0x02	; 2
     990:	50 f1       	brcs	.+84     	; 0x9e6 <__fixsfsi+0x80>
     992:	84 30       	cpi	r24, 0x04	; 4
     994:	21 f4       	brne	.+8      	; 0x99e <__fixsfsi+0x38>
     996:	8e 81       	ldd	r24, Y+6	; 0x06
     998:	88 23       	and	r24, r24
     99a:	51 f1       	breq	.+84     	; 0x9f0 <__fixsfsi+0x8a>
     99c:	2e c0       	rjmp	.+92     	; 0x9fa <__fixsfsi+0x94>
     99e:	2f 81       	ldd	r18, Y+7	; 0x07
     9a0:	38 85       	ldd	r19, Y+8	; 0x08
     9a2:	37 fd       	sbrc	r19, 7
     9a4:	20 c0       	rjmp	.+64     	; 0x9e6 <__fixsfsi+0x80>
     9a6:	6e 81       	ldd	r22, Y+6	; 0x06
     9a8:	2f 31       	cpi	r18, 0x1F	; 31
     9aa:	31 05       	cpc	r19, r1
     9ac:	1c f0       	brlt	.+6      	; 0x9b4 <__fixsfsi+0x4e>
     9ae:	66 23       	and	r22, r22
     9b0:	f9 f0       	breq	.+62     	; 0x9f0 <__fixsfsi+0x8a>
     9b2:	23 c0       	rjmp	.+70     	; 0x9fa <__fixsfsi+0x94>
     9b4:	8e e1       	ldi	r24, 0x1E	; 30
     9b6:	90 e0       	ldi	r25, 0x00	; 0
     9b8:	82 1b       	sub	r24, r18
     9ba:	93 0b       	sbc	r25, r19
     9bc:	29 85       	ldd	r18, Y+9	; 0x09
     9be:	3a 85       	ldd	r19, Y+10	; 0x0a
     9c0:	4b 85       	ldd	r20, Y+11	; 0x0b
     9c2:	5c 85       	ldd	r21, Y+12	; 0x0c
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__fixsfsi+0x68>
     9c6:	56 95       	lsr	r21
     9c8:	47 95       	ror	r20
     9ca:	37 95       	ror	r19
     9cc:	27 95       	ror	r18
     9ce:	8a 95       	dec	r24
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__fixsfsi+0x60>
     9d2:	66 23       	and	r22, r22
     9d4:	b1 f0       	breq	.+44     	; 0xa02 <__fixsfsi+0x9c>
     9d6:	50 95       	com	r21
     9d8:	40 95       	com	r20
     9da:	30 95       	com	r19
     9dc:	21 95       	neg	r18
     9de:	3f 4f       	sbci	r19, 0xFF	; 255
     9e0:	4f 4f       	sbci	r20, 0xFF	; 255
     9e2:	5f 4f       	sbci	r21, 0xFF	; 255
     9e4:	0e c0       	rjmp	.+28     	; 0xa02 <__fixsfsi+0x9c>
     9e6:	20 e0       	ldi	r18, 0x00	; 0
     9e8:	30 e0       	ldi	r19, 0x00	; 0
     9ea:	40 e0       	ldi	r20, 0x00	; 0
     9ec:	50 e0       	ldi	r21, 0x00	; 0
     9ee:	09 c0       	rjmp	.+18     	; 0xa02 <__fixsfsi+0x9c>
     9f0:	2f ef       	ldi	r18, 0xFF	; 255
     9f2:	3f ef       	ldi	r19, 0xFF	; 255
     9f4:	4f ef       	ldi	r20, 0xFF	; 255
     9f6:	5f e7       	ldi	r21, 0x7F	; 127
     9f8:	04 c0       	rjmp	.+8      	; 0xa02 <__fixsfsi+0x9c>
     9fa:	20 e0       	ldi	r18, 0x00	; 0
     9fc:	30 e0       	ldi	r19, 0x00	; 0
     9fe:	40 e0       	ldi	r20, 0x00	; 0
     a00:	50 e8       	ldi	r21, 0x80	; 128
     a02:	b9 01       	movw	r22, r18
     a04:	ca 01       	movw	r24, r20
     a06:	2c 96       	adiw	r28, 0x0c	; 12
     a08:	e2 e0       	ldi	r30, 0x02	; 2
     a0a:	0c 94 73 20 	jmp	0x40e6	; 0x40e6 <__epilogue_restores__+0x20>

00000a0e <__floatunsisf>:
     a0e:	a8 e0       	ldi	r26, 0x08	; 8
     a10:	b0 e0       	ldi	r27, 0x00	; 0
     a12:	ed e0       	ldi	r30, 0x0D	; 13
     a14:	f5 e0       	ldi	r31, 0x05	; 5
     a16:	0c 94 4f 20 	jmp	0x409e	; 0x409e <__prologue_saves__+0x10>
     a1a:	7b 01       	movw	r14, r22
     a1c:	8c 01       	movw	r16, r24
     a1e:	61 15       	cp	r22, r1
     a20:	71 05       	cpc	r23, r1
     a22:	81 05       	cpc	r24, r1
     a24:	91 05       	cpc	r25, r1
     a26:	19 f4       	brne	.+6      	; 0xa2e <__floatunsisf+0x20>
     a28:	82 e0       	ldi	r24, 0x02	; 2
     a2a:	89 83       	std	Y+1, r24	; 0x01
     a2c:	60 c0       	rjmp	.+192    	; 0xaee <__floatunsisf+0xe0>
     a2e:	83 e0       	ldi	r24, 0x03	; 3
     a30:	89 83       	std	Y+1, r24	; 0x01
     a32:	8e e1       	ldi	r24, 0x1E	; 30
     a34:	c8 2e       	mov	r12, r24
     a36:	d1 2c       	mov	r13, r1
     a38:	dc 82       	std	Y+4, r13	; 0x04
     a3a:	cb 82       	std	Y+3, r12	; 0x03
     a3c:	ed 82       	std	Y+5, r14	; 0x05
     a3e:	fe 82       	std	Y+6, r15	; 0x06
     a40:	0f 83       	std	Y+7, r16	; 0x07
     a42:	18 87       	std	Y+8, r17	; 0x08
     a44:	c8 01       	movw	r24, r16
     a46:	b7 01       	movw	r22, r14
     a48:	0e 94 80 05 	call	0xb00	; 0xb00 <__clzsi2>
     a4c:	fc 01       	movw	r30, r24
     a4e:	31 97       	sbiw	r30, 0x01	; 1
     a50:	f7 ff       	sbrs	r31, 7
     a52:	3b c0       	rjmp	.+118    	; 0xaca <__floatunsisf+0xbc>
     a54:	22 27       	eor	r18, r18
     a56:	33 27       	eor	r19, r19
     a58:	2e 1b       	sub	r18, r30
     a5a:	3f 0b       	sbc	r19, r31
     a5c:	57 01       	movw	r10, r14
     a5e:	68 01       	movw	r12, r16
     a60:	02 2e       	mov	r0, r18
     a62:	04 c0       	rjmp	.+8      	; 0xa6c <__floatunsisf+0x5e>
     a64:	d6 94       	lsr	r13
     a66:	c7 94       	ror	r12
     a68:	b7 94       	ror	r11
     a6a:	a7 94       	ror	r10
     a6c:	0a 94       	dec	r0
     a6e:	d2 f7       	brpl	.-12     	; 0xa64 <__floatunsisf+0x56>
     a70:	40 e0       	ldi	r20, 0x00	; 0
     a72:	50 e0       	ldi	r21, 0x00	; 0
     a74:	60 e0       	ldi	r22, 0x00	; 0
     a76:	70 e0       	ldi	r23, 0x00	; 0
     a78:	81 e0       	ldi	r24, 0x01	; 1
     a7a:	90 e0       	ldi	r25, 0x00	; 0
     a7c:	a0 e0       	ldi	r26, 0x00	; 0
     a7e:	b0 e0       	ldi	r27, 0x00	; 0
     a80:	04 c0       	rjmp	.+8      	; 0xa8a <__floatunsisf+0x7c>
     a82:	88 0f       	add	r24, r24
     a84:	99 1f       	adc	r25, r25
     a86:	aa 1f       	adc	r26, r26
     a88:	bb 1f       	adc	r27, r27
     a8a:	2a 95       	dec	r18
     a8c:	d2 f7       	brpl	.-12     	; 0xa82 <__floatunsisf+0x74>
     a8e:	01 97       	sbiw	r24, 0x01	; 1
     a90:	a1 09       	sbc	r26, r1
     a92:	b1 09       	sbc	r27, r1
     a94:	8e 21       	and	r24, r14
     a96:	9f 21       	and	r25, r15
     a98:	a0 23       	and	r26, r16
     a9a:	b1 23       	and	r27, r17
     a9c:	00 97       	sbiw	r24, 0x00	; 0
     a9e:	a1 05       	cpc	r26, r1
     aa0:	b1 05       	cpc	r27, r1
     aa2:	21 f0       	breq	.+8      	; 0xaac <__floatunsisf+0x9e>
     aa4:	41 e0       	ldi	r20, 0x01	; 1
     aa6:	50 e0       	ldi	r21, 0x00	; 0
     aa8:	60 e0       	ldi	r22, 0x00	; 0
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	4a 29       	or	r20, r10
     aae:	5b 29       	or	r21, r11
     ab0:	6c 29       	or	r22, r12
     ab2:	7d 29       	or	r23, r13
     ab4:	4d 83       	std	Y+5, r20	; 0x05
     ab6:	5e 83       	std	Y+6, r21	; 0x06
     ab8:	6f 83       	std	Y+7, r22	; 0x07
     aba:	78 87       	std	Y+8, r23	; 0x08
     abc:	8e e1       	ldi	r24, 0x1E	; 30
     abe:	90 e0       	ldi	r25, 0x00	; 0
     ac0:	8e 1b       	sub	r24, r30
     ac2:	9f 0b       	sbc	r25, r31
     ac4:	9c 83       	std	Y+4, r25	; 0x04
     ac6:	8b 83       	std	Y+3, r24	; 0x03
     ac8:	12 c0       	rjmp	.+36     	; 0xaee <__floatunsisf+0xe0>
     aca:	30 97       	sbiw	r30, 0x00	; 0
     acc:	81 f0       	breq	.+32     	; 0xaee <__floatunsisf+0xe0>
     ace:	0e 2e       	mov	r0, r30
     ad0:	04 c0       	rjmp	.+8      	; 0xada <__floatunsisf+0xcc>
     ad2:	ee 0c       	add	r14, r14
     ad4:	ff 1c       	adc	r15, r15
     ad6:	00 1f       	adc	r16, r16
     ad8:	11 1f       	adc	r17, r17
     ada:	0a 94       	dec	r0
     adc:	d2 f7       	brpl	.-12     	; 0xad2 <__floatunsisf+0xc4>
     ade:	ed 82       	std	Y+5, r14	; 0x05
     ae0:	fe 82       	std	Y+6, r15	; 0x06
     ae2:	0f 83       	std	Y+7, r16	; 0x07
     ae4:	18 87       	std	Y+8, r17	; 0x08
     ae6:	ce 1a       	sub	r12, r30
     ae8:	df 0a       	sbc	r13, r31
     aea:	dc 82       	std	Y+4, r13	; 0x04
     aec:	cb 82       	std	Y+3, r12	; 0x03
     aee:	1a 82       	std	Y+2, r1	; 0x02
     af0:	ce 01       	movw	r24, r28
     af2:	01 96       	adiw	r24, 0x01	; 1
     af4:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     af8:	28 96       	adiw	r28, 0x08	; 8
     afa:	ea e0       	ldi	r30, 0x0A	; 10
     afc:	0c 94 6b 20 	jmp	0x40d6	; 0x40d6 <__epilogue_restores__+0x10>

00000b00 <__clzsi2>:
     b00:	ef 92       	push	r14
     b02:	ff 92       	push	r15
     b04:	0f 93       	push	r16
     b06:	1f 93       	push	r17
     b08:	7b 01       	movw	r14, r22
     b0a:	8c 01       	movw	r16, r24
     b0c:	80 e0       	ldi	r24, 0x00	; 0
     b0e:	e8 16       	cp	r14, r24
     b10:	80 e0       	ldi	r24, 0x00	; 0
     b12:	f8 06       	cpc	r15, r24
     b14:	81 e0       	ldi	r24, 0x01	; 1
     b16:	08 07       	cpc	r16, r24
     b18:	80 e0       	ldi	r24, 0x00	; 0
     b1a:	18 07       	cpc	r17, r24
     b1c:	88 f4       	brcc	.+34     	; 0xb40 <__clzsi2+0x40>
     b1e:	8f ef       	ldi	r24, 0xFF	; 255
     b20:	e8 16       	cp	r14, r24
     b22:	f1 04       	cpc	r15, r1
     b24:	01 05       	cpc	r16, r1
     b26:	11 05       	cpc	r17, r1
     b28:	31 f0       	breq	.+12     	; 0xb36 <__clzsi2+0x36>
     b2a:	28 f0       	brcs	.+10     	; 0xb36 <__clzsi2+0x36>
     b2c:	88 e0       	ldi	r24, 0x08	; 8
     b2e:	90 e0       	ldi	r25, 0x00	; 0
     b30:	a0 e0       	ldi	r26, 0x00	; 0
     b32:	b0 e0       	ldi	r27, 0x00	; 0
     b34:	17 c0       	rjmp	.+46     	; 0xb64 <__clzsi2+0x64>
     b36:	80 e0       	ldi	r24, 0x00	; 0
     b38:	90 e0       	ldi	r25, 0x00	; 0
     b3a:	a0 e0       	ldi	r26, 0x00	; 0
     b3c:	b0 e0       	ldi	r27, 0x00	; 0
     b3e:	12 c0       	rjmp	.+36     	; 0xb64 <__clzsi2+0x64>
     b40:	80 e0       	ldi	r24, 0x00	; 0
     b42:	e8 16       	cp	r14, r24
     b44:	80 e0       	ldi	r24, 0x00	; 0
     b46:	f8 06       	cpc	r15, r24
     b48:	80 e0       	ldi	r24, 0x00	; 0
     b4a:	08 07       	cpc	r16, r24
     b4c:	81 e0       	ldi	r24, 0x01	; 1
     b4e:	18 07       	cpc	r17, r24
     b50:	28 f0       	brcs	.+10     	; 0xb5c <__clzsi2+0x5c>
     b52:	88 e1       	ldi	r24, 0x18	; 24
     b54:	90 e0       	ldi	r25, 0x00	; 0
     b56:	a0 e0       	ldi	r26, 0x00	; 0
     b58:	b0 e0       	ldi	r27, 0x00	; 0
     b5a:	04 c0       	rjmp	.+8      	; 0xb64 <__clzsi2+0x64>
     b5c:	80 e1       	ldi	r24, 0x10	; 16
     b5e:	90 e0       	ldi	r25, 0x00	; 0
     b60:	a0 e0       	ldi	r26, 0x00	; 0
     b62:	b0 e0       	ldi	r27, 0x00	; 0
     b64:	20 e2       	ldi	r18, 0x20	; 32
     b66:	30 e0       	ldi	r19, 0x00	; 0
     b68:	40 e0       	ldi	r20, 0x00	; 0
     b6a:	50 e0       	ldi	r21, 0x00	; 0
     b6c:	28 1b       	sub	r18, r24
     b6e:	39 0b       	sbc	r19, r25
     b70:	4a 0b       	sbc	r20, r26
     b72:	5b 0b       	sbc	r21, r27
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__clzsi2+0x7e>
     b76:	16 95       	lsr	r17
     b78:	07 95       	ror	r16
     b7a:	f7 94       	ror	r15
     b7c:	e7 94       	ror	r14
     b7e:	8a 95       	dec	r24
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__clzsi2+0x76>
     b82:	f7 01       	movw	r30, r14
     b84:	e8 59       	subi	r30, 0x98	; 152
     b86:	ff 4f       	sbci	r31, 0xFF	; 255
     b88:	80 81       	ld	r24, Z
     b8a:	28 1b       	sub	r18, r24
     b8c:	31 09       	sbc	r19, r1
     b8e:	41 09       	sbc	r20, r1
     b90:	51 09       	sbc	r21, r1
     b92:	c9 01       	movw	r24, r18
     b94:	1f 91       	pop	r17
     b96:	0f 91       	pop	r16
     b98:	ff 90       	pop	r15
     b9a:	ef 90       	pop	r14
     b9c:	08 95       	ret

00000b9e <__pack_f>:
     b9e:	df 92       	push	r13
     ba0:	ef 92       	push	r14
     ba2:	ff 92       	push	r15
     ba4:	0f 93       	push	r16
     ba6:	1f 93       	push	r17
     ba8:	fc 01       	movw	r30, r24
     baa:	e4 80       	ldd	r14, Z+4	; 0x04
     bac:	f5 80       	ldd	r15, Z+5	; 0x05
     bae:	06 81       	ldd	r16, Z+6	; 0x06
     bb0:	17 81       	ldd	r17, Z+7	; 0x07
     bb2:	d1 80       	ldd	r13, Z+1	; 0x01
     bb4:	80 81       	ld	r24, Z
     bb6:	82 30       	cpi	r24, 0x02	; 2
     bb8:	48 f4       	brcc	.+18     	; 0xbcc <__pack_f+0x2e>
     bba:	80 e0       	ldi	r24, 0x00	; 0
     bbc:	90 e0       	ldi	r25, 0x00	; 0
     bbe:	a0 e1       	ldi	r26, 0x10	; 16
     bc0:	b0 e0       	ldi	r27, 0x00	; 0
     bc2:	e8 2a       	or	r14, r24
     bc4:	f9 2a       	or	r15, r25
     bc6:	0a 2b       	or	r16, r26
     bc8:	1b 2b       	or	r17, r27
     bca:	a5 c0       	rjmp	.+330    	; 0xd16 <__pack_f+0x178>
     bcc:	84 30       	cpi	r24, 0x04	; 4
     bce:	09 f4       	brne	.+2      	; 0xbd2 <__pack_f+0x34>
     bd0:	9f c0       	rjmp	.+318    	; 0xd10 <__pack_f+0x172>
     bd2:	82 30       	cpi	r24, 0x02	; 2
     bd4:	21 f4       	brne	.+8      	; 0xbde <__pack_f+0x40>
     bd6:	ee 24       	eor	r14, r14
     bd8:	ff 24       	eor	r15, r15
     bda:	87 01       	movw	r16, r14
     bdc:	05 c0       	rjmp	.+10     	; 0xbe8 <__pack_f+0x4a>
     bde:	e1 14       	cp	r14, r1
     be0:	f1 04       	cpc	r15, r1
     be2:	01 05       	cpc	r16, r1
     be4:	11 05       	cpc	r17, r1
     be6:	19 f4       	brne	.+6      	; 0xbee <__pack_f+0x50>
     be8:	e0 e0       	ldi	r30, 0x00	; 0
     bea:	f0 e0       	ldi	r31, 0x00	; 0
     bec:	96 c0       	rjmp	.+300    	; 0xd1a <__pack_f+0x17c>
     bee:	62 81       	ldd	r22, Z+2	; 0x02
     bf0:	73 81       	ldd	r23, Z+3	; 0x03
     bf2:	9f ef       	ldi	r25, 0xFF	; 255
     bf4:	62 38       	cpi	r22, 0x82	; 130
     bf6:	79 07       	cpc	r23, r25
     bf8:	0c f0       	brlt	.+2      	; 0xbfc <__pack_f+0x5e>
     bfa:	5b c0       	rjmp	.+182    	; 0xcb2 <__pack_f+0x114>
     bfc:	22 e8       	ldi	r18, 0x82	; 130
     bfe:	3f ef       	ldi	r19, 0xFF	; 255
     c00:	26 1b       	sub	r18, r22
     c02:	37 0b       	sbc	r19, r23
     c04:	2a 31       	cpi	r18, 0x1A	; 26
     c06:	31 05       	cpc	r19, r1
     c08:	2c f0       	brlt	.+10     	; 0xc14 <__pack_f+0x76>
     c0a:	20 e0       	ldi	r18, 0x00	; 0
     c0c:	30 e0       	ldi	r19, 0x00	; 0
     c0e:	40 e0       	ldi	r20, 0x00	; 0
     c10:	50 e0       	ldi	r21, 0x00	; 0
     c12:	2a c0       	rjmp	.+84     	; 0xc68 <__pack_f+0xca>
     c14:	b8 01       	movw	r22, r16
     c16:	a7 01       	movw	r20, r14
     c18:	02 2e       	mov	r0, r18
     c1a:	04 c0       	rjmp	.+8      	; 0xc24 <__pack_f+0x86>
     c1c:	76 95       	lsr	r23
     c1e:	67 95       	ror	r22
     c20:	57 95       	ror	r21
     c22:	47 95       	ror	r20
     c24:	0a 94       	dec	r0
     c26:	d2 f7       	brpl	.-12     	; 0xc1c <__pack_f+0x7e>
     c28:	81 e0       	ldi	r24, 0x01	; 1
     c2a:	90 e0       	ldi	r25, 0x00	; 0
     c2c:	a0 e0       	ldi	r26, 0x00	; 0
     c2e:	b0 e0       	ldi	r27, 0x00	; 0
     c30:	04 c0       	rjmp	.+8      	; 0xc3a <__pack_f+0x9c>
     c32:	88 0f       	add	r24, r24
     c34:	99 1f       	adc	r25, r25
     c36:	aa 1f       	adc	r26, r26
     c38:	bb 1f       	adc	r27, r27
     c3a:	2a 95       	dec	r18
     c3c:	d2 f7       	brpl	.-12     	; 0xc32 <__pack_f+0x94>
     c3e:	01 97       	sbiw	r24, 0x01	; 1
     c40:	a1 09       	sbc	r26, r1
     c42:	b1 09       	sbc	r27, r1
     c44:	8e 21       	and	r24, r14
     c46:	9f 21       	and	r25, r15
     c48:	a0 23       	and	r26, r16
     c4a:	b1 23       	and	r27, r17
     c4c:	00 97       	sbiw	r24, 0x00	; 0
     c4e:	a1 05       	cpc	r26, r1
     c50:	b1 05       	cpc	r27, r1
     c52:	21 f0       	breq	.+8      	; 0xc5c <__pack_f+0xbe>
     c54:	81 e0       	ldi	r24, 0x01	; 1
     c56:	90 e0       	ldi	r25, 0x00	; 0
     c58:	a0 e0       	ldi	r26, 0x00	; 0
     c5a:	b0 e0       	ldi	r27, 0x00	; 0
     c5c:	9a 01       	movw	r18, r20
     c5e:	ab 01       	movw	r20, r22
     c60:	28 2b       	or	r18, r24
     c62:	39 2b       	or	r19, r25
     c64:	4a 2b       	or	r20, r26
     c66:	5b 2b       	or	r21, r27
     c68:	da 01       	movw	r26, r20
     c6a:	c9 01       	movw	r24, r18
     c6c:	8f 77       	andi	r24, 0x7F	; 127
     c6e:	90 70       	andi	r25, 0x00	; 0
     c70:	a0 70       	andi	r26, 0x00	; 0
     c72:	b0 70       	andi	r27, 0x00	; 0
     c74:	80 34       	cpi	r24, 0x40	; 64
     c76:	91 05       	cpc	r25, r1
     c78:	a1 05       	cpc	r26, r1
     c7a:	b1 05       	cpc	r27, r1
     c7c:	39 f4       	brne	.+14     	; 0xc8c <__pack_f+0xee>
     c7e:	27 ff       	sbrs	r18, 7
     c80:	09 c0       	rjmp	.+18     	; 0xc94 <__pack_f+0xf6>
     c82:	20 5c       	subi	r18, 0xC0	; 192
     c84:	3f 4f       	sbci	r19, 0xFF	; 255
     c86:	4f 4f       	sbci	r20, 0xFF	; 255
     c88:	5f 4f       	sbci	r21, 0xFF	; 255
     c8a:	04 c0       	rjmp	.+8      	; 0xc94 <__pack_f+0xf6>
     c8c:	21 5c       	subi	r18, 0xC1	; 193
     c8e:	3f 4f       	sbci	r19, 0xFF	; 255
     c90:	4f 4f       	sbci	r20, 0xFF	; 255
     c92:	5f 4f       	sbci	r21, 0xFF	; 255
     c94:	e0 e0       	ldi	r30, 0x00	; 0
     c96:	f0 e0       	ldi	r31, 0x00	; 0
     c98:	20 30       	cpi	r18, 0x00	; 0
     c9a:	a0 e0       	ldi	r26, 0x00	; 0
     c9c:	3a 07       	cpc	r19, r26
     c9e:	a0 e0       	ldi	r26, 0x00	; 0
     ca0:	4a 07       	cpc	r20, r26
     ca2:	a0 e4       	ldi	r26, 0x40	; 64
     ca4:	5a 07       	cpc	r21, r26
     ca6:	10 f0       	brcs	.+4      	; 0xcac <__pack_f+0x10e>
     ca8:	e1 e0       	ldi	r30, 0x01	; 1
     caa:	f0 e0       	ldi	r31, 0x00	; 0
     cac:	79 01       	movw	r14, r18
     cae:	8a 01       	movw	r16, r20
     cb0:	27 c0       	rjmp	.+78     	; 0xd00 <__pack_f+0x162>
     cb2:	60 38       	cpi	r22, 0x80	; 128
     cb4:	71 05       	cpc	r23, r1
     cb6:	64 f5       	brge	.+88     	; 0xd10 <__pack_f+0x172>
     cb8:	fb 01       	movw	r30, r22
     cba:	e1 58       	subi	r30, 0x81	; 129
     cbc:	ff 4f       	sbci	r31, 0xFF	; 255
     cbe:	d8 01       	movw	r26, r16
     cc0:	c7 01       	movw	r24, r14
     cc2:	8f 77       	andi	r24, 0x7F	; 127
     cc4:	90 70       	andi	r25, 0x00	; 0
     cc6:	a0 70       	andi	r26, 0x00	; 0
     cc8:	b0 70       	andi	r27, 0x00	; 0
     cca:	80 34       	cpi	r24, 0x40	; 64
     ccc:	91 05       	cpc	r25, r1
     cce:	a1 05       	cpc	r26, r1
     cd0:	b1 05       	cpc	r27, r1
     cd2:	39 f4       	brne	.+14     	; 0xce2 <__pack_f+0x144>
     cd4:	e7 fe       	sbrs	r14, 7
     cd6:	0d c0       	rjmp	.+26     	; 0xcf2 <__pack_f+0x154>
     cd8:	80 e4       	ldi	r24, 0x40	; 64
     cda:	90 e0       	ldi	r25, 0x00	; 0
     cdc:	a0 e0       	ldi	r26, 0x00	; 0
     cde:	b0 e0       	ldi	r27, 0x00	; 0
     ce0:	04 c0       	rjmp	.+8      	; 0xcea <__pack_f+0x14c>
     ce2:	8f e3       	ldi	r24, 0x3F	; 63
     ce4:	90 e0       	ldi	r25, 0x00	; 0
     ce6:	a0 e0       	ldi	r26, 0x00	; 0
     ce8:	b0 e0       	ldi	r27, 0x00	; 0
     cea:	e8 0e       	add	r14, r24
     cec:	f9 1e       	adc	r15, r25
     cee:	0a 1f       	adc	r16, r26
     cf0:	1b 1f       	adc	r17, r27
     cf2:	17 ff       	sbrs	r17, 7
     cf4:	05 c0       	rjmp	.+10     	; 0xd00 <__pack_f+0x162>
     cf6:	16 95       	lsr	r17
     cf8:	07 95       	ror	r16
     cfa:	f7 94       	ror	r15
     cfc:	e7 94       	ror	r14
     cfe:	31 96       	adiw	r30, 0x01	; 1
     d00:	87 e0       	ldi	r24, 0x07	; 7
     d02:	16 95       	lsr	r17
     d04:	07 95       	ror	r16
     d06:	f7 94       	ror	r15
     d08:	e7 94       	ror	r14
     d0a:	8a 95       	dec	r24
     d0c:	d1 f7       	brne	.-12     	; 0xd02 <__pack_f+0x164>
     d0e:	05 c0       	rjmp	.+10     	; 0xd1a <__pack_f+0x17c>
     d10:	ee 24       	eor	r14, r14
     d12:	ff 24       	eor	r15, r15
     d14:	87 01       	movw	r16, r14
     d16:	ef ef       	ldi	r30, 0xFF	; 255
     d18:	f0 e0       	ldi	r31, 0x00	; 0
     d1a:	6e 2f       	mov	r22, r30
     d1c:	67 95       	ror	r22
     d1e:	66 27       	eor	r22, r22
     d20:	67 95       	ror	r22
     d22:	90 2f       	mov	r25, r16
     d24:	9f 77       	andi	r25, 0x7F	; 127
     d26:	d7 94       	ror	r13
     d28:	dd 24       	eor	r13, r13
     d2a:	d7 94       	ror	r13
     d2c:	8e 2f       	mov	r24, r30
     d2e:	86 95       	lsr	r24
     d30:	49 2f       	mov	r20, r25
     d32:	46 2b       	or	r20, r22
     d34:	58 2f       	mov	r21, r24
     d36:	5d 29       	or	r21, r13
     d38:	b7 01       	movw	r22, r14
     d3a:	ca 01       	movw	r24, r20
     d3c:	1f 91       	pop	r17
     d3e:	0f 91       	pop	r16
     d40:	ff 90       	pop	r15
     d42:	ef 90       	pop	r14
     d44:	df 90       	pop	r13
     d46:	08 95       	ret

00000d48 <__unpack_f>:
     d48:	fc 01       	movw	r30, r24
     d4a:	db 01       	movw	r26, r22
     d4c:	40 81       	ld	r20, Z
     d4e:	51 81       	ldd	r21, Z+1	; 0x01
     d50:	22 81       	ldd	r18, Z+2	; 0x02
     d52:	62 2f       	mov	r22, r18
     d54:	6f 77       	andi	r22, 0x7F	; 127
     d56:	70 e0       	ldi	r23, 0x00	; 0
     d58:	22 1f       	adc	r18, r18
     d5a:	22 27       	eor	r18, r18
     d5c:	22 1f       	adc	r18, r18
     d5e:	93 81       	ldd	r25, Z+3	; 0x03
     d60:	89 2f       	mov	r24, r25
     d62:	88 0f       	add	r24, r24
     d64:	82 2b       	or	r24, r18
     d66:	28 2f       	mov	r18, r24
     d68:	30 e0       	ldi	r19, 0x00	; 0
     d6a:	99 1f       	adc	r25, r25
     d6c:	99 27       	eor	r25, r25
     d6e:	99 1f       	adc	r25, r25
     d70:	11 96       	adiw	r26, 0x01	; 1
     d72:	9c 93       	st	X, r25
     d74:	11 97       	sbiw	r26, 0x01	; 1
     d76:	21 15       	cp	r18, r1
     d78:	31 05       	cpc	r19, r1
     d7a:	a9 f5       	brne	.+106    	; 0xde6 <__unpack_f+0x9e>
     d7c:	41 15       	cp	r20, r1
     d7e:	51 05       	cpc	r21, r1
     d80:	61 05       	cpc	r22, r1
     d82:	71 05       	cpc	r23, r1
     d84:	11 f4       	brne	.+4      	; 0xd8a <__unpack_f+0x42>
     d86:	82 e0       	ldi	r24, 0x02	; 2
     d88:	37 c0       	rjmp	.+110    	; 0xdf8 <__unpack_f+0xb0>
     d8a:	82 e8       	ldi	r24, 0x82	; 130
     d8c:	9f ef       	ldi	r25, 0xFF	; 255
     d8e:	13 96       	adiw	r26, 0x03	; 3
     d90:	9c 93       	st	X, r25
     d92:	8e 93       	st	-X, r24
     d94:	12 97       	sbiw	r26, 0x02	; 2
     d96:	9a 01       	movw	r18, r20
     d98:	ab 01       	movw	r20, r22
     d9a:	67 e0       	ldi	r22, 0x07	; 7
     d9c:	22 0f       	add	r18, r18
     d9e:	33 1f       	adc	r19, r19
     da0:	44 1f       	adc	r20, r20
     da2:	55 1f       	adc	r21, r21
     da4:	6a 95       	dec	r22
     da6:	d1 f7       	brne	.-12     	; 0xd9c <__unpack_f+0x54>
     da8:	83 e0       	ldi	r24, 0x03	; 3
     daa:	8c 93       	st	X, r24
     dac:	0d c0       	rjmp	.+26     	; 0xdc8 <__unpack_f+0x80>
     dae:	22 0f       	add	r18, r18
     db0:	33 1f       	adc	r19, r19
     db2:	44 1f       	adc	r20, r20
     db4:	55 1f       	adc	r21, r21
     db6:	12 96       	adiw	r26, 0x02	; 2
     db8:	8d 91       	ld	r24, X+
     dba:	9c 91       	ld	r25, X
     dbc:	13 97       	sbiw	r26, 0x03	; 3
     dbe:	01 97       	sbiw	r24, 0x01	; 1
     dc0:	13 96       	adiw	r26, 0x03	; 3
     dc2:	9c 93       	st	X, r25
     dc4:	8e 93       	st	-X, r24
     dc6:	12 97       	sbiw	r26, 0x02	; 2
     dc8:	20 30       	cpi	r18, 0x00	; 0
     dca:	80 e0       	ldi	r24, 0x00	; 0
     dcc:	38 07       	cpc	r19, r24
     dce:	80 e0       	ldi	r24, 0x00	; 0
     dd0:	48 07       	cpc	r20, r24
     dd2:	80 e4       	ldi	r24, 0x40	; 64
     dd4:	58 07       	cpc	r21, r24
     dd6:	58 f3       	brcs	.-42     	; 0xdae <__unpack_f+0x66>
     dd8:	14 96       	adiw	r26, 0x04	; 4
     dda:	2d 93       	st	X+, r18
     ddc:	3d 93       	st	X+, r19
     dde:	4d 93       	st	X+, r20
     de0:	5c 93       	st	X, r21
     de2:	17 97       	sbiw	r26, 0x07	; 7
     de4:	08 95       	ret
     de6:	2f 3f       	cpi	r18, 0xFF	; 255
     de8:	31 05       	cpc	r19, r1
     dea:	79 f4       	brne	.+30     	; 0xe0a <__unpack_f+0xc2>
     dec:	41 15       	cp	r20, r1
     dee:	51 05       	cpc	r21, r1
     df0:	61 05       	cpc	r22, r1
     df2:	71 05       	cpc	r23, r1
     df4:	19 f4       	brne	.+6      	; 0xdfc <__unpack_f+0xb4>
     df6:	84 e0       	ldi	r24, 0x04	; 4
     df8:	8c 93       	st	X, r24
     dfa:	08 95       	ret
     dfc:	64 ff       	sbrs	r22, 4
     dfe:	03 c0       	rjmp	.+6      	; 0xe06 <__unpack_f+0xbe>
     e00:	81 e0       	ldi	r24, 0x01	; 1
     e02:	8c 93       	st	X, r24
     e04:	12 c0       	rjmp	.+36     	; 0xe2a <__unpack_f+0xe2>
     e06:	1c 92       	st	X, r1
     e08:	10 c0       	rjmp	.+32     	; 0xe2a <__unpack_f+0xe2>
     e0a:	2f 57       	subi	r18, 0x7F	; 127
     e0c:	30 40       	sbci	r19, 0x00	; 0
     e0e:	13 96       	adiw	r26, 0x03	; 3
     e10:	3c 93       	st	X, r19
     e12:	2e 93       	st	-X, r18
     e14:	12 97       	sbiw	r26, 0x02	; 2
     e16:	83 e0       	ldi	r24, 0x03	; 3
     e18:	8c 93       	st	X, r24
     e1a:	87 e0       	ldi	r24, 0x07	; 7
     e1c:	44 0f       	add	r20, r20
     e1e:	55 1f       	adc	r21, r21
     e20:	66 1f       	adc	r22, r22
     e22:	77 1f       	adc	r23, r23
     e24:	8a 95       	dec	r24
     e26:	d1 f7       	brne	.-12     	; 0xe1c <__unpack_f+0xd4>
     e28:	70 64       	ori	r23, 0x40	; 64
     e2a:	14 96       	adiw	r26, 0x04	; 4
     e2c:	4d 93       	st	X+, r20
     e2e:	5d 93       	st	X+, r21
     e30:	6d 93       	st	X+, r22
     e32:	7c 93       	st	X, r23
     e34:	17 97       	sbiw	r26, 0x07	; 7
     e36:	08 95       	ret

00000e38 <__fpcmp_parts_f>:
     e38:	1f 93       	push	r17
     e3a:	dc 01       	movw	r26, r24
     e3c:	fb 01       	movw	r30, r22
     e3e:	9c 91       	ld	r25, X
     e40:	92 30       	cpi	r25, 0x02	; 2
     e42:	08 f4       	brcc	.+2      	; 0xe46 <__fpcmp_parts_f+0xe>
     e44:	47 c0       	rjmp	.+142    	; 0xed4 <__fpcmp_parts_f+0x9c>
     e46:	80 81       	ld	r24, Z
     e48:	82 30       	cpi	r24, 0x02	; 2
     e4a:	08 f4       	brcc	.+2      	; 0xe4e <__fpcmp_parts_f+0x16>
     e4c:	43 c0       	rjmp	.+134    	; 0xed4 <__fpcmp_parts_f+0x9c>
     e4e:	94 30       	cpi	r25, 0x04	; 4
     e50:	51 f4       	brne	.+20     	; 0xe66 <__fpcmp_parts_f+0x2e>
     e52:	11 96       	adiw	r26, 0x01	; 1
     e54:	1c 91       	ld	r17, X
     e56:	84 30       	cpi	r24, 0x04	; 4
     e58:	99 f5       	brne	.+102    	; 0xec0 <__fpcmp_parts_f+0x88>
     e5a:	81 81       	ldd	r24, Z+1	; 0x01
     e5c:	68 2f       	mov	r22, r24
     e5e:	70 e0       	ldi	r23, 0x00	; 0
     e60:	61 1b       	sub	r22, r17
     e62:	71 09       	sbc	r23, r1
     e64:	3f c0       	rjmp	.+126    	; 0xee4 <__fpcmp_parts_f+0xac>
     e66:	84 30       	cpi	r24, 0x04	; 4
     e68:	21 f0       	breq	.+8      	; 0xe72 <__fpcmp_parts_f+0x3a>
     e6a:	92 30       	cpi	r25, 0x02	; 2
     e6c:	31 f4       	brne	.+12     	; 0xe7a <__fpcmp_parts_f+0x42>
     e6e:	82 30       	cpi	r24, 0x02	; 2
     e70:	b9 f1       	breq	.+110    	; 0xee0 <__fpcmp_parts_f+0xa8>
     e72:	81 81       	ldd	r24, Z+1	; 0x01
     e74:	88 23       	and	r24, r24
     e76:	89 f1       	breq	.+98     	; 0xeda <__fpcmp_parts_f+0xa2>
     e78:	2d c0       	rjmp	.+90     	; 0xed4 <__fpcmp_parts_f+0x9c>
     e7a:	11 96       	adiw	r26, 0x01	; 1
     e7c:	1c 91       	ld	r17, X
     e7e:	11 97       	sbiw	r26, 0x01	; 1
     e80:	82 30       	cpi	r24, 0x02	; 2
     e82:	f1 f0       	breq	.+60     	; 0xec0 <__fpcmp_parts_f+0x88>
     e84:	81 81       	ldd	r24, Z+1	; 0x01
     e86:	18 17       	cp	r17, r24
     e88:	d9 f4       	brne	.+54     	; 0xec0 <__fpcmp_parts_f+0x88>
     e8a:	12 96       	adiw	r26, 0x02	; 2
     e8c:	2d 91       	ld	r18, X+
     e8e:	3c 91       	ld	r19, X
     e90:	13 97       	sbiw	r26, 0x03	; 3
     e92:	82 81       	ldd	r24, Z+2	; 0x02
     e94:	93 81       	ldd	r25, Z+3	; 0x03
     e96:	82 17       	cp	r24, r18
     e98:	93 07       	cpc	r25, r19
     e9a:	94 f0       	brlt	.+36     	; 0xec0 <__fpcmp_parts_f+0x88>
     e9c:	28 17       	cp	r18, r24
     e9e:	39 07       	cpc	r19, r25
     ea0:	bc f0       	brlt	.+46     	; 0xed0 <__fpcmp_parts_f+0x98>
     ea2:	14 96       	adiw	r26, 0x04	; 4
     ea4:	8d 91       	ld	r24, X+
     ea6:	9d 91       	ld	r25, X+
     ea8:	0d 90       	ld	r0, X+
     eaa:	bc 91       	ld	r27, X
     eac:	a0 2d       	mov	r26, r0
     eae:	24 81       	ldd	r18, Z+4	; 0x04
     eb0:	35 81       	ldd	r19, Z+5	; 0x05
     eb2:	46 81       	ldd	r20, Z+6	; 0x06
     eb4:	57 81       	ldd	r21, Z+7	; 0x07
     eb6:	28 17       	cp	r18, r24
     eb8:	39 07       	cpc	r19, r25
     eba:	4a 07       	cpc	r20, r26
     ebc:	5b 07       	cpc	r21, r27
     ebe:	18 f4       	brcc	.+6      	; 0xec6 <__fpcmp_parts_f+0x8e>
     ec0:	11 23       	and	r17, r17
     ec2:	41 f0       	breq	.+16     	; 0xed4 <__fpcmp_parts_f+0x9c>
     ec4:	0a c0       	rjmp	.+20     	; 0xeda <__fpcmp_parts_f+0xa2>
     ec6:	82 17       	cp	r24, r18
     ec8:	93 07       	cpc	r25, r19
     eca:	a4 07       	cpc	r26, r20
     ecc:	b5 07       	cpc	r27, r21
     ece:	40 f4       	brcc	.+16     	; 0xee0 <__fpcmp_parts_f+0xa8>
     ed0:	11 23       	and	r17, r17
     ed2:	19 f0       	breq	.+6      	; 0xeda <__fpcmp_parts_f+0xa2>
     ed4:	61 e0       	ldi	r22, 0x01	; 1
     ed6:	70 e0       	ldi	r23, 0x00	; 0
     ed8:	05 c0       	rjmp	.+10     	; 0xee4 <__fpcmp_parts_f+0xac>
     eda:	6f ef       	ldi	r22, 0xFF	; 255
     edc:	7f ef       	ldi	r23, 0xFF	; 255
     ede:	02 c0       	rjmp	.+4      	; 0xee4 <__fpcmp_parts_f+0xac>
     ee0:	60 e0       	ldi	r22, 0x00	; 0
     ee2:	70 e0       	ldi	r23, 0x00	; 0
     ee4:	cb 01       	movw	r24, r22
     ee6:	1f 91       	pop	r17
     ee8:	08 95       	ret

00000eea <USART_Init>:
#include "avr/io.h" /* To use the IO Ports Registers */
#include <util/delay.h>


// Initializes and enables the USART Module to start functionality
void USART_Init(uint32 baudRate) {
     eea:	df 93       	push	r29
     eec:	cf 93       	push	r28
     eee:	00 d0       	rcall	.+0      	; 0xef0 <USART_Init+0x6>
     ef0:	00 d0       	rcall	.+0      	; 0xef2 <USART_Init+0x8>
     ef2:	00 d0       	rcall	.+0      	; 0xef4 <USART_Init+0xa>
     ef4:	cd b7       	in	r28, 0x3d	; 61
     ef6:	de b7       	in	r29, 0x3e	; 62
     ef8:	6b 83       	std	Y+3, r22	; 0x03
     efa:	7c 83       	std	Y+4, r23	; 0x04
     efc:	8d 83       	std	Y+5, r24	; 0x05
     efe:	9e 83       	std	Y+6, r25	; 0x06

	// To initialize this Init Function, i need to:
	// Tweak the Frame
	// Set the baud rate

	uint16 UBBR_Value = 0;
     f00:	1a 82       	std	Y+2, r1	; 0x02
     f02:	19 82       	std	Y+1, r1	; 0x01

	SET_BIT(UCSRA, U2X);
     f04:	ab e2       	ldi	r26, 0x2B	; 43
     f06:	b0 e0       	ldi	r27, 0x00	; 0
     f08:	eb e2       	ldi	r30, 0x2B	; 43
     f0a:	f0 e0       	ldi	r31, 0x00	; 0
     f0c:	80 81       	ld	r24, Z
     f0e:	82 60       	ori	r24, 0x02	; 2
     f10:	8c 93       	st	X, r24

	SET_BIT(UCSRB, TXEN);
     f12:	aa e2       	ldi	r26, 0x2A	; 42
     f14:	b0 e0       	ldi	r27, 0x00	; 0
     f16:	ea e2       	ldi	r30, 0x2A	; 42
     f18:	f0 e0       	ldi	r31, 0x00	; 0
     f1a:	80 81       	ld	r24, Z
     f1c:	88 60       	ori	r24, 0x08	; 8
     f1e:	8c 93       	st	X, r24
	SET_BIT(UCSRB, RXEN);
     f20:	aa e2       	ldi	r26, 0x2A	; 42
     f22:	b0 e0       	ldi	r27, 0x00	; 0
     f24:	ea e2       	ldi	r30, 0x2A	; 42
     f26:	f0 e0       	ldi	r31, 0x00	; 0
     f28:	80 81       	ld	r24, Z
     f2a:	80 61       	ori	r24, 0x10	; 16
     f2c:	8c 93       	st	X, r24

	SET_BIT(UCSRC, URSEL);
     f2e:	a0 e4       	ldi	r26, 0x40	; 64
     f30:	b0 e0       	ldi	r27, 0x00	; 0
     f32:	e0 e4       	ldi	r30, 0x40	; 64
     f34:	f0 e0       	ldi	r31, 0x00	; 0
     f36:	80 81       	ld	r24, Z
     f38:	80 68       	ori	r24, 0x80	; 128
     f3a:	8c 93       	st	X, r24
	CLR_BIT(UCSRC, UMSEL);
     f3c:	a0 e4       	ldi	r26, 0x40	; 64
     f3e:	b0 e0       	ldi	r27, 0x00	; 0
     f40:	e0 e4       	ldi	r30, 0x40	; 64
     f42:	f0 e0       	ldi	r31, 0x00	; 0
     f44:	80 81       	ld	r24, Z
     f46:	8f 7b       	andi	r24, 0xBF	; 191
     f48:	8c 93       	st	X, r24
	SET_BIT(UCSRC, TXEN);
     f4a:	a0 e4       	ldi	r26, 0x40	; 64
     f4c:	b0 e0       	ldi	r27, 0x00	; 0
     f4e:	e0 e4       	ldi	r30, 0x40	; 64
     f50:	f0 e0       	ldi	r31, 0x00	; 0
     f52:	80 81       	ld	r24, Z
     f54:	88 60       	ori	r24, 0x08	; 8
     f56:	8c 93       	st	X, r24

	CLR_BIT(UCSRC, UCSZ2);
     f58:	a0 e4       	ldi	r26, 0x40	; 64
     f5a:	b0 e0       	ldi	r27, 0x00	; 0
     f5c:	e0 e4       	ldi	r30, 0x40	; 64
     f5e:	f0 e0       	ldi	r31, 0x00	; 0
     f60:	80 81       	ld	r24, Z
     f62:	8b 7f       	andi	r24, 0xFB	; 251
     f64:	8c 93       	st	X, r24
	SET_BIT(UCSRC, UCSZ1);
     f66:	a0 e4       	ldi	r26, 0x40	; 64
     f68:	b0 e0       	ldi	r27, 0x00	; 0
     f6a:	e0 e4       	ldi	r30, 0x40	; 64
     f6c:	f0 e0       	ldi	r31, 0x00	; 0
     f6e:	80 81       	ld	r24, Z
     f70:	84 60       	ori	r24, 0x04	; 4
     f72:	8c 93       	st	X, r24
	SET_BIT(UCSRC, UCSZ0);
     f74:	a0 e4       	ldi	r26, 0x40	; 64
     f76:	b0 e0       	ldi	r27, 0x00	; 0
     f78:	e0 e4       	ldi	r30, 0x40	; 64
     f7a:	f0 e0       	ldi	r31, 0x00	; 0
     f7c:	80 81       	ld	r24, Z
     f7e:	82 60       	ori	r24, 0x02	; 2
     f80:	8c 93       	st	X, r24

	// UBBRH = 0;
	// UBBRL = 207;
	// (0000) (1100 1111) 12 bits, (0000) is for UBBRH, (1100 1111) if for UBBRL

	UBBR_Value = (uint16) ( ( (F_CPU) / (8 * baudRate * 8UL) ) - 1 );
     f82:	8b 81       	ldd	r24, Y+3	; 0x03
     f84:	9c 81       	ldd	r25, Y+4	; 0x04
     f86:	ad 81       	ldd	r26, Y+5	; 0x05
     f88:	be 81       	ldd	r27, Y+6	; 0x06
     f8a:	88 0f       	add	r24, r24
     f8c:	99 1f       	adc	r25, r25
     f8e:	aa 1f       	adc	r26, r26
     f90:	bb 1f       	adc	r27, r27
     f92:	88 0f       	add	r24, r24
     f94:	99 1f       	adc	r25, r25
     f96:	aa 1f       	adc	r26, r26
     f98:	bb 1f       	adc	r27, r27
     f9a:	88 0f       	add	r24, r24
     f9c:	99 1f       	adc	r25, r25
     f9e:	aa 1f       	adc	r26, r26
     fa0:	bb 1f       	adc	r27, r27
     fa2:	88 0f       	add	r24, r24
     fa4:	99 1f       	adc	r25, r25
     fa6:	aa 1f       	adc	r26, r26
     fa8:	bb 1f       	adc	r27, r27
     faa:	88 0f       	add	r24, r24
     fac:	99 1f       	adc	r25, r25
     fae:	aa 1f       	adc	r26, r26
     fb0:	bb 1f       	adc	r27, r27
     fb2:	88 0f       	add	r24, r24
     fb4:	99 1f       	adc	r25, r25
     fb6:	aa 1f       	adc	r26, r26
     fb8:	bb 1f       	adc	r27, r27
     fba:	9c 01       	movw	r18, r24
     fbc:	ad 01       	movw	r20, r26
     fbe:	80 e4       	ldi	r24, 0x40	; 64
     fc0:	92 e4       	ldi	r25, 0x42	; 66
     fc2:	af e0       	ldi	r26, 0x0F	; 15
     fc4:	b0 e0       	ldi	r27, 0x00	; 0
     fc6:	bc 01       	movw	r22, r24
     fc8:	cd 01       	movw	r24, r26
     fca:	0e 94 25 20 	call	0x404a	; 0x404a <__udivmodsi4>
     fce:	da 01       	movw	r26, r20
     fd0:	c9 01       	movw	r24, r18
     fd2:	01 97       	sbiw	r24, 0x01	; 1
     fd4:	9a 83       	std	Y+2, r25	; 0x02
     fd6:	89 83       	std	Y+1, r24	; 0x01
	UBRRH = UBBR_Value >> 8;
     fd8:	e0 e4       	ldi	r30, 0x40	; 64
     fda:	f0 e0       	ldi	r31, 0x00	; 0
     fdc:	89 81       	ldd	r24, Y+1	; 0x01
     fde:	9a 81       	ldd	r25, Y+2	; 0x02
     fe0:	89 2f       	mov	r24, r25
     fe2:	99 27       	eor	r25, r25
     fe4:	80 83       	st	Z, r24
	// Because I want the 4 Zeroes in it

	UBRRL = UBBR_Value;
     fe6:	e9 e2       	ldi	r30, 0x29	; 41
     fe8:	f0 e0       	ldi	r31, 0x00	; 0
     fea:	89 81       	ldd	r24, Y+1	; 0x01
     fec:	80 83       	st	Z, r24
	// Because I want the actual value

}
     fee:	26 96       	adiw	r28, 0x06	; 6
     ff0:	0f b6       	in	r0, 0x3f	; 63
     ff2:	f8 94       	cli
     ff4:	de bf       	out	0x3e, r29	; 62
     ff6:	0f be       	out	0x3f, r0	; 63
     ff8:	cd bf       	out	0x3d, r28	; 61
     ffa:	cf 91       	pop	r28
     ffc:	df 91       	pop	r29
     ffe:	08 95       	ret

00001000 <USART_sendByte>:


// Responsible for the USART to send a byte
void USART_sendByte(const uint8 data) {
    1000:	df 93       	push	r29
    1002:	cf 93       	push	r28
    1004:	0f 92       	push	r0
    1006:	cd b7       	in	r28, 0x3d	; 61
    1008:	de b7       	in	r29, 0x3e	; 62
    100a:	89 83       	std	Y+1, r24	; 0x01
	  *  Bit 5  UDRE: USART Data Register Empty
	  *
	  *  UDRE flag is set when the TX Buffer (UDR) is empty and ready
	  *  for transmitting a new byte waiting untill this flag is set to '1'
	  */
	while(BIT_IS_CLR(UCSRA,UDRE)) {
    100c:	eb e2       	ldi	r30, 0x2B	; 43
    100e:	f0 e0       	ldi	r31, 0x00	; 0
    1010:	80 81       	ld	r24, Z
    1012:	88 2f       	mov	r24, r24
    1014:	90 e0       	ldi	r25, 0x00	; 0
    1016:	80 72       	andi	r24, 0x20	; 32
    1018:	90 70       	andi	r25, 0x00	; 0
    101a:	00 97       	sbiw	r24, 0x00	; 0
    101c:	b9 f3       	breq	.-18     	; 0x100c <USART_sendByte+0xc>

	/*
	 * Put the required data in the UDR register and also clear the UDRE flag as
	 * the UDR register is not empty now
	 */
	UDR = data;
    101e:	ec e2       	ldi	r30, 0x2C	; 44
    1020:	f0 e0       	ldi	r31, 0x00	; 0
    1022:	89 81       	ldd	r24, Y+1	; 0x01
    1024:	80 83       	st	Z, r24

	} // Wait until the transmission is complete TXC = 1
	SET_BIT(UCSRA,TXC); // Clear the TXC flag
	// This is waiting for the flag to be set to '0' to know that I received data
	*******************************************************************/
}
    1026:	0f 90       	pop	r0
    1028:	cf 91       	pop	r28
    102a:	df 91       	pop	r29
    102c:	08 95       	ret

0000102e <USART_receiveByte>:


// Responsible for the USART to receive a byte
uint8 USART_receiveByte(void) {
    102e:	df 93       	push	r29
    1030:	cf 93       	push	r28
    1032:	cd b7       	in	r28, 0x3d	; 61
    1034:	de b7       	in	r29, 0x3e	; 62
	/* UCSRA - USART Control and Status Register A
	  *  Bit 7  RXC: USART Receive Complete, when it receives data, the flag = 0
	  */

	while ( BIT_IS_CLR(UCSRA, RXC) );
    1036:	eb e2       	ldi	r30, 0x2B	; 43
    1038:	f0 e0       	ldi	r31, 0x00	; 0
    103a:	80 81       	ld	r24, Z
    103c:	88 23       	and	r24, r24
    103e:	dc f7       	brge	.-10     	; 0x1036 <USART_receiveByte+0x8>
	// This is waiting for the flag to be set to '0' to know that I received data

	// When reading
	return UDR;
    1040:	ec e2       	ldi	r30, 0x2C	; 44
    1042:	f0 e0       	ldi	r31, 0x00	; 0
    1044:	80 81       	ld	r24, Z
}
    1046:	cf 91       	pop	r28
    1048:	df 91       	pop	r29
    104a:	08 95       	ret

0000104c <USART_sendString>:


// Responsible for the USART to send an array of bytes, a string
void USART_sendString(const uint8 *str) {
    104c:	df 93       	push	r29
    104e:	cf 93       	push	r28
    1050:	00 d0       	rcall	.+0      	; 0x1052 <USART_sendString+0x6>
    1052:	0f 92       	push	r0
    1054:	cd b7       	in	r28, 0x3d	; 61
    1056:	de b7       	in	r29, 0x3e	; 62
    1058:	9b 83       	std	Y+3, r25	; 0x03
    105a:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    105c:	19 82       	std	Y+1, r1	; 0x01
    105e:	0e c0       	rjmp	.+28     	; 0x107c <USART_sendString+0x30>
	while (str[i] != '\0') {
		USART_sendByte(str[i]);
    1060:	89 81       	ldd	r24, Y+1	; 0x01
    1062:	28 2f       	mov	r18, r24
    1064:	30 e0       	ldi	r19, 0x00	; 0
    1066:	8a 81       	ldd	r24, Y+2	; 0x02
    1068:	9b 81       	ldd	r25, Y+3	; 0x03
    106a:	fc 01       	movw	r30, r24
    106c:	e2 0f       	add	r30, r18
    106e:	f3 1f       	adc	r31, r19
    1070:	80 81       	ld	r24, Z
    1072:	0e 94 00 08 	call	0x1000	; 0x1000 <USART_sendByte>
		i++;
    1076:	89 81       	ldd	r24, Y+1	; 0x01
    1078:	8f 5f       	subi	r24, 0xFF	; 255
    107a:	89 83       	std	Y+1, r24	; 0x01


// Responsible for the USART to send an array of bytes, a string
void USART_sendString(const uint8 *str) {
	uint8 i = 0;
	while (str[i] != '\0') {
    107c:	89 81       	ldd	r24, Y+1	; 0x01
    107e:	28 2f       	mov	r18, r24
    1080:	30 e0       	ldi	r19, 0x00	; 0
    1082:	8a 81       	ldd	r24, Y+2	; 0x02
    1084:	9b 81       	ldd	r25, Y+3	; 0x03
    1086:	fc 01       	movw	r30, r24
    1088:	e2 0f       	add	r30, r18
    108a:	f3 1f       	adc	r31, r19
    108c:	80 81       	ld	r24, Z
    108e:	88 23       	and	r24, r24
    1090:	39 f7       	brne	.-50     	; 0x1060 <USART_sendString+0x14>
		USART_sendByte(str[i]);
		i++;
	}
}
    1092:	0f 90       	pop	r0
    1094:	0f 90       	pop	r0
    1096:	0f 90       	pop	r0
    1098:	cf 91       	pop	r28
    109a:	df 91       	pop	r29
    109c:	08 95       	ret

0000109e <USART_receiveString>:


// Responsible for the USART to receive an array of bytes, a string
void USART_receiveString(uint8 *str) {
    109e:	0f 93       	push	r16
    10a0:	1f 93       	push	r17
    10a2:	df 93       	push	r29
    10a4:	cf 93       	push	r28
    10a6:	00 d0       	rcall	.+0      	; 0x10a8 <USART_receiveString+0xa>
    10a8:	0f 92       	push	r0
    10aa:	cd b7       	in	r28, 0x3d	; 61
    10ac:	de b7       	in	r29, 0x3e	; 62
    10ae:	9b 83       	std	Y+3, r25	; 0x03
    10b0:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    10b2:	19 82       	std	Y+1, r1	; 0x01
	str[i] = USART_receiveByte();
    10b4:	89 81       	ldd	r24, Y+1	; 0x01
    10b6:	28 2f       	mov	r18, r24
    10b8:	30 e0       	ldi	r19, 0x00	; 0
    10ba:	8a 81       	ldd	r24, Y+2	; 0x02
    10bc:	9b 81       	ldd	r25, Y+3	; 0x03
    10be:	8c 01       	movw	r16, r24
    10c0:	02 0f       	add	r16, r18
    10c2:	13 1f       	adc	r17, r19
    10c4:	0e 94 17 08 	call	0x102e	; 0x102e <USART_receiveByte>
    10c8:	f8 01       	movw	r30, r16
    10ca:	80 83       	st	Z, r24
    10cc:	0f c0       	rjmp	.+30     	; 0x10ec <USART_receiveString+0x4e>

	while (str[i] != '#') {
		i++;
    10ce:	89 81       	ldd	r24, Y+1	; 0x01
    10d0:	8f 5f       	subi	r24, 0xFF	; 255
    10d2:	89 83       	std	Y+1, r24	; 0x01
		str[i] = USART_receiveByte();
    10d4:	89 81       	ldd	r24, Y+1	; 0x01
    10d6:	28 2f       	mov	r18, r24
    10d8:	30 e0       	ldi	r19, 0x00	; 0
    10da:	8a 81       	ldd	r24, Y+2	; 0x02
    10dc:	9b 81       	ldd	r25, Y+3	; 0x03
    10de:	8c 01       	movw	r16, r24
    10e0:	02 0f       	add	r16, r18
    10e2:	13 1f       	adc	r17, r19
    10e4:	0e 94 17 08 	call	0x102e	; 0x102e <USART_receiveByte>
    10e8:	f8 01       	movw	r30, r16
    10ea:	80 83       	st	Z, r24
// Responsible for the USART to receive an array of bytes, a string
void USART_receiveString(uint8 *str) {
	uint8 i = 0;
	str[i] = USART_receiveByte();

	while (str[i] != '#') {
    10ec:	89 81       	ldd	r24, Y+1	; 0x01
    10ee:	28 2f       	mov	r18, r24
    10f0:	30 e0       	ldi	r19, 0x00	; 0
    10f2:	8a 81       	ldd	r24, Y+2	; 0x02
    10f4:	9b 81       	ldd	r25, Y+3	; 0x03
    10f6:	fc 01       	movw	r30, r24
    10f8:	e2 0f       	add	r30, r18
    10fa:	f3 1f       	adc	r31, r19
    10fc:	80 81       	ld	r24, Z
    10fe:	83 32       	cpi	r24, 0x23	; 35
    1100:	31 f7       	brne	.-52     	; 0x10ce <USART_receiveString+0x30>
		i++;
		str[i] = USART_receiveByte();
	}
	str[i] = '\0'; // replacing the '#' with '\0'
    1102:	89 81       	ldd	r24, Y+1	; 0x01
    1104:	28 2f       	mov	r18, r24
    1106:	30 e0       	ldi	r19, 0x00	; 0
    1108:	8a 81       	ldd	r24, Y+2	; 0x02
    110a:	9b 81       	ldd	r25, Y+3	; 0x03
    110c:	fc 01       	movw	r30, r24
    110e:	e2 0f       	add	r30, r18
    1110:	f3 1f       	adc	r31, r19
    1112:	10 82       	st	Z, r1
}
    1114:	0f 90       	pop	r0
    1116:	0f 90       	pop	r0
    1118:	0f 90       	pop	r0
    111a:	cf 91       	pop	r28
    111c:	df 91       	pop	r29
    111e:	1f 91       	pop	r17
    1120:	0f 91       	pop	r16
    1122:	08 95       	ret

00001124 <Timer0_setPrescaler>:

/*******************************************************************************
 *                              					Module Implementation                           					  *
 *******************************************************************************/

void Timer0_setPrescaler(void) {
    1124:	df 93       	push	r29
    1126:	cf 93       	push	r28
    1128:	cd b7       	in	r28, 0x3d	; 61
    112a:	de b7       	in	r29, 0x3e	; 62
	switch(PRESCALER_VALUE) {
		case PRESCALER_1024:
			SET_BIT(TCCR0, CS00);
    112c:	a3 e5       	ldi	r26, 0x53	; 83
    112e:	b0 e0       	ldi	r27, 0x00	; 0
    1130:	e3 e5       	ldi	r30, 0x53	; 83
    1132:	f0 e0       	ldi	r31, 0x00	; 0
    1134:	80 81       	ld	r24, Z
    1136:	81 60       	ori	r24, 0x01	; 1
    1138:	8c 93       	st	X, r24
			CLR_BIT(TCCR0, CS01);
    113a:	a3 e5       	ldi	r26, 0x53	; 83
    113c:	b0 e0       	ldi	r27, 0x00	; 0
    113e:	e3 e5       	ldi	r30, 0x53	; 83
    1140:	f0 e0       	ldi	r31, 0x00	; 0
    1142:	80 81       	ld	r24, Z
    1144:	8d 7f       	andi	r24, 0xFD	; 253
    1146:	8c 93       	st	X, r24
			SET_BIT(TCCR0, CS02);
    1148:	a3 e5       	ldi	r26, 0x53	; 83
    114a:	b0 e0       	ldi	r27, 0x00	; 0
    114c:	e3 e5       	ldi	r30, 0x53	; 83
    114e:	f0 e0       	ldi	r31, 0x00	; 0
    1150:	80 81       	ld	r24, Z
    1152:	84 60       	ori	r24, 0x04	; 4
    1154:	8c 93       	st	X, r24
			SET_BIT(TCCR0, CS00);
			CLR_BIT(TCCR0, CS01);
			CLR_BIT(TCCR0, CS02);
		break;
	}
}
    1156:	cf 91       	pop	r28
    1158:	df 91       	pop	r29
    115a:	08 95       	ret

0000115c <Timer0_setMode>:

void Timer0_setMode(void) {
    115c:	df 93       	push	r29
    115e:	cf 93       	push	r28
    1160:	cd b7       	in	r28, 0x3d	; 61
    1162:	de b7       	in	r29, 0x3e	; 62
	switch(TIMER_MODE) {
		case NORMAL_MODE:
			Timer0_normalMode();
    1164:	0e 94 b7 08 	call	0x116e	; 0x116e <Timer0_normalMode>

		default:
			Timer0_normalMode();
		break;
	}
}
    1168:	cf 91       	pop	r28
    116a:	df 91       	pop	r29
    116c:	08 95       	ret

0000116e <Timer0_normalMode>:

void Timer0_normalMode(void) {
    116e:	df 93       	push	r29
    1170:	cf 93       	push	r28
    1172:	cd b7       	in	r28, 0x3d	; 61
    1174:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TCCR0, FOC0);
    1176:	a3 e5       	ldi	r26, 0x53	; 83
    1178:	b0 e0       	ldi	r27, 0x00	; 0
    117a:	e3 e5       	ldi	r30, 0x53	; 83
    117c:	f0 e0       	ldi	r31, 0x00	; 0
    117e:	80 81       	ld	r24, Z
    1180:	8f 77       	andi	r24, 0x7F	; 127
    1182:	8c 93       	st	X, r24
	CLR_BIT(TCCR0, WGM00);
    1184:	a3 e5       	ldi	r26, 0x53	; 83
    1186:	b0 e0       	ldi	r27, 0x00	; 0
    1188:	e3 e5       	ldi	r30, 0x53	; 83
    118a:	f0 e0       	ldi	r31, 0x00	; 0
    118c:	80 81       	ld	r24, Z
    118e:	8f 7b       	andi	r24, 0xBF	; 191
    1190:	8c 93       	st	X, r24
	CLR_BIT(TCCR0, WGM01);
    1192:	a3 e5       	ldi	r26, 0x53	; 83
    1194:	b0 e0       	ldi	r27, 0x00	; 0
    1196:	e3 e5       	ldi	r30, 0x53	; 83
    1198:	f0 e0       	ldi	r31, 0x00	; 0
    119a:	80 81       	ld	r24, Z
    119c:	87 7f       	andi	r24, 0xF7	; 247
    119e:	8c 93       	st	X, r24
	CLR_BIT(TCCR0, COM01);
    11a0:	a3 e5       	ldi	r26, 0x53	; 83
    11a2:	b0 e0       	ldi	r27, 0x00	; 0
    11a4:	e3 e5       	ldi	r30, 0x53	; 83
    11a6:	f0 e0       	ldi	r31, 0x00	; 0
    11a8:	80 81       	ld	r24, Z
    11aa:	8f 7d       	andi	r24, 0xDF	; 223
    11ac:	8c 93       	st	X, r24
	CLR_BIT(TCCR0, COM00);
    11ae:	a3 e5       	ldi	r26, 0x53	; 83
    11b0:	b0 e0       	ldi	r27, 0x00	; 0
    11b2:	e3 e5       	ldi	r30, 0x53	; 83
    11b4:	f0 e0       	ldi	r31, 0x00	; 0
    11b6:	80 81       	ld	r24, Z
    11b8:	8f 7e       	andi	r24, 0xEF	; 239
    11ba:	8c 93       	st	X, r24
}
    11bc:	cf 91       	pop	r28
    11be:	df 91       	pop	r29
    11c0:	08 95       	ret

000011c2 <Timer0_compareMode>:

void Timer0_compareMode(void) {
    11c2:	df 93       	push	r29
    11c4:	cf 93       	push	r28
    11c6:	cd b7       	in	r28, 0x3d	; 61
    11c8:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TCCR0, FOC0);
    11ca:	a3 e5       	ldi	r26, 0x53	; 83
    11cc:	b0 e0       	ldi	r27, 0x00	; 0
    11ce:	e3 e5       	ldi	r30, 0x53	; 83
    11d0:	f0 e0       	ldi	r31, 0x00	; 0
    11d2:	80 81       	ld	r24, Z
    11d4:	8f 77       	andi	r24, 0x7F	; 127
    11d6:	8c 93       	st	X, r24
	CLR_BIT(TCCR0, WGM00);
    11d8:	a3 e5       	ldi	r26, 0x53	; 83
    11da:	b0 e0       	ldi	r27, 0x00	; 0
    11dc:	e3 e5       	ldi	r30, 0x53	; 83
    11de:	f0 e0       	ldi	r31, 0x00	; 0
    11e0:	80 81       	ld	r24, Z
    11e2:	8f 7b       	andi	r24, 0xBF	; 191
    11e4:	8c 93       	st	X, r24
	SET_BIT(TCCR0, WGM01);
    11e6:	a3 e5       	ldi	r26, 0x53	; 83
    11e8:	b0 e0       	ldi	r27, 0x00	; 0
    11ea:	e3 e5       	ldi	r30, 0x53	; 83
    11ec:	f0 e0       	ldi	r31, 0x00	; 0
    11ee:	80 81       	ld	r24, Z
    11f0:	88 60       	ori	r24, 0x08	; 8
    11f2:	8c 93       	st	X, r24
#if (CTC_MODE == CTC_NORMAL)
	CLR_BIT(TCCR0, COM01);
	CLR_BIT(TCCR0, COM00);
#elif (CTC_MODE == CTC_TOGGLE)
	CLR_BIT(TCCR0, COM01);
    11f4:	a3 e5       	ldi	r26, 0x53	; 83
    11f6:	b0 e0       	ldi	r27, 0x00	; 0
    11f8:	e3 e5       	ldi	r30, 0x53	; 83
    11fa:	f0 e0       	ldi	r31, 0x00	; 0
    11fc:	80 81       	ld	r24, Z
    11fe:	8f 7d       	andi	r24, 0xDF	; 223
    1200:	8c 93       	st	X, r24
	SET_BIT(TCCR0, COM00);
    1202:	a3 e5       	ldi	r26, 0x53	; 83
    1204:	b0 e0       	ldi	r27, 0x00	; 0
    1206:	e3 e5       	ldi	r30, 0x53	; 83
    1208:	f0 e0       	ldi	r31, 0x00	; 0
    120a:	80 81       	ld	r24, Z
    120c:	80 61       	ori	r24, 0x10	; 16
    120e:	8c 93       	st	X, r24
	CLR_BIT(TCCR0, COM00);
#elif (CTC_MODE == CTC_SET)
	SET_BIT(TCCR0, COM01);
	SET_BIT(TCCR0, COM00);
#endif
}
    1210:	cf 91       	pop	r28
    1212:	df 91       	pop	r29
    1214:	08 95       	ret

00001216 <Timer0_fastPWMMode>:

void Timer0_fastPWMMode(void) {
    1216:	df 93       	push	r29
    1218:	cf 93       	push	r28
    121a:	cd b7       	in	r28, 0x3d	; 61
    121c:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TCCR0, FOC0);
    121e:	a3 e5       	ldi	r26, 0x53	; 83
    1220:	b0 e0       	ldi	r27, 0x00	; 0
    1222:	e3 e5       	ldi	r30, 0x53	; 83
    1224:	f0 e0       	ldi	r31, 0x00	; 0
    1226:	80 81       	ld	r24, Z
    1228:	8f 77       	andi	r24, 0x7F	; 127
    122a:	8c 93       	st	X, r24
	SET_BIT(TCCR0, WGM00);
    122c:	a3 e5       	ldi	r26, 0x53	; 83
    122e:	b0 e0       	ldi	r27, 0x00	; 0
    1230:	e3 e5       	ldi	r30, 0x53	; 83
    1232:	f0 e0       	ldi	r31, 0x00	; 0
    1234:	80 81       	ld	r24, Z
    1236:	80 64       	ori	r24, 0x40	; 64
    1238:	8c 93       	st	X, r24
	SET_BIT(TCCR0, WGM01);
    123a:	a3 e5       	ldi	r26, 0x53	; 83
    123c:	b0 e0       	ldi	r27, 0x00	; 0
    123e:	e3 e5       	ldi	r30, 0x53	; 83
    1240:	f0 e0       	ldi	r31, 0x00	; 0
    1242:	80 81       	ld	r24, Z
    1244:	88 60       	ori	r24, 0x08	; 8
    1246:	8c 93       	st	X, r24
#if (FASTPWM_MODE == FASTPWM_NORMAL)
	CLR_BIT(TCCR0, COM01);
	CLR_BIT(TCCR0, COM00);
#elif (FASTPWM_MODE == FASTPWM_NOINVERT)
	SET_BIT(TCCR0, COM01);
    1248:	a3 e5       	ldi	r26, 0x53	; 83
    124a:	b0 e0       	ldi	r27, 0x00	; 0
    124c:	e3 e5       	ldi	r30, 0x53	; 83
    124e:	f0 e0       	ldi	r31, 0x00	; 0
    1250:	80 81       	ld	r24, Z
    1252:	80 62       	ori	r24, 0x20	; 32
    1254:	8c 93       	st	X, r24
	CLR_BIT(TCCR0, COM00);
    1256:	a3 e5       	ldi	r26, 0x53	; 83
    1258:	b0 e0       	ldi	r27, 0x00	; 0
    125a:	e3 e5       	ldi	r30, 0x53	; 83
    125c:	f0 e0       	ldi	r31, 0x00	; 0
    125e:	80 81       	ld	r24, Z
    1260:	8f 7e       	andi	r24, 0xEF	; 239
    1262:	8c 93       	st	X, r24
#elif (FASTPWM_MODE == FASTPWM_INVERT)
	SET_BIT(TCCR0, COM01);
	SET_BIT(TCCR0, COM00);
#endif
}
    1264:	cf 91       	pop	r28
    1266:	df 91       	pop	r29
    1268:	08 95       	ret

0000126a <Timer1_setPrescaler>:



void Timer1_setPrescaler(void) {
    126a:	df 93       	push	r29
    126c:	cf 93       	push	r28
    126e:	cd b7       	in	r28, 0x3d	; 61
    1270:	de b7       	in	r29, 0x3e	; 62
	switch(PRESCALER_VALUE) {
		case PRESCALER_1024:
			SET_BIT(TCCR1B, CS10);
    1272:	ae e4       	ldi	r26, 0x4E	; 78
    1274:	b0 e0       	ldi	r27, 0x00	; 0
    1276:	ee e4       	ldi	r30, 0x4E	; 78
    1278:	f0 e0       	ldi	r31, 0x00	; 0
    127a:	80 81       	ld	r24, Z
    127c:	81 60       	ori	r24, 0x01	; 1
    127e:	8c 93       	st	X, r24
			CLR_BIT(TCCR1B, CS11);
    1280:	ae e4       	ldi	r26, 0x4E	; 78
    1282:	b0 e0       	ldi	r27, 0x00	; 0
    1284:	ee e4       	ldi	r30, 0x4E	; 78
    1286:	f0 e0       	ldi	r31, 0x00	; 0
    1288:	80 81       	ld	r24, Z
    128a:	8d 7f       	andi	r24, 0xFD	; 253
    128c:	8c 93       	st	X, r24
			SET_BIT(TCCR1B, CS12);
    128e:	ae e4       	ldi	r26, 0x4E	; 78
    1290:	b0 e0       	ldi	r27, 0x00	; 0
    1292:	ee e4       	ldi	r30, 0x4E	; 78
    1294:	f0 e0       	ldi	r31, 0x00	; 0
    1296:	80 81       	ld	r24, Z
    1298:	84 60       	ori	r24, 0x04	; 4
    129a:	8c 93       	st	X, r24
			SET_BIT(TCCR1B, CS10);
			CLR_BIT(TCCR1B, CS11);
			CLR_BIT(TCCR1B, CS12);
		break;
	}
}
    129c:	cf 91       	pop	r28
    129e:	df 91       	pop	r29
    12a0:	08 95       	ret

000012a2 <Timer1_setMode>:

void Timer1_setMode(void) {
    12a2:	df 93       	push	r29
    12a4:	cf 93       	push	r28
    12a6:	cd b7       	in	r28, 0x3d	; 61
    12a8:	de b7       	in	r29, 0x3e	; 62
	switch(TIMER_MODE) {
		case NORMAL_MODE:
			Timer1_normalMode();
    12aa:	0e 94 5a 09 	call	0x12b4	; 0x12b4 <Timer1_normalMode>

		default:
			Timer1_normalMode();
		break;
	}
}
    12ae:	cf 91       	pop	r28
    12b0:	df 91       	pop	r29
    12b2:	08 95       	ret

000012b4 <Timer1_normalMode>:

void Timer1_normalMode(void) {
    12b4:	df 93       	push	r29
    12b6:	cf 93       	push	r28
    12b8:	cd b7       	in	r28, 0x3d	; 61
    12ba:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TCCR1A, COM1A1);
    12bc:	af e4       	ldi	r26, 0x4F	; 79
    12be:	b0 e0       	ldi	r27, 0x00	; 0
    12c0:	ef e4       	ldi	r30, 0x4F	; 79
    12c2:	f0 e0       	ldi	r31, 0x00	; 0
    12c4:	80 81       	ld	r24, Z
    12c6:	8f 77       	andi	r24, 0x7F	; 127
    12c8:	8c 93       	st	X, r24
	CLR_BIT(TCCR1A, COM1A0);
    12ca:	af e4       	ldi	r26, 0x4F	; 79
    12cc:	b0 e0       	ldi	r27, 0x00	; 0
    12ce:	ef e4       	ldi	r30, 0x4F	; 79
    12d0:	f0 e0       	ldi	r31, 0x00	; 0
    12d2:	80 81       	ld	r24, Z
    12d4:	8f 7b       	andi	r24, 0xBF	; 191
    12d6:	8c 93       	st	X, r24
	CLR_BIT(TCCR1A, COM1B1);
    12d8:	af e4       	ldi	r26, 0x4F	; 79
    12da:	b0 e0       	ldi	r27, 0x00	; 0
    12dc:	ef e4       	ldi	r30, 0x4F	; 79
    12de:	f0 e0       	ldi	r31, 0x00	; 0
    12e0:	80 81       	ld	r24, Z
    12e2:	8f 7d       	andi	r24, 0xDF	; 223
    12e4:	8c 93       	st	X, r24
	CLR_BIT(TCCR1A, COM1B0);
    12e6:	af e4       	ldi	r26, 0x4F	; 79
    12e8:	b0 e0       	ldi	r27, 0x00	; 0
    12ea:	ef e4       	ldi	r30, 0x4F	; 79
    12ec:	f0 e0       	ldi	r31, 0x00	; 0
    12ee:	80 81       	ld	r24, Z
    12f0:	8f 7e       	andi	r24, 0xEF	; 239
    12f2:	8c 93       	st	X, r24
	CLR_BIT(TCCR1B, WGM13);
    12f4:	ae e4       	ldi	r26, 0x4E	; 78
    12f6:	b0 e0       	ldi	r27, 0x00	; 0
    12f8:	ee e4       	ldi	r30, 0x4E	; 78
    12fa:	f0 e0       	ldi	r31, 0x00	; 0
    12fc:	80 81       	ld	r24, Z
    12fe:	8f 7e       	andi	r24, 0xEF	; 239
    1300:	8c 93       	st	X, r24
	CLR_BIT(TCCR1B, WGM12);
    1302:	ae e4       	ldi	r26, 0x4E	; 78
    1304:	b0 e0       	ldi	r27, 0x00	; 0
    1306:	ee e4       	ldi	r30, 0x4E	; 78
    1308:	f0 e0       	ldi	r31, 0x00	; 0
    130a:	80 81       	ld	r24, Z
    130c:	87 7f       	andi	r24, 0xF7	; 247
    130e:	8c 93       	st	X, r24
	CLR_BIT(TCCR1A, WGM11);
    1310:	af e4       	ldi	r26, 0x4F	; 79
    1312:	b0 e0       	ldi	r27, 0x00	; 0
    1314:	ef e4       	ldi	r30, 0x4F	; 79
    1316:	f0 e0       	ldi	r31, 0x00	; 0
    1318:	80 81       	ld	r24, Z
    131a:	8d 7f       	andi	r24, 0xFD	; 253
    131c:	8c 93       	st	X, r24
	CLR_BIT(TCCR1A, WGM10);
    131e:	af e4       	ldi	r26, 0x4F	; 79
    1320:	b0 e0       	ldi	r27, 0x00	; 0
    1322:	ef e4       	ldi	r30, 0x4F	; 79
    1324:	f0 e0       	ldi	r31, 0x00	; 0
    1326:	80 81       	ld	r24, Z
    1328:	8e 7f       	andi	r24, 0xFE	; 254
    132a:	8c 93       	st	X, r24
}
    132c:	cf 91       	pop	r28
    132e:	df 91       	pop	r29
    1330:	08 95       	ret

00001332 <Timer1_compareMode>:

void Timer1_compareMode(void) {
    1332:	df 93       	push	r29
    1334:	cf 93       	push	r28
    1336:	cd b7       	in	r28, 0x3d	; 61
    1338:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TCCR1B, WGM13);
    133a:	ae e4       	ldi	r26, 0x4E	; 78
    133c:	b0 e0       	ldi	r27, 0x00	; 0
    133e:	ee e4       	ldi	r30, 0x4E	; 78
    1340:	f0 e0       	ldi	r31, 0x00	; 0
    1342:	80 81       	ld	r24, Z
    1344:	8f 7e       	andi	r24, 0xEF	; 239
    1346:	8c 93       	st	X, r24
	SET_BIT(TCCR1B, WGM12);
    1348:	ae e4       	ldi	r26, 0x4E	; 78
    134a:	b0 e0       	ldi	r27, 0x00	; 0
    134c:	ee e4       	ldi	r30, 0x4E	; 78
    134e:	f0 e0       	ldi	r31, 0x00	; 0
    1350:	80 81       	ld	r24, Z
    1352:	88 60       	ori	r24, 0x08	; 8
    1354:	8c 93       	st	X, r24
	CLR_BIT(TCCR1A, WGM11);
    1356:	af e4       	ldi	r26, 0x4F	; 79
    1358:	b0 e0       	ldi	r27, 0x00	; 0
    135a:	ef e4       	ldi	r30, 0x4F	; 79
    135c:	f0 e0       	ldi	r31, 0x00	; 0
    135e:	80 81       	ld	r24, Z
    1360:	8d 7f       	andi	r24, 0xFD	; 253
    1362:	8c 93       	st	X, r24
	CLR_BIT(TCCR1A, WGM10);
    1364:	af e4       	ldi	r26, 0x4F	; 79
    1366:	b0 e0       	ldi	r27, 0x00	; 0
    1368:	ef e4       	ldi	r30, 0x4F	; 79
    136a:	f0 e0       	ldi	r31, 0x00	; 0
    136c:	80 81       	ld	r24, Z
    136e:	8e 7f       	andi	r24, 0xFE	; 254
    1370:	8c 93       	st	X, r24
	CLR_BIT(TCCR1A, COM1A1);
	CLR_BIT(TCCR1A, COM1A0);
	CLR_BIT(TCCR1A, COM1B1);
	CLR_BIT(TCCR1A, COM1B0);
#elif (CTC_MODE == CTC_TOGGLE)
	CLR_BIT(TCCR1A, COM1A1);
    1372:	af e4       	ldi	r26, 0x4F	; 79
    1374:	b0 e0       	ldi	r27, 0x00	; 0
    1376:	ef e4       	ldi	r30, 0x4F	; 79
    1378:	f0 e0       	ldi	r31, 0x00	; 0
    137a:	80 81       	ld	r24, Z
    137c:	8f 77       	andi	r24, 0x7F	; 127
    137e:	8c 93       	st	X, r24
	SET_BIT(TCCR1A, COM1A0);
    1380:	af e4       	ldi	r26, 0x4F	; 79
    1382:	b0 e0       	ldi	r27, 0x00	; 0
    1384:	ef e4       	ldi	r30, 0x4F	; 79
    1386:	f0 e0       	ldi	r31, 0x00	; 0
    1388:	80 81       	ld	r24, Z
    138a:	80 64       	ori	r24, 0x40	; 64
    138c:	8c 93       	st	X, r24
	CLR_BIT(TCCR1A, COM1B1);
    138e:	af e4       	ldi	r26, 0x4F	; 79
    1390:	b0 e0       	ldi	r27, 0x00	; 0
    1392:	ef e4       	ldi	r30, 0x4F	; 79
    1394:	f0 e0       	ldi	r31, 0x00	; 0
    1396:	80 81       	ld	r24, Z
    1398:	8f 7d       	andi	r24, 0xDF	; 223
    139a:	8c 93       	st	X, r24
	SET_BIT(TCCR1A, COM1B0);
    139c:	af e4       	ldi	r26, 0x4F	; 79
    139e:	b0 e0       	ldi	r27, 0x00	; 0
    13a0:	ef e4       	ldi	r30, 0x4F	; 79
    13a2:	f0 e0       	ldi	r31, 0x00	; 0
    13a4:	80 81       	ld	r24, Z
    13a6:	80 61       	ori	r24, 0x10	; 16
    13a8:	8c 93       	st	X, r24
	SET_BIT(TCCR1A, COM1A1);
	SET_BIT(TCCR1A, COM1A0);
	SET_BIT(TCCR1A, COM1B1);
	SET_BIT(TCCR1A, COM1B0);
#endif
}
    13aa:	cf 91       	pop	r28
    13ac:	df 91       	pop	r29
    13ae:	08 95       	ret

000013b0 <Timer1_fastPWMMode>:

void Timer1_fastPWMMode(void) {
    13b0:	df 93       	push	r29
    13b2:	cf 93       	push	r28
    13b4:	cd b7       	in	r28, 0x3d	; 61
    13b6:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TCCR1B, WGM13);
    13b8:	ae e4       	ldi	r26, 0x4E	; 78
    13ba:	b0 e0       	ldi	r27, 0x00	; 0
    13bc:	ee e4       	ldi	r30, 0x4E	; 78
    13be:	f0 e0       	ldi	r31, 0x00	; 0
    13c0:	80 81       	ld	r24, Z
    13c2:	80 61       	ori	r24, 0x10	; 16
    13c4:	8c 93       	st	X, r24
	SET_BIT(TCCR1B, WGM12);
    13c6:	ae e4       	ldi	r26, 0x4E	; 78
    13c8:	b0 e0       	ldi	r27, 0x00	; 0
    13ca:	ee e4       	ldi	r30, 0x4E	; 78
    13cc:	f0 e0       	ldi	r31, 0x00	; 0
    13ce:	80 81       	ld	r24, Z
    13d0:	88 60       	ori	r24, 0x08	; 8
    13d2:	8c 93       	st	X, r24
	SET_BIT(TCCR1A, WGM11);
    13d4:	af e4       	ldi	r26, 0x4F	; 79
    13d6:	b0 e0       	ldi	r27, 0x00	; 0
    13d8:	ef e4       	ldi	r30, 0x4F	; 79
    13da:	f0 e0       	ldi	r31, 0x00	; 0
    13dc:	80 81       	ld	r24, Z
    13de:	82 60       	ori	r24, 0x02	; 2
    13e0:	8c 93       	st	X, r24
	SET_BIT(TCCR1A, WGM10);
    13e2:	af e4       	ldi	r26, 0x4F	; 79
    13e4:	b0 e0       	ldi	r27, 0x00	; 0
    13e6:	ef e4       	ldi	r30, 0x4F	; 79
    13e8:	f0 e0       	ldi	r31, 0x00	; 0
    13ea:	80 81       	ld	r24, Z
    13ec:	81 60       	ori	r24, 0x01	; 1
    13ee:	8c 93       	st	X, r24
	CLR_BIT(TCCR1A, COM1A1);
	CLR_BIT(TCCR1A, COM1A0);
	CLR_BIT(TCCR1A, COM1B1);
	CLR_BIT(TCCR1A, COM1B0);
#elif (FASTPWM_MODE == FASTPWM_NOINVERT)
	SET_BIT(TCCR1A, COM1A1);
    13f0:	af e4       	ldi	r26, 0x4F	; 79
    13f2:	b0 e0       	ldi	r27, 0x00	; 0
    13f4:	ef e4       	ldi	r30, 0x4F	; 79
    13f6:	f0 e0       	ldi	r31, 0x00	; 0
    13f8:	80 81       	ld	r24, Z
    13fa:	80 68       	ori	r24, 0x80	; 128
    13fc:	8c 93       	st	X, r24
	CLR_BIT(TCCR1A, COM1A0);
    13fe:	af e4       	ldi	r26, 0x4F	; 79
    1400:	b0 e0       	ldi	r27, 0x00	; 0
    1402:	ef e4       	ldi	r30, 0x4F	; 79
    1404:	f0 e0       	ldi	r31, 0x00	; 0
    1406:	80 81       	ld	r24, Z
    1408:	8f 7b       	andi	r24, 0xBF	; 191
    140a:	8c 93       	st	X, r24
	SET_BIT(TCCR1A, COM1B1);
    140c:	af e4       	ldi	r26, 0x4F	; 79
    140e:	b0 e0       	ldi	r27, 0x00	; 0
    1410:	ef e4       	ldi	r30, 0x4F	; 79
    1412:	f0 e0       	ldi	r31, 0x00	; 0
    1414:	80 81       	ld	r24, Z
    1416:	80 62       	ori	r24, 0x20	; 32
    1418:	8c 93       	st	X, r24
	CLR_BIT(TCCR1A, COM1B0);
    141a:	af e4       	ldi	r26, 0x4F	; 79
    141c:	b0 e0       	ldi	r27, 0x00	; 0
    141e:	ef e4       	ldi	r30, 0x4F	; 79
    1420:	f0 e0       	ldi	r31, 0x00	; 0
    1422:	80 81       	ld	r24, Z
    1424:	8f 7e       	andi	r24, 0xEF	; 239
    1426:	8c 93       	st	X, r24
	SET_BIT(TCCR1A, COM1A1);
	SET_BIT(TCCR1A, COM1A0);
	SET_BIT(TCCR1A, COM1B1);
	SET_BIT(TCCR1A, COM1B0);
#endif
}
    1428:	cf 91       	pop	r28
    142a:	df 91       	pop	r29
    142c:	08 95       	ret

0000142e <Timer2_setPrescaler>:



void Timer2_setPrescaler(void) {
    142e:	df 93       	push	r29
    1430:	cf 93       	push	r28
    1432:	cd b7       	in	r28, 0x3d	; 61
    1434:	de b7       	in	r29, 0x3e	; 62
	switch(PRESCALER_VALUE) {
		case PRESCALER_1024:
			SET_BIT(TCCR2, CS20);
    1436:	a5 e4       	ldi	r26, 0x45	; 69
    1438:	b0 e0       	ldi	r27, 0x00	; 0
    143a:	e5 e4       	ldi	r30, 0x45	; 69
    143c:	f0 e0       	ldi	r31, 0x00	; 0
    143e:	80 81       	ld	r24, Z
    1440:	81 60       	ori	r24, 0x01	; 1
    1442:	8c 93       	st	X, r24
			CLR_BIT(TCCR2, CS21);
    1444:	a5 e4       	ldi	r26, 0x45	; 69
    1446:	b0 e0       	ldi	r27, 0x00	; 0
    1448:	e5 e4       	ldi	r30, 0x45	; 69
    144a:	f0 e0       	ldi	r31, 0x00	; 0
    144c:	80 81       	ld	r24, Z
    144e:	8d 7f       	andi	r24, 0xFD	; 253
    1450:	8c 93       	st	X, r24
			SET_BIT(TCCR2, CS22);
    1452:	a5 e4       	ldi	r26, 0x45	; 69
    1454:	b0 e0       	ldi	r27, 0x00	; 0
    1456:	e5 e4       	ldi	r30, 0x45	; 69
    1458:	f0 e0       	ldi	r31, 0x00	; 0
    145a:	80 81       	ld	r24, Z
    145c:	84 60       	ori	r24, 0x04	; 4
    145e:	8c 93       	st	X, r24
			SET_BIT(TCCR2, CS20);
			CLR_BIT(TCCR2, CS21);
			CLR_BIT(TCCR2, CS22);
		break;
	}
}
    1460:	cf 91       	pop	r28
    1462:	df 91       	pop	r29
    1464:	08 95       	ret

00001466 <Timer2_setMode>:

void Timer2_setMode(void) {
    1466:	df 93       	push	r29
    1468:	cf 93       	push	r28
    146a:	cd b7       	in	r28, 0x3d	; 61
    146c:	de b7       	in	r29, 0x3e	; 62
	switch(TIMER_MODE) {
		case NORMAL_MODE:
			Timer2_normalMode();
    146e:	0e 94 3c 0a 	call	0x1478	; 0x1478 <Timer2_normalMode>

		default:
			Timer2_normalMode();
		break;
	}
}
    1472:	cf 91       	pop	r28
    1474:	df 91       	pop	r29
    1476:	08 95       	ret

00001478 <Timer2_normalMode>:

void Timer2_normalMode(void) {
    1478:	df 93       	push	r29
    147a:	cf 93       	push	r28
    147c:	cd b7       	in	r28, 0x3d	; 61
    147e:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TCCR2, WGM20);
    1480:	a5 e4       	ldi	r26, 0x45	; 69
    1482:	b0 e0       	ldi	r27, 0x00	; 0
    1484:	e5 e4       	ldi	r30, 0x45	; 69
    1486:	f0 e0       	ldi	r31, 0x00	; 0
    1488:	80 81       	ld	r24, Z
    148a:	8f 7b       	andi	r24, 0xBF	; 191
    148c:	8c 93       	st	X, r24
	CLR_BIT(TCCR2, WGM21);
    148e:	a5 e4       	ldi	r26, 0x45	; 69
    1490:	b0 e0       	ldi	r27, 0x00	; 0
    1492:	e5 e4       	ldi	r30, 0x45	; 69
    1494:	f0 e0       	ldi	r31, 0x00	; 0
    1496:	80 81       	ld	r24, Z
    1498:	87 7f       	andi	r24, 0xF7	; 247
    149a:	8c 93       	st	X, r24
	CLR_BIT(TCCR2, COM21);
    149c:	a5 e4       	ldi	r26, 0x45	; 69
    149e:	b0 e0       	ldi	r27, 0x00	; 0
    14a0:	e5 e4       	ldi	r30, 0x45	; 69
    14a2:	f0 e0       	ldi	r31, 0x00	; 0
    14a4:	80 81       	ld	r24, Z
    14a6:	8f 7d       	andi	r24, 0xDF	; 223
    14a8:	8c 93       	st	X, r24
	CLR_BIT(TCCR2, COM20);
    14aa:	a5 e4       	ldi	r26, 0x45	; 69
    14ac:	b0 e0       	ldi	r27, 0x00	; 0
    14ae:	e5 e4       	ldi	r30, 0x45	; 69
    14b0:	f0 e0       	ldi	r31, 0x00	; 0
    14b2:	80 81       	ld	r24, Z
    14b4:	8f 7e       	andi	r24, 0xEF	; 239
    14b6:	8c 93       	st	X, r24
}
    14b8:	cf 91       	pop	r28
    14ba:	df 91       	pop	r29
    14bc:	08 95       	ret

000014be <Timer2_compareMode>:

void Timer2_compareMode(void) {
    14be:	df 93       	push	r29
    14c0:	cf 93       	push	r28
    14c2:	cd b7       	in	r28, 0x3d	; 61
    14c4:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TCCR2, WGM20);
    14c6:	a5 e4       	ldi	r26, 0x45	; 69
    14c8:	b0 e0       	ldi	r27, 0x00	; 0
    14ca:	e5 e4       	ldi	r30, 0x45	; 69
    14cc:	f0 e0       	ldi	r31, 0x00	; 0
    14ce:	80 81       	ld	r24, Z
    14d0:	8f 7b       	andi	r24, 0xBF	; 191
    14d2:	8c 93       	st	X, r24
	SET_BIT(TCCR2, WGM21);
    14d4:	a5 e4       	ldi	r26, 0x45	; 69
    14d6:	b0 e0       	ldi	r27, 0x00	; 0
    14d8:	e5 e4       	ldi	r30, 0x45	; 69
    14da:	f0 e0       	ldi	r31, 0x00	; 0
    14dc:	80 81       	ld	r24, Z
    14de:	88 60       	ori	r24, 0x08	; 8
    14e0:	8c 93       	st	X, r24
#if (CTC_MODE == CTC_NORMAL)
	CLR_BIT(TCCR2, COM21);
	CLR_BIT(TCCR2, COM20);
#elif (CTC_MODE == CTC_TOGGLE)
	CLR_BIT(TCCR2, COM21);
    14e2:	a5 e4       	ldi	r26, 0x45	; 69
    14e4:	b0 e0       	ldi	r27, 0x00	; 0
    14e6:	e5 e4       	ldi	r30, 0x45	; 69
    14e8:	f0 e0       	ldi	r31, 0x00	; 0
    14ea:	80 81       	ld	r24, Z
    14ec:	8f 7d       	andi	r24, 0xDF	; 223
    14ee:	8c 93       	st	X, r24
	SET_BIT(TCCR2, COM20);
    14f0:	a5 e4       	ldi	r26, 0x45	; 69
    14f2:	b0 e0       	ldi	r27, 0x00	; 0
    14f4:	e5 e4       	ldi	r30, 0x45	; 69
    14f6:	f0 e0       	ldi	r31, 0x00	; 0
    14f8:	80 81       	ld	r24, Z
    14fa:	80 61       	ori	r24, 0x10	; 16
    14fc:	8c 93       	st	X, r24
	CLR_BIT(TCCR2, COM20);
#elif (CTC_MODE == CTC_SET)
	SET_BIT(TCCR2, COM21);
	SET_BIT(TCCR2, COM20);
#endif
}
    14fe:	cf 91       	pop	r28
    1500:	df 91       	pop	r29
    1502:	08 95       	ret

00001504 <Timer2_fastPWMMode>:

void Timer2_fastPWMMode(void) {
    1504:	df 93       	push	r29
    1506:	cf 93       	push	r28
    1508:	cd b7       	in	r28, 0x3d	; 61
    150a:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TCCR2, WGM20);
    150c:	a5 e4       	ldi	r26, 0x45	; 69
    150e:	b0 e0       	ldi	r27, 0x00	; 0
    1510:	e5 e4       	ldi	r30, 0x45	; 69
    1512:	f0 e0       	ldi	r31, 0x00	; 0
    1514:	80 81       	ld	r24, Z
    1516:	80 64       	ori	r24, 0x40	; 64
    1518:	8c 93       	st	X, r24
	SET_BIT(TCCR2, WGM21);
    151a:	a5 e4       	ldi	r26, 0x45	; 69
    151c:	b0 e0       	ldi	r27, 0x00	; 0
    151e:	e5 e4       	ldi	r30, 0x45	; 69
    1520:	f0 e0       	ldi	r31, 0x00	; 0
    1522:	80 81       	ld	r24, Z
    1524:	88 60       	ori	r24, 0x08	; 8
    1526:	8c 93       	st	X, r24
#if (FASTPWM_MODE == FASTPWM_NORMAL)
	CLR_BIT(TCCR2, COM21);
	CLR_BIT(TCCR2, COM20);
#elif (FASTPWM_MODE == FASTPWM_NOINVERT)
	SET_BIT(TCCR2, COM21);
    1528:	a5 e4       	ldi	r26, 0x45	; 69
    152a:	b0 e0       	ldi	r27, 0x00	; 0
    152c:	e5 e4       	ldi	r30, 0x45	; 69
    152e:	f0 e0       	ldi	r31, 0x00	; 0
    1530:	80 81       	ld	r24, Z
    1532:	80 62       	ori	r24, 0x20	; 32
    1534:	8c 93       	st	X, r24
	CLR_BIT(TCCR2, COM20);
    1536:	a5 e4       	ldi	r26, 0x45	; 69
    1538:	b0 e0       	ldi	r27, 0x00	; 0
    153a:	e5 e4       	ldi	r30, 0x45	; 69
    153c:	f0 e0       	ldi	r31, 0x00	; 0
    153e:	80 81       	ld	r24, Z
    1540:	8f 7e       	andi	r24, 0xEF	; 239
    1542:	8c 93       	st	X, r24
#elif (FASTPWM_MODE == FASTPWM_INVERT)
	SET_BIT(TCCR2, COM21);
	SET_BIT(TCCR2, COM20);
#endif
}
    1544:	cf 91       	pop	r28
    1546:	df 91       	pop	r29
    1548:	08 95       	ret

0000154a <Timer0_Init>:


// Initializes and enables the Master mode for the TWI Module to start functionality
#if (TIMER_SELECT == TIMER0)
	void Timer0_Init() {
    154a:	df 93       	push	r29
    154c:	cf 93       	push	r28
    154e:	cd b7       	in	r28, 0x3d	; 61
    1550:	de b7       	in	r29, 0x3e	; 62
		Timer0_setPrescaler();
    1552:	0e 94 92 08 	call	0x1124	; 0x1124 <Timer0_setPrescaler>
		Timer0_setMode();
    1556:	0e 94 ae 08 	call	0x115c	; 0x115c <Timer0_setMode>
	}
    155a:	cf 91       	pop	r28
    155c:	df 91       	pop	r29
    155e:	08 95       	ret

00001560 <Timer_setDelay>:
		Timer2_setMode();
	}
#endif


void Timer_setDelay(float32 timeDelay) {
    1560:	df 93       	push	r29
    1562:	cf 93       	push	r28
    1564:	cd b7       	in	r28, 0x3d	; 61
    1566:	de b7       	in	r29, 0x3e	; 62
    1568:	61 97       	sbiw	r28, 0x11	; 17
    156a:	0f b6       	in	r0, 0x3f	; 63
    156c:	f8 94       	cli
    156e:	de bf       	out	0x3e, r29	; 62
    1570:	0f be       	out	0x3f, r0	; 63
    1572:	cd bf       	out	0x3d, r28	; 61
    1574:	6e 87       	std	Y+14, r22	; 0x0e
    1576:	7f 87       	std	Y+15, r23	; 0x0f
    1578:	88 8b       	std	Y+16, r24	; 0x10
    157a:	99 8b       	std	Y+17, r25	; 0x11
	// Compares overflow counter with overflow amount in a loop
	// Executes a busy wait function
	// Then clears the TIFR by setting it
	// Iterates Overflow Counter

	float32 Tick_Time = 0;
    157c:	80 e0       	ldi	r24, 0x00	; 0
    157e:	90 e0       	ldi	r25, 0x00	; 0
    1580:	a0 e0       	ldi	r26, 0x00	; 0
    1582:	b0 e0       	ldi	r27, 0x00	; 0
    1584:	8a 87       	std	Y+10, r24	; 0x0a
    1586:	9b 87       	std	Y+11, r25	; 0x0b
    1588:	ac 87       	std	Y+12, r26	; 0x0c
    158a:	bd 87       	std	Y+13, r27	; 0x0d
	float32 MaxDelay_Time = 0;
    158c:	80 e0       	ldi	r24, 0x00	; 0
    158e:	90 e0       	ldi	r25, 0x00	; 0
    1590:	a0 e0       	ldi	r26, 0x00	; 0
    1592:	b0 e0       	ldi	r27, 0x00	; 0
    1594:	8e 83       	std	Y+6, r24	; 0x06
    1596:	9f 83       	std	Y+7, r25	; 0x07
    1598:	a8 87       	std	Y+8, r26	; 0x08
    159a:	b9 87       	std	Y+9, r27	; 0x09
	float32 overflowAmount = 0;
    159c:	80 e0       	ldi	r24, 0x00	; 0
    159e:	90 e0       	ldi	r25, 0x00	; 0
    15a0:	a0 e0       	ldi	r26, 0x00	; 0
    15a2:	b0 e0       	ldi	r27, 0x00	; 0
    15a4:	8a 83       	std	Y+2, r24	; 0x02
    15a6:	9b 83       	std	Y+3, r25	; 0x03
    15a8:	ac 83       	std	Y+4, r26	; 0x04
    15aa:	bd 83       	std	Y+5, r27	; 0x05
	uint8 overFlowCounter = 0;
    15ac:	19 82       	std	Y+1, r1	; 0x01

	Tick_Time = PRESCALER_VALUE / (float)F_CPU;
    15ae:	8d eb       	ldi	r24, 0xBD	; 189
    15b0:	97 e3       	ldi	r25, 0x37	; 55
    15b2:	a6 e8       	ldi	r26, 0x86	; 134
    15b4:	ba e3       	ldi	r27, 0x3A	; 58
    15b6:	8a 87       	std	Y+10, r24	; 0x0a
    15b8:	9b 87       	std	Y+11, r25	; 0x0b
    15ba:	ac 87       	std	Y+12, r26	; 0x0c
    15bc:	bd 87       	std	Y+13, r27	; 0x0d
	MaxDelay_Time = Tick_Time * 8;
    15be:	6a 85       	ldd	r22, Y+10	; 0x0a
    15c0:	7b 85       	ldd	r23, Y+11	; 0x0b
    15c2:	8c 85       	ldd	r24, Y+12	; 0x0c
    15c4:	9d 85       	ldd	r25, Y+13	; 0x0d
    15c6:	20 e0       	ldi	r18, 0x00	; 0
    15c8:	30 e0       	ldi	r19, 0x00	; 0
    15ca:	40 e0       	ldi	r20, 0x00	; 0
    15cc:	51 e4       	ldi	r21, 0x41	; 65
    15ce:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    15d2:	dc 01       	movw	r26, r24
    15d4:	cb 01       	movw	r24, r22
    15d6:	8e 83       	std	Y+6, r24	; 0x06
    15d8:	9f 83       	std	Y+7, r25	; 0x07
    15da:	a8 87       	std	Y+8, r26	; 0x08
    15dc:	b9 87       	std	Y+9, r27	; 0x09
	overflowAmount = floor((timeDelay) / (MaxDelay_Time));
    15de:	6e 85       	ldd	r22, Y+14	; 0x0e
    15e0:	7f 85       	ldd	r23, Y+15	; 0x0f
    15e2:	88 89       	ldd	r24, Y+16	; 0x10
    15e4:	99 89       	ldd	r25, Y+17	; 0x11
    15e6:	2e 81       	ldd	r18, Y+6	; 0x06
    15e8:	3f 81       	ldd	r19, Y+7	; 0x07
    15ea:	48 85       	ldd	r20, Y+8	; 0x08
    15ec:	59 85       	ldd	r21, Y+9	; 0x09
    15ee:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    15f2:	dc 01       	movw	r26, r24
    15f4:	cb 01       	movw	r24, r22
    15f6:	bc 01       	movw	r22, r24
    15f8:	cd 01       	movw	r24, r26
    15fa:	0e 94 9f 20 	call	0x413e	; 0x413e <floor>
    15fe:	dc 01       	movw	r26, r24
    1600:	cb 01       	movw	r24, r22
    1602:	8a 83       	std	Y+2, r24	; 0x02
    1604:	9b 83       	std	Y+3, r25	; 0x03
    1606:	ac 83       	std	Y+4, r26	; 0x04
    1608:	bd 83       	std	Y+5, r27	; 0x05

#if (TIMER_SELECT == TIMER0)
	TCNT0 = 0x00;
    160a:	e2 e5       	ldi	r30, 0x52	; 82
    160c:	f0 e0       	ldi	r31, 0x00	; 0
    160e:	10 82       	st	Z, r1
    1610:	13 c0       	rjmp	.+38     	; 0x1638 <Timer_setDelay+0xd8>
	while (overFlowCounter < overflowAmount) {
		while (BIT_IS_CLR(TIFR, OCF0)) {
    1612:	e8 e5       	ldi	r30, 0x58	; 88
    1614:	f0 e0       	ldi	r31, 0x00	; 0
    1616:	80 81       	ld	r24, Z
    1618:	88 2f       	mov	r24, r24
    161a:	90 e0       	ldi	r25, 0x00	; 0
    161c:	82 70       	andi	r24, 0x02	; 2
    161e:	90 70       	andi	r25, 0x00	; 0
    1620:	00 97       	sbiw	r24, 0x00	; 0
    1622:	b9 f3       	breq	.-18     	; 0x1612 <Timer_setDelay+0xb2>
			// This function is a Busy Wait
		}
		// Clear the overflow flag
		CLR_BIT(TIFR, OCF0);
    1624:	a8 e5       	ldi	r26, 0x58	; 88
    1626:	b0 e0       	ldi	r27, 0x00	; 0
    1628:	e8 e5       	ldi	r30, 0x58	; 88
    162a:	f0 e0       	ldi	r31, 0x00	; 0
    162c:	80 81       	ld	r24, Z
    162e:	8d 7f       	andi	r24, 0xFD	; 253
    1630:	8c 93       	st	X, r24
		overFlowCounter++;
    1632:	89 81       	ldd	r24, Y+1	; 0x01
    1634:	8f 5f       	subi	r24, 0xFF	; 255
    1636:	89 83       	std	Y+1, r24	; 0x01
	MaxDelay_Time = Tick_Time * 8;
	overflowAmount = floor((timeDelay) / (MaxDelay_Time));

#if (TIMER_SELECT == TIMER0)
	TCNT0 = 0x00;
	while (overFlowCounter < overflowAmount) {
    1638:	89 81       	ldd	r24, Y+1	; 0x01
    163a:	88 2f       	mov	r24, r24
    163c:	90 e0       	ldi	r25, 0x00	; 0
    163e:	aa 27       	eor	r26, r26
    1640:	97 fd       	sbrc	r25, 7
    1642:	a0 95       	com	r26
    1644:	ba 2f       	mov	r27, r26
    1646:	bc 01       	movw	r22, r24
    1648:	cd 01       	movw	r24, r26
    164a:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    164e:	dc 01       	movw	r26, r24
    1650:	cb 01       	movw	r24, r22
    1652:	bc 01       	movw	r22, r24
    1654:	cd 01       	movw	r24, r26
    1656:	2a 81       	ldd	r18, Y+2	; 0x02
    1658:	3b 81       	ldd	r19, Y+3	; 0x03
    165a:	4c 81       	ldd	r20, Y+4	; 0x04
    165c:	5d 81       	ldd	r21, Y+5	; 0x05
    165e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1662:	88 23       	and	r24, r24
    1664:	b4 f2       	brlt	.-84     	; 0x1612 <Timer_setDelay+0xb2>
		}
		// Clear the overflow flag
		CLR_BIT(TIFR, OCF0);
		overFlowCounter++;
	}
	overFlowCounter = 0;
    1666:	19 82       	std	Y+1, r1	; 0x01
	TCNT0 = 0x00;
    1668:	e2 e5       	ldi	r30, 0x52	; 82
    166a:	f0 e0       	ldi	r31, 0x00	; 0
    166c:	10 82       	st	Z, r1
	}
	overFlowCounter = 0;
	TCNT2 = 0x00;

#endif
}
    166e:	61 96       	adiw	r28, 0x11	; 17
    1670:	0f b6       	in	r0, 0x3f	; 63
    1672:	f8 94       	cli
    1674:	de bf       	out	0x3e, r29	; 62
    1676:	0f be       	out	0x3f, r0	; 63
    1678:	cd bf       	out	0x3d, r28	; 61
    167a:	cf 91       	pop	r28
    167c:	df 91       	pop	r29
    167e:	08 95       	ret

00001680 <SPI_initMaster>:
#include "avr/io.h" /* To use the IO Ports Registers */
#include <util/delay.h>


// Initializes and enables the Master mode for the SPI Module to start functionality
void SPI_initMaster(void) {
    1680:	df 93       	push	r29
    1682:	cf 93       	push	r28
    1684:	cd b7       	in	r28, 0x3d	; 61
    1686:	de b7       	in	r29, 0x3e	; 62
	 *	SS (PB4)   	--> 	Output
	 *	MOSI (PB5) --> 	Output
	 *	MISO (PB6) --> 	Input
	 *	SCK (PB7) 	--> 	Output
	 */
	GPIO_setupPinDirection(PORT_B, SS, PIN_OUTPUT);
    1688:	81 e0       	ldi	r24, 0x01	; 1
    168a:	64 e0       	ldi	r22, 0x04	; 4
    168c:	41 e0       	ldi	r20, 0x01	; 1
    168e:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(PORT_B, MOSI, PIN_OUTPUT);
    1692:	81 e0       	ldi	r24, 0x01	; 1
    1694:	65 e0       	ldi	r22, 0x05	; 5
    1696:	41 e0       	ldi	r20, 0x01	; 1
    1698:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(PORT_B, MISO, PIN_INPUT);
    169c:	81 e0       	ldi	r24, 0x01	; 1
    169e:	66 e0       	ldi	r22, 0x06	; 6
    16a0:	40 e0       	ldi	r20, 0x00	; 0
    16a2:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(PORT_B, SCK, PIN_OUTPUT);
    16a6:	81 e0       	ldi	r24, 0x01	; 1
    16a8:	67 e0       	ldi	r22, 0x07	; 7
    16aa:	41 e0       	ldi	r20, 0x01	; 1
    16ac:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <GPIO_setupPinDirection>
	  *  Bit 3  CPOL: Clock Polarity
	  *  Bit 2  CPHA: Clock Phase
	  *  Bits 1, 0  SPR1, SPR0: SPI Clock Rate Select 1 and 0
	  */

	SET_BIT(SPCR, SPE); // Enabling the SPI Module
    16b0:	ad e2       	ldi	r26, 0x2D	; 45
    16b2:	b0 e0       	ldi	r27, 0x00	; 0
    16b4:	ed e2       	ldi	r30, 0x2D	; 45
    16b6:	f0 e0       	ldi	r31, 0x00	; 0
    16b8:	80 81       	ld	r24, Z
    16ba:	80 64       	ori	r24, 0x40	; 64
    16bc:	8c 93       	st	X, r24
	SET_BIT(SPCR, MSTR); // Enabling the Master / Slave Mode; I will choose Master
    16be:	ad e2       	ldi	r26, 0x2D	; 45
    16c0:	b0 e0       	ldi	r27, 0x00	; 0
    16c2:	ed e2       	ldi	r30, 0x2D	; 45
    16c4:	f0 e0       	ldi	r31, 0x00	; 0
    16c6:	80 81       	ld	r24, Z
    16c8:	80 61       	ori	r24, 0x10	; 16
    16ca:	8c 93       	st	X, r24
	CLR_BIT(SPCR, SPR1); // Choosing the SCK rate, Fosc / 4
    16cc:	ad e2       	ldi	r26, 0x2D	; 45
    16ce:	b0 e0       	ldi	r27, 0x00	; 0
    16d0:	ed e2       	ldi	r30, 0x2D	; 45
    16d2:	f0 e0       	ldi	r31, 0x00	; 0
    16d4:	80 81       	ld	r24, Z
    16d6:	8d 7f       	andi	r24, 0xFD	; 253
    16d8:	8c 93       	st	X, r24
	CLR_BIT(SPCR, SPR0); // So SPR1, SPR0 = '00'
    16da:	ad e2       	ldi	r26, 0x2D	; 45
    16dc:	b0 e0       	ldi	r27, 0x00	; 0
    16de:	ed e2       	ldi	r30, 0x2D	; 45
    16e0:	f0 e0       	ldi	r31, 0x00	; 0
    16e2:	80 81       	ld	r24, Z
    16e4:	8e 7f       	andi	r24, 0xFE	; 254
    16e6:	8c 93       	st	X, r24
	  *  Bit 7  SPIF: SPI Interrupt Flag
	  *  Bit 6  WCOL: Write COLlision Flag
	  *  Bit 5..1  Res: Reserved Bits
	  *  Bit 0  SPI2X: Double SPI Speed Bit
	  */
	CLR_BIT(SPSR, SPI2X); // Make SPI2X = '0' to support the Fosc / 4
    16e8:	ae e2       	ldi	r26, 0x2E	; 46
    16ea:	b0 e0       	ldi	r27, 0x00	; 0
    16ec:	ee e2       	ldi	r30, 0x2E	; 46
    16ee:	f0 e0       	ldi	r31, 0x00	; 0
    16f0:	80 81       	ld	r24, Z
    16f2:	8e 7f       	andi	r24, 0xFE	; 254
    16f4:	8c 93       	st	X, r24

}
    16f6:	cf 91       	pop	r28
    16f8:	df 91       	pop	r29
    16fa:	08 95       	ret

000016fc <SPI_initSlave>:


// Initializes and enables the Slave mode for the SPI Module to start functionality
void SPI_initSlave(void) {
    16fc:	df 93       	push	r29
    16fe:	cf 93       	push	r28
    1700:	cd b7       	in	r28, 0x3d	; 61
    1702:	de b7       	in	r29, 0x3e	; 62
	 *	SS (PB4)   	--> 	Input
	 *	MOSI (PB5) --> 	Input
	 *	MISO (PB6) --> 	Output
	 *	SCK (PB7) 	--> 	Input
	 */
	GPIO_setupPinDirection(PORT_B, SS, PIN_INPUT);
    1704:	81 e0       	ldi	r24, 0x01	; 1
    1706:	64 e0       	ldi	r22, 0x04	; 4
    1708:	40 e0       	ldi	r20, 0x00	; 0
    170a:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(PORT_B, MOSI, PIN_INPUT);
    170e:	81 e0       	ldi	r24, 0x01	; 1
    1710:	65 e0       	ldi	r22, 0x05	; 5
    1712:	40 e0       	ldi	r20, 0x00	; 0
    1714:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(PORT_B, MISO, PIN_OUTPUT);
    1718:	81 e0       	ldi	r24, 0x01	; 1
    171a:	66 e0       	ldi	r22, 0x06	; 6
    171c:	41 e0       	ldi	r20, 0x01	; 1
    171e:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(PORT_B, SCK, PIN_INPUT);
    1722:	81 e0       	ldi	r24, 0x01	; 1
    1724:	67 e0       	ldi	r22, 0x07	; 7
    1726:	40 e0       	ldi	r20, 0x00	; 0
    1728:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <GPIO_setupPinDirection>
	  *  Bit 4  MSTR: Master/Slave Select
	  *  Bit 3  CPOL: Clock Polarity
	  *  Bit 2  CPHA: Clock Phase
	  *  Bits 1, 0  SPR1, SPR0: SPI Clock Rate Select 1 and 0
	  */
	SET_BIT(SPCR, SPE); // Enabling the SPI Module
    172c:	ad e2       	ldi	r26, 0x2D	; 45
    172e:	b0 e0       	ldi	r27, 0x00	; 0
    1730:	ed e2       	ldi	r30, 0x2D	; 45
    1732:	f0 e0       	ldi	r31, 0x00	; 0
    1734:	80 81       	ld	r24, Z
    1736:	80 64       	ori	r24, 0x40	; 64
    1738:	8c 93       	st	X, r24
	CLR_BIT(SPCR, MSTR); // Enabling the Master / Slave Mode; I will choose Master
    173a:	ad e2       	ldi	r26, 0x2D	; 45
    173c:	b0 e0       	ldi	r27, 0x00	; 0
    173e:	ed e2       	ldi	r30, 0x2D	; 45
    1740:	f0 e0       	ldi	r31, 0x00	; 0
    1742:	80 81       	ld	r24, Z
    1744:	8f 7e       	andi	r24, 0xEF	; 239
    1746:	8c 93       	st	X, r24
	CLR_BIT(SPCR, SPR1); // Choosing the SCK rate, Fosc / 4
    1748:	ad e2       	ldi	r26, 0x2D	; 45
    174a:	b0 e0       	ldi	r27, 0x00	; 0
    174c:	ed e2       	ldi	r30, 0x2D	; 45
    174e:	f0 e0       	ldi	r31, 0x00	; 0
    1750:	80 81       	ld	r24, Z
    1752:	8d 7f       	andi	r24, 0xFD	; 253
    1754:	8c 93       	st	X, r24
	CLR_BIT(SPCR, SPR0); // So SPR1, SPR0 = '00'
    1756:	ad e2       	ldi	r26, 0x2D	; 45
    1758:	b0 e0       	ldi	r27, 0x00	; 0
    175a:	ed e2       	ldi	r30, 0x2D	; 45
    175c:	f0 e0       	ldi	r31, 0x00	; 0
    175e:	80 81       	ld	r24, Z
    1760:	8e 7f       	andi	r24, 0xFE	; 254
    1762:	8c 93       	st	X, r24
	  *  Bit 7  SPIF: SPI Interrupt Flag
	  *  Bit 6  WCOL: Write COLlision Flag
	  *  Bit 5..1  Res: Reserved Bits
	  *  Bit 0  SPI2X: Double SPI Speed Bit
	  */
	CLR_BIT(SPSR, SPI2X); // Make SPI2X = '0' to support the Fosc / 4
    1764:	ae e2       	ldi	r26, 0x2E	; 46
    1766:	b0 e0       	ldi	r27, 0x00	; 0
    1768:	ee e2       	ldi	r30, 0x2E	; 46
    176a:	f0 e0       	ldi	r31, 0x00	; 0
    176c:	80 81       	ld	r24, Z
    176e:	8e 7f       	andi	r24, 0xFE	; 254
    1770:	8c 93       	st	X, r24

}
    1772:	cf 91       	pop	r28
    1774:	df 91       	pop	r29
    1776:	08 95       	ret

00001778 <SPI_sendReceiveByte>:


// Responsible for the SPI to send & receive a byte
uint8 SPI_sendReceiveByte(uint8 data) {
    1778:	df 93       	push	r29
    177a:	cf 93       	push	r28
    177c:	0f 92       	push	r0
    177e:	cd b7       	in	r28, 0x3d	; 61
    1780:	de b7       	in	r29, 0x3e	; 62
    1782:	89 83       	std	Y+1, r24	; 0x01

	SPDR = data;
    1784:	ef e2       	ldi	r30, 0x2F	; 47
    1786:	f0 e0       	ldi	r31, 0x00	; 0
    1788:	89 81       	ldd	r24, Y+1	; 0x01
    178a:	80 83       	st	Z, r24

	while(BIT_IS_CLR(SPSR, SPIF)) {
    178c:	ee e2       	ldi	r30, 0x2E	; 46
    178e:	f0 e0       	ldi	r31, 0x00	; 0
    1790:	80 81       	ld	r24, Z
    1792:	88 23       	and	r24, r24
    1794:	dc f7       	brge	.-10     	; 0x178c <SPI_sendReceiveByte+0x14>
		 * flag is set, Master will set SS to low to generate clock on SCK pin
		 */
	}

	// after SPIF is set, then I return the data
	return SPDR;
    1796:	ef e2       	ldi	r30, 0x2F	; 47
    1798:	f0 e0       	ldi	r31, 0x00	; 0
    179a:	80 81       	ld	r24, Z
}
    179c:	0f 90       	pop	r0
    179e:	cf 91       	pop	r28
    17a0:	df 91       	pop	r29
    17a2:	08 95       	ret

000017a4 <SPI_sendString>:

void SPI_sendString(const uint8 *str) {
    17a4:	df 93       	push	r29
    17a6:	cf 93       	push	r28
    17a8:	00 d0       	rcall	.+0      	; 0x17aa <SPI_sendString+0x6>
    17aa:	00 d0       	rcall	.+0      	; 0x17ac <SPI_sendString+0x8>
    17ac:	cd b7       	in	r28, 0x3d	; 61
    17ae:	de b7       	in	r29, 0x3e	; 62
    17b0:	9c 83       	std	Y+4, r25	; 0x04
    17b2:	8b 83       	std	Y+3, r24	; 0x03
	uint8 i = 0;
    17b4:	1a 82       	std	Y+2, r1	; 0x02
	uint8 receivedData = 0;
    17b6:	19 82       	std	Y+1, r1	; 0x01
    17b8:	0f c0       	rjmp	.+30     	; 0x17d8 <SPI_sendString+0x34>

	while (str[i] != '\0') {
		// receivedData contains the data from the other device
		receivedData = SPI_sendReceiveByte(str[i]);
    17ba:	8a 81       	ldd	r24, Y+2	; 0x02
    17bc:	28 2f       	mov	r18, r24
    17be:	30 e0       	ldi	r19, 0x00	; 0
    17c0:	8b 81       	ldd	r24, Y+3	; 0x03
    17c2:	9c 81       	ldd	r25, Y+4	; 0x04
    17c4:	fc 01       	movw	r30, r24
    17c6:	e2 0f       	add	r30, r18
    17c8:	f3 1f       	adc	r31, r19
    17ca:	80 81       	ld	r24, Z
    17cc:	0e 94 bc 0b 	call	0x1778	; 0x1778 <SPI_sendReceiveByte>
    17d0:	89 83       	std	Y+1, r24	; 0x01
		i++;
    17d2:	8a 81       	ldd	r24, Y+2	; 0x02
    17d4:	8f 5f       	subi	r24, 0xFF	; 255
    17d6:	8a 83       	std	Y+2, r24	; 0x02

void SPI_sendString(const uint8 *str) {
	uint8 i = 0;
	uint8 receivedData = 0;

	while (str[i] != '\0') {
    17d8:	8a 81       	ldd	r24, Y+2	; 0x02
    17da:	28 2f       	mov	r18, r24
    17dc:	30 e0       	ldi	r19, 0x00	; 0
    17de:	8b 81       	ldd	r24, Y+3	; 0x03
    17e0:	9c 81       	ldd	r25, Y+4	; 0x04
    17e2:	fc 01       	movw	r30, r24
    17e4:	e2 0f       	add	r30, r18
    17e6:	f3 1f       	adc	r31, r19
    17e8:	80 81       	ld	r24, Z
    17ea:	88 23       	and	r24, r24
    17ec:	31 f7       	brne	.-52     	; 0x17ba <SPI_sendString+0x16>
		// receivedData contains the data from the other device
		receivedData = SPI_sendReceiveByte(str[i]);
		i++;
	}

}
    17ee:	0f 90       	pop	r0
    17f0:	0f 90       	pop	r0
    17f2:	0f 90       	pop	r0
    17f4:	0f 90       	pop	r0
    17f6:	cf 91       	pop	r28
    17f8:	df 91       	pop	r29
    17fa:	08 95       	ret

000017fc <SPI_receiveString>:


void SPI_receiveString(uint8 *str) {
    17fc:	0f 93       	push	r16
    17fe:	1f 93       	push	r17
    1800:	df 93       	push	r29
    1802:	cf 93       	push	r28
    1804:	00 d0       	rcall	.+0      	; 0x1806 <SPI_receiveString+0xa>
    1806:	0f 92       	push	r0
    1808:	cd b7       	in	r28, 0x3d	; 61
    180a:	de b7       	in	r29, 0x3e	; 62
    180c:	9b 83       	std	Y+3, r25	; 0x03
    180e:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    1810:	19 82       	std	Y+1, r1	; 0x01
	// Receives and stores the first byte
	str[i] = SPI_sendReceiveByte(SPI_DEF_DATA_VAL);
    1812:	89 81       	ldd	r24, Y+1	; 0x01
    1814:	28 2f       	mov	r18, r24
    1816:	30 e0       	ldi	r19, 0x00	; 0
    1818:	8a 81       	ldd	r24, Y+2	; 0x02
    181a:	9b 81       	ldd	r25, Y+3	; 0x03
    181c:	8c 01       	movw	r16, r24
    181e:	02 0f       	add	r16, r18
    1820:	13 1f       	adc	r17, r19
    1822:	8f ef       	ldi	r24, 0xFF	; 255
    1824:	0e 94 bc 0b 	call	0x1778	; 0x1778 <SPI_sendReceiveByte>
    1828:	f8 01       	movw	r30, r16
    182a:	80 83       	st	Z, r24
    182c:	10 c0       	rjmp	.+32     	; 0x184e <SPI_receiveString+0x52>


	while (str[i] != '#') {
		i++; // why the incrementer above?
    182e:	89 81       	ldd	r24, Y+1	; 0x01
    1830:	8f 5f       	subi	r24, 0xFF	; 255
    1832:	89 83       	std	Y+1, r24	; 0x01
		str[i] = SPI_sendReceiveByte(SPI_DEF_DATA_VAL);
    1834:	89 81       	ldd	r24, Y+1	; 0x01
    1836:	28 2f       	mov	r18, r24
    1838:	30 e0       	ldi	r19, 0x00	; 0
    183a:	8a 81       	ldd	r24, Y+2	; 0x02
    183c:	9b 81       	ldd	r25, Y+3	; 0x03
    183e:	8c 01       	movw	r16, r24
    1840:	02 0f       	add	r16, r18
    1842:	13 1f       	adc	r17, r19
    1844:	8f ef       	ldi	r24, 0xFF	; 255
    1846:	0e 94 bc 0b 	call	0x1778	; 0x1778 <SPI_sendReceiveByte>
    184a:	f8 01       	movw	r30, r16
    184c:	80 83       	st	Z, r24
	uint8 i = 0;
	// Receives and stores the first byte
	str[i] = SPI_sendReceiveByte(SPI_DEF_DATA_VAL);


	while (str[i] != '#') {
    184e:	89 81       	ldd	r24, Y+1	; 0x01
    1850:	28 2f       	mov	r18, r24
    1852:	30 e0       	ldi	r19, 0x00	; 0
    1854:	8a 81       	ldd	r24, Y+2	; 0x02
    1856:	9b 81       	ldd	r25, Y+3	; 0x03
    1858:	fc 01       	movw	r30, r24
    185a:	e2 0f       	add	r30, r18
    185c:	f3 1f       	adc	r31, r19
    185e:	80 81       	ld	r24, Z
    1860:	83 32       	cpi	r24, 0x23	; 35
    1862:	29 f7       	brne	.-54     	; 0x182e <SPI_receiveString+0x32>
		i++; // why the incrementer above?
		str[i] = SPI_sendReceiveByte(SPI_DEF_DATA_VAL);
	}

	str[i] = '\0'; // replacing the '#' with '\0'
    1864:	89 81       	ldd	r24, Y+1	; 0x01
    1866:	28 2f       	mov	r18, r24
    1868:	30 e0       	ldi	r19, 0x00	; 0
    186a:	8a 81       	ldd	r24, Y+2	; 0x02
    186c:	9b 81       	ldd	r25, Y+3	; 0x03
    186e:	fc 01       	movw	r30, r24
    1870:	e2 0f       	add	r30, r18
    1872:	f3 1f       	adc	r31, r19
    1874:	10 82       	st	Z, r1

}
    1876:	0f 90       	pop	r0
    1878:	0f 90       	pop	r0
    187a:	0f 90       	pop	r0
    187c:	cf 91       	pop	r28
    187e:	df 91       	pop	r29
    1880:	1f 91       	pop	r17
    1882:	0f 91       	pop	r16
    1884:	08 95       	ret

00001886 <ICU_Init>:
#include <util/delay.h>
//#include <avr/interrupt.h>


// Initializes and enables the ADC Module to start functionality
void ICU_Init(void) {
    1886:	df 93       	push	r29
    1888:	cf 93       	push	r28
    188a:	cd b7       	in	r28, 0x3d	; 61
    188c:	de b7       	in	r29, 0x3e	; 62
	 * 2  FOC1B: Force Output Compare for Compare unit B
	 * 1:0  WGM11:0: Waveform Generation Mode
	 */

	// Clears COM1A1:0 to '00', I want normal mode
	CLR_BIT(TCCR1A, COM1A1);
    188e:	af e4       	ldi	r26, 0x4F	; 79
    1890:	b0 e0       	ldi	r27, 0x00	; 0
    1892:	ef e4       	ldi	r30, 0x4F	; 79
    1894:	f0 e0       	ldi	r31, 0x00	; 0
    1896:	80 81       	ld	r24, Z
    1898:	8f 77       	andi	r24, 0x7F	; 127
    189a:	8c 93       	st	X, r24
	CLR_BIT(TCCR1A, COM1A0);
    189c:	af e4       	ldi	r26, 0x4F	; 79
    189e:	b0 e0       	ldi	r27, 0x00	; 0
    18a0:	ef e4       	ldi	r30, 0x4F	; 79
    18a2:	f0 e0       	ldi	r31, 0x00	; 0
    18a4:	80 81       	ld	r24, Z
    18a6:	8f 7b       	andi	r24, 0xBF	; 191
    18a8:	8c 93       	st	X, r24

	// Clears COM1B1:0 to '00', I want normal mode
	CLR_BIT(TCCR1A, COM1B1);
    18aa:	af e4       	ldi	r26, 0x4F	; 79
    18ac:	b0 e0       	ldi	r27, 0x00	; 0
    18ae:	ef e4       	ldi	r30, 0x4F	; 79
    18b0:	f0 e0       	ldi	r31, 0x00	; 0
    18b2:	80 81       	ld	r24, Z
    18b4:	8f 7d       	andi	r24, 0xDF	; 223
    18b6:	8c 93       	st	X, r24
	CLR_BIT(TCCR1A, COM1B0);
    18b8:	af e4       	ldi	r26, 0x4F	; 79
    18ba:	b0 e0       	ldi	r27, 0x00	; 0
    18bc:	ef e4       	ldi	r30, 0x4F	; 79
    18be:	f0 e0       	ldi	r31, 0x00	; 0
    18c0:	80 81       	ld	r24, Z
    18c2:	8f 7e       	andi	r24, 0xEF	; 239
    18c4:	8c 93       	st	X, r24

	// Sets FOC1A to '1', I'm in normal mode
	SET_BIT(TCCR1A, FOC1A);
    18c6:	af e4       	ldi	r26, 0x4F	; 79
    18c8:	b0 e0       	ldi	r27, 0x00	; 0
    18ca:	ef e4       	ldi	r30, 0x4F	; 79
    18cc:	f0 e0       	ldi	r31, 0x00	; 0
    18ce:	80 81       	ld	r24, Z
    18d0:	88 60       	ori	r24, 0x08	; 8
    18d2:	8c 93       	st	X, r24

	// Sets FOC1A to '1', I'm in normal mode
	SET_BIT(TCCR1A, FOC1B);
    18d4:	af e4       	ldi	r26, 0x4F	; 79
    18d6:	b0 e0       	ldi	r27, 0x00	; 0
    18d8:	ef e4       	ldi	r30, 0x4F	; 79
    18da:	f0 e0       	ldi	r31, 0x00	; 0
    18dc:	80 81       	ld	r24, Z
    18de:	84 60       	ori	r24, 0x04	; 4
    18e0:	8c 93       	st	X, r24

	// Clears COM1B1:0 to '00', I want normal mode
	CLR_BIT(TCCR1A, WGM11);
    18e2:	af e4       	ldi	r26, 0x4F	; 79
    18e4:	b0 e0       	ldi	r27, 0x00	; 0
    18e6:	ef e4       	ldi	r30, 0x4F	; 79
    18e8:	f0 e0       	ldi	r31, 0x00	; 0
    18ea:	80 81       	ld	r24, Z
    18ec:	8d 7f       	andi	r24, 0xFD	; 253
    18ee:	8c 93       	st	X, r24
	CLR_BIT(TCCR1A, WGM10);
    18f0:	af e4       	ldi	r26, 0x4F	; 79
    18f2:	b0 e0       	ldi	r27, 0x00	; 0
    18f4:	ef e4       	ldi	r30, 0x4F	; 79
    18f6:	f0 e0       	ldi	r31, 0x00	; 0
    18f8:	80 81       	ld	r24, Z
    18fa:	8e 7f       	andi	r24, 0xFE	; 254
    18fc:	8c 93       	st	X, r24
	 * Bit 4:3  WGM13:2: Waveform Generation Mode
	 * Bit 2:0  CS12:0: Clock Select
	 */

	// Clears ICNC1 to '0', I DONT want the noise canceling
	CLR_BIT(TCCR1B, ICNC1);
    18fe:	ae e4       	ldi	r26, 0x4E	; 78
    1900:	b0 e0       	ldi	r27, 0x00	; 0
    1902:	ee e4       	ldi	r30, 0x4E	; 78
    1904:	f0 e0       	ldi	r31, 0x00	; 0
    1906:	80 81       	ld	r24, Z
    1908:	8f 77       	andi	r24, 0x7F	; 127
    190a:	8c 93       	st	X, r24

	// Sets ICES1 to '1', I want the rising edge
	SET_BIT(TCCR1B, ICES1);
    190c:	ae e4       	ldi	r26, 0x4E	; 78
    190e:	b0 e0       	ldi	r27, 0x00	; 0
    1910:	ee e4       	ldi	r30, 0x4E	; 78
    1912:	f0 e0       	ldi	r31, 0x00	; 0
    1914:	80 81       	ld	r24, Z
    1916:	80 64       	ori	r24, 0x40	; 64
    1918:	8c 93       	st	X, r24

	// Sets CS12:0 to '001', nO PRESCALING
	CLR_BIT(TCCR1B, CS12);
    191a:	ae e4       	ldi	r26, 0x4E	; 78
    191c:	b0 e0       	ldi	r27, 0x00	; 0
    191e:	ee e4       	ldi	r30, 0x4E	; 78
    1920:	f0 e0       	ldi	r31, 0x00	; 0
    1922:	80 81       	ld	r24, Z
    1924:	8b 7f       	andi	r24, 0xFB	; 251
    1926:	8c 93       	st	X, r24
	CLR_BIT(TCCR1B, CS11);
    1928:	ae e4       	ldi	r26, 0x4E	; 78
    192a:	b0 e0       	ldi	r27, 0x00	; 0
    192c:	ee e4       	ldi	r30, 0x4E	; 78
    192e:	f0 e0       	ldi	r31, 0x00	; 0
    1930:	80 81       	ld	r24, Z
    1932:	8d 7f       	andi	r24, 0xFD	; 253
    1934:	8c 93       	st	X, r24
	SET_BIT(TCCR1B, CS10);
    1936:	ae e4       	ldi	r26, 0x4E	; 78
    1938:	b0 e0       	ldi	r27, 0x00	; 0
    193a:	ee e4       	ldi	r30, 0x4E	; 78
    193c:	f0 e0       	ldi	r31, 0x00	; 0
    193e:	80 81       	ld	r24, Z
    1940:	81 60       	ori	r24, 0x01	; 1
    1942:	8c 93       	st	X, r24

	// Clears TCNT1 to '0', Initialize to '0'
	TCNT1 = 0;
    1944:	ec e4       	ldi	r30, 0x4C	; 76
    1946:	f0 e0       	ldi	r31, 0x00	; 0
    1948:	11 82       	std	Z+1, r1	; 0x01
    194a:	10 82       	st	Z, r1

	// Clears ICR1 to '0', Initialize to '0'
	ICR1 = 0;
    194c:	e6 e4       	ldi	r30, 0x46	; 70
    194e:	f0 e0       	ldi	r31, 0x00	; 0
    1950:	11 82       	std	Z+1, r1	; 0x01
    1952:	10 82       	st	Z, r1
	 */

	// TIMSK1 |= (1 << TICIE1);
	// SREG |= (1 << 7);

}
    1954:	cf 91       	pop	r28
    1956:	df 91       	pop	r29
    1958:	08 95       	ret

0000195a <I2C_init>:
/*******************************************************************************
 *                              					Module Implementation                              					  *
 *******************************************************************************/

// Initializes and enables the Master mode for the TWI Module to start functionality
void I2C_init(void) {
    195a:	df 93       	push	r29
    195c:	cf 93       	push	r28
    195e:	cd b7       	in	r28, 0x3d	; 61
    1960:	de b7       	in	r29, 0x3e	; 62
	 * In the previous equation, I have two unknowns, the TWBR & TWPS
	 * Its the prescaler bits.. so what to choose?
	 * I know that the SCL is 400 KHz, & F_CPU is 8 MHz
	 * I can control TWPS & let it, TWPS = 0, so TWBR = 2
	 */
	TWSR = 0x00;
    1962:	e1 e2       	ldi	r30, 0x21	; 33
    1964:	f0 e0       	ldi	r31, 0x00	; 0
    1966:	10 82       	st	Z, r1
	TWBR = 0x02;
    1968:	e0 e2       	ldi	r30, 0x20	; 32
    196a:	f0 e0       	ldi	r31, 0x00	; 0
    196c:	82 e0       	ldi	r24, 0x02	; 2
    196e:	80 83       	st	Z, r24
	TWAR = I2C_SLAVE_ADDR; // Slave Address
    1970:	e2 e2       	ldi	r30, 0x22	; 34
    1972:	f0 e0       	ldi	r31, 0x00	; 0
    1974:	82 e0       	ldi	r24, 0x02	; 2
    1976:	80 83       	st	Z, r24
	TWCR = (1 << TWEN); // Enabling the I2C Module
    1978:	e6 e5       	ldi	r30, 0x56	; 86
    197a:	f0 e0       	ldi	r31, 0x00	; 0
    197c:	84 e0       	ldi	r24, 0x04	; 4
    197e:	80 83       	st	Z, r24

}
    1980:	cf 91       	pop	r28
    1982:	df 91       	pop	r29
    1984:	08 95       	ret

00001986 <I2C_start>:

// Responsible for the SPI to send an array of bytes, a string
void I2C_start(void) {
    1986:	df 93       	push	r29
    1988:	cf 93       	push	r28
    198a:	cd b7       	in	r28, 0x3d	; 61
    198c:	de b7       	in	r29, 0x3e	; 62
	// Again enabling the I2C Module, Set the Start Condition, Clearing the TWINT Flag
	/* But why I'm not using the normal set bit technique?
	 * Because I don't want to keep old data, & I want the information always set by me
	 */
	TWCR = (1 << TWEN) | (1 << TWINT) | (1 << TWSTA);
    198e:	e6 e5       	ldi	r30, 0x56	; 86
    1990:	f0 e0       	ldi	r31, 0x00	; 0
    1992:	84 ea       	ldi	r24, 0xA4	; 164
    1994:	80 83       	st	Z, r24

	while(BIT_IS_CLR(TWCR, TWINT)) {
    1996:	e6 e5       	ldi	r30, 0x56	; 86
    1998:	f0 e0       	ldi	r31, 0x00	; 0
    199a:	80 81       	ld	r24, Z
    199c:	88 23       	and	r24, r24
    199e:	dc f7       	brge	.-10     	; 0x1996 <I2C_start+0x10>
		// Busy Wait for TWINT set in TWCR Register
		// to ensure that start bit is send successfully
	}
}
    19a0:	cf 91       	pop	r28
    19a2:	df 91       	pop	r29
    19a4:	08 95       	ret

000019a6 <I2C_stop>:

// Responsible for the SPI to receive an array of bytes, a string
void I2C_stop(void) {
    19a6:	df 93       	push	r29
    19a8:	cf 93       	push	r28
    19aa:	cd b7       	in	r28, 0x3d	; 61
    19ac:	de b7       	in	r29, 0x3e	; 62
	TWCR = (1 << TWEN) | (1 << TWINT) | (1 << TWSTO);
    19ae:	e6 e5       	ldi	r30, 0x56	; 86
    19b0:	f0 e0       	ldi	r31, 0x00	; 0
    19b2:	84 e9       	ldi	r24, 0x94	; 148
    19b4:	80 83       	st	Z, r24
}
    19b6:	cf 91       	pop	r28
    19b8:	df 91       	pop	r29
    19ba:	08 95       	ret

000019bc <I2C_writeByte>:

// Responsible for the SPI to receive an array of bytes, a string
void I2C_writeByte(uint8 data) {
    19bc:	df 93       	push	r29
    19be:	cf 93       	push	r28
    19c0:	0f 92       	push	r0
    19c2:	cd b7       	in	r28, 0x3d	; 61
    19c4:	de b7       	in	r29, 0x3e	; 62
    19c6:	89 83       	std	Y+1, r24	; 0x01
	TWCR = (1 << TWEN) | (1 << TWINT);
    19c8:	e6 e5       	ldi	r30, 0x56	; 86
    19ca:	f0 e0       	ldi	r31, 0x00	; 0
    19cc:	84 e8       	ldi	r24, 0x84	; 132
    19ce:	80 83       	st	Z, r24
	TWDR = data;
    19d0:	e3 e2       	ldi	r30, 0x23	; 35
    19d2:	f0 e0       	ldi	r31, 0x00	; 0
    19d4:	89 81       	ldd	r24, Y+1	; 0x01
    19d6:	80 83       	st	Z, r24

	while(BIT_IS_CLR(TWCR, TWINT)) {
    19d8:	e6 e5       	ldi	r30, 0x56	; 86
    19da:	f0 e0       	ldi	r31, 0x00	; 0
    19dc:	80 81       	ld	r24, Z
    19de:	88 23       	and	r24, r24
    19e0:	dc f7       	brge	.-10     	; 0x19d8 <I2C_writeByte+0x1c>
		// Busy Wait for TWINT set in TWCR Register
		// to ensure that data is sent successfully
	}
}
    19e2:	0f 90       	pop	r0
    19e4:	cf 91       	pop	r28
    19e6:	df 91       	pop	r29
    19e8:	08 95       	ret

000019ea <I2C_readByteWithACK>:

// Responsible for the SPI to receive an array of bytes, a string
uint8 I2C_readByteWithACK(void) {
    19ea:	df 93       	push	r29
    19ec:	cf 93       	push	r28
    19ee:	cd b7       	in	r28, 0x3d	; 61
    19f0:	de b7       	in	r29, 0x3e	; 62
	TWCR = (1 << TWEN) | (1 << TWINT) | (1 << TWEA);
    19f2:	e6 e5       	ldi	r30, 0x56	; 86
    19f4:	f0 e0       	ldi	r31, 0x00	; 0
    19f6:	84 ec       	ldi	r24, 0xC4	; 196
    19f8:	80 83       	st	Z, r24

	while(BIT_IS_CLR(TWCR, TWINT)) {
    19fa:	e6 e5       	ldi	r30, 0x56	; 86
    19fc:	f0 e0       	ldi	r31, 0x00	; 0
    19fe:	80 81       	ld	r24, Z
    1a00:	88 23       	and	r24, r24
    1a02:	dc f7       	brge	.-10     	; 0x19fa <I2C_readByteWithACK+0x10>
		// Busy Wait for TWINT set in TWCR Register
		// to ensure that data is sent successfully
	}
	return TWDR;
    1a04:	e3 e2       	ldi	r30, 0x23	; 35
    1a06:	f0 e0       	ldi	r31, 0x00	; 0
    1a08:	80 81       	ld	r24, Z
}
    1a0a:	cf 91       	pop	r28
    1a0c:	df 91       	pop	r29
    1a0e:	08 95       	ret

00001a10 <I2C_readByteWithNACK>:

// Responsible for the SPI to receive an array of bytes, a string
uint8 I2C_readByteWithNACK(void) {
    1a10:	df 93       	push	r29
    1a12:	cf 93       	push	r28
    1a14:	cd b7       	in	r28, 0x3d	; 61
    1a16:	de b7       	in	r29, 0x3e	; 62
	TWCR = (1 << TWEN) | (1 << TWINT);
    1a18:	e6 e5       	ldi	r30, 0x56	; 86
    1a1a:	f0 e0       	ldi	r31, 0x00	; 0
    1a1c:	84 e8       	ldi	r24, 0x84	; 132
    1a1e:	80 83       	st	Z, r24

	while(BIT_IS_CLR(TWCR, TWINT)) {
    1a20:	e6 e5       	ldi	r30, 0x56	; 86
    1a22:	f0 e0       	ldi	r31, 0x00	; 0
    1a24:	80 81       	ld	r24, Z
    1a26:	88 23       	and	r24, r24
    1a28:	dc f7       	brge	.-10     	; 0x1a20 <I2C_readByteWithNACK+0x10>
		// Busy Wait for TWINT set in TWCR Register
		// to ensure that data is sent successfully
	}
	return TWDR;
    1a2a:	e3 e2       	ldi	r30, 0x23	; 35
    1a2c:	f0 e0       	ldi	r31, 0x00	; 0
    1a2e:	80 81       	ld	r24, Z
}
    1a30:	cf 91       	pop	r28
    1a32:	df 91       	pop	r29
    1a34:	08 95       	ret

00001a36 <I2C_getStatus>:

// Responsible for the SPI to receive an array of bytes, a string
uint8 I2C_getStatus(void) {
    1a36:	df 93       	push	r29
    1a38:	cf 93       	push	r28
    1a3a:	0f 92       	push	r0
    1a3c:	cd b7       	in	r28, 0x3d	; 61
    1a3e:	de b7       	in	r29, 0x3e	; 62
	uint8 I2CStatus;
	I2CStatus = TWSR & I2C_INITIALSTATUS;
    1a40:	e1 e2       	ldi	r30, 0x21	; 33
    1a42:	f0 e0       	ldi	r31, 0x00	; 0
    1a44:	80 81       	ld	r24, Z
    1a46:	88 7f       	andi	r24, 0xF8	; 248
    1a48:	89 83       	std	Y+1, r24	; 0x01
	return I2CStatus;
    1a4a:	89 81       	ldd	r24, Y+1	; 0x01
}
    1a4c:	0f 90       	pop	r0
    1a4e:	cf 91       	pop	r28
    1a50:	df 91       	pop	r29
    1a52:	08 95       	ret

00001a54 <GPIO_setupPinDirection>:
/*
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
GPIO_Error_t GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction) {
    1a54:	df 93       	push	r29
    1a56:	cf 93       	push	r28
    1a58:	00 d0       	rcall	.+0      	; 0x1a5a <GPIO_setupPinDirection+0x6>
    1a5a:	00 d0       	rcall	.+0      	; 0x1a5c <GPIO_setupPinDirection+0x8>
    1a5c:	00 d0       	rcall	.+0      	; 0x1a5e <GPIO_setupPinDirection+0xa>
    1a5e:	cd b7       	in	r28, 0x3d	; 61
    1a60:	de b7       	in	r29, 0x3e	; 62
    1a62:	8a 83       	std	Y+2, r24	; 0x02
    1a64:	6b 83       	std	Y+3, r22	; 0x03
    1a66:	4c 83       	std	Y+4, r20	; 0x04
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	uint8_t GPIO_Driver_Checker = NULL;
    1a68:	19 82       	std	Y+1, r1	; 0x01

	if((pin_num >= NUM_OF_PINS_PER_PORT)) {
    1a6a:	8b 81       	ldd	r24, Y+3	; 0x03
    1a6c:	88 30       	cpi	r24, 0x08	; 8
    1a6e:	18 f0       	brcs	.+6      	; 0x1a76 <GPIO_setupPinDirection+0x22>
		// Checks if the entered pin number is invalid or not
		GPIO_Driver_Checker = GPIO_WRONG_PIN_NUMBER;
    1a70:	81 e0       	ldi	r24, 0x01	; 1
    1a72:	89 83       	std	Y+1, r24	; 0x01
    1a74:	e1 c0       	rjmp	.+450    	; 0x1c38 <GPIO_setupPinDirection+0x1e4>
	}
	else if((port_num >= NUM_OF_PORTS)) {
    1a76:	8a 81       	ldd	r24, Y+2	; 0x02
    1a78:	84 30       	cpi	r24, 0x04	; 4
    1a7a:	18 f0       	brcs	.+6      	; 0x1a82 <GPIO_setupPinDirection+0x2e>
		// Checks if the entered port number is invalid or not
		GPIO_Driver_Checker = GPIO_WRONG_PORT_NUMBER;
    1a7c:	82 e0       	ldi	r24, 0x02	; 2
    1a7e:	89 83       	std	Y+1, r24	; 0x01
    1a80:	db c0       	rjmp	.+438    	; 0x1c38 <GPIO_setupPinDirection+0x1e4>
	}
	else if((direction != PIN_INPUT) && (direction != PIN_OUTPUT)) {
    1a82:	8c 81       	ldd	r24, Y+4	; 0x04
    1a84:	88 23       	and	r24, r24
    1a86:	31 f0       	breq	.+12     	; 0x1a94 <GPIO_setupPinDirection+0x40>
    1a88:	8c 81       	ldd	r24, Y+4	; 0x04
    1a8a:	81 30       	cpi	r24, 0x01	; 1
    1a8c:	19 f0       	breq	.+6      	; 0x1a94 <GPIO_setupPinDirection+0x40>
		// Checks if the entered direction is invalid or not
		GPIO_Driver_Checker = GPIO_WRONG_DIRECTION;
    1a8e:	83 e0       	ldi	r24, 0x03	; 3
    1a90:	89 83       	std	Y+1, r24	; 0x01
    1a92:	d2 c0       	rjmp	.+420    	; 0x1c38 <GPIO_setupPinDirection+0x1e4>
	}
	else {
		// Setup the pin direction as required
		switch(port_num) {
    1a94:	8a 81       	ldd	r24, Y+2	; 0x02
    1a96:	28 2f       	mov	r18, r24
    1a98:	30 e0       	ldi	r19, 0x00	; 0
    1a9a:	3e 83       	std	Y+6, r19	; 0x06
    1a9c:	2d 83       	std	Y+5, r18	; 0x05
    1a9e:	8d 81       	ldd	r24, Y+5	; 0x05
    1aa0:	9e 81       	ldd	r25, Y+6	; 0x06
    1aa2:	81 30       	cpi	r24, 0x01	; 1
    1aa4:	91 05       	cpc	r25, r1
    1aa6:	09 f4       	brne	.+2      	; 0x1aaa <GPIO_setupPinDirection+0x56>
    1aa8:	43 c0       	rjmp	.+134    	; 0x1b30 <GPIO_setupPinDirection+0xdc>
    1aaa:	2d 81       	ldd	r18, Y+5	; 0x05
    1aac:	3e 81       	ldd	r19, Y+6	; 0x06
    1aae:	22 30       	cpi	r18, 0x02	; 2
    1ab0:	31 05       	cpc	r19, r1
    1ab2:	2c f4       	brge	.+10     	; 0x1abe <GPIO_setupPinDirection+0x6a>
    1ab4:	8d 81       	ldd	r24, Y+5	; 0x05
    1ab6:	9e 81       	ldd	r25, Y+6	; 0x06
    1ab8:	00 97       	sbiw	r24, 0x00	; 0
    1aba:	71 f0       	breq	.+28     	; 0x1ad8 <GPIO_setupPinDirection+0x84>
    1abc:	bc c0       	rjmp	.+376    	; 0x1c36 <GPIO_setupPinDirection+0x1e2>
    1abe:	2d 81       	ldd	r18, Y+5	; 0x05
    1ac0:	3e 81       	ldd	r19, Y+6	; 0x06
    1ac2:	22 30       	cpi	r18, 0x02	; 2
    1ac4:	31 05       	cpc	r19, r1
    1ac6:	09 f4       	brne	.+2      	; 0x1aca <GPIO_setupPinDirection+0x76>
    1ac8:	5f c0       	rjmp	.+190    	; 0x1b88 <GPIO_setupPinDirection+0x134>
    1aca:	8d 81       	ldd	r24, Y+5	; 0x05
    1acc:	9e 81       	ldd	r25, Y+6	; 0x06
    1ace:	83 30       	cpi	r24, 0x03	; 3
    1ad0:	91 05       	cpc	r25, r1
    1ad2:	09 f4       	brne	.+2      	; 0x1ad6 <GPIO_setupPinDirection+0x82>
    1ad4:	85 c0       	rjmp	.+266    	; 0x1be0 <GPIO_setupPinDirection+0x18c>
    1ad6:	af c0       	rjmp	.+350    	; 0x1c36 <GPIO_setupPinDirection+0x1e2>
		case PORT_A:
			if(direction == PIN_OUTPUT) {
    1ad8:	8c 81       	ldd	r24, Y+4	; 0x04
    1ada:	81 30       	cpi	r24, 0x01	; 1
    1adc:	a1 f4       	brne	.+40     	; 0x1b06 <GPIO_setupPinDirection+0xb2>
				SET_BIT(DDRA, pin_num);
    1ade:	aa e3       	ldi	r26, 0x3A	; 58
    1ae0:	b0 e0       	ldi	r27, 0x00	; 0
    1ae2:	ea e3       	ldi	r30, 0x3A	; 58
    1ae4:	f0 e0       	ldi	r31, 0x00	; 0
    1ae6:	80 81       	ld	r24, Z
    1ae8:	48 2f       	mov	r20, r24
    1aea:	8b 81       	ldd	r24, Y+3	; 0x03
    1aec:	28 2f       	mov	r18, r24
    1aee:	30 e0       	ldi	r19, 0x00	; 0
    1af0:	81 e0       	ldi	r24, 0x01	; 1
    1af2:	90 e0       	ldi	r25, 0x00	; 0
    1af4:	02 2e       	mov	r0, r18
    1af6:	02 c0       	rjmp	.+4      	; 0x1afc <GPIO_setupPinDirection+0xa8>
    1af8:	88 0f       	add	r24, r24
    1afa:	99 1f       	adc	r25, r25
    1afc:	0a 94       	dec	r0
    1afe:	e2 f7       	brpl	.-8      	; 0x1af8 <GPIO_setupPinDirection+0xa4>
    1b00:	84 2b       	or	r24, r20
    1b02:	8c 93       	st	X, r24
    1b04:	98 c0       	rjmp	.+304    	; 0x1c36 <GPIO_setupPinDirection+0x1e2>
			}
			else {
				CLR_BIT(DDRA, pin_num);
    1b06:	aa e3       	ldi	r26, 0x3A	; 58
    1b08:	b0 e0       	ldi	r27, 0x00	; 0
    1b0a:	ea e3       	ldi	r30, 0x3A	; 58
    1b0c:	f0 e0       	ldi	r31, 0x00	; 0
    1b0e:	80 81       	ld	r24, Z
    1b10:	48 2f       	mov	r20, r24
    1b12:	8b 81       	ldd	r24, Y+3	; 0x03
    1b14:	28 2f       	mov	r18, r24
    1b16:	30 e0       	ldi	r19, 0x00	; 0
    1b18:	81 e0       	ldi	r24, 0x01	; 1
    1b1a:	90 e0       	ldi	r25, 0x00	; 0
    1b1c:	02 2e       	mov	r0, r18
    1b1e:	02 c0       	rjmp	.+4      	; 0x1b24 <GPIO_setupPinDirection+0xd0>
    1b20:	88 0f       	add	r24, r24
    1b22:	99 1f       	adc	r25, r25
    1b24:	0a 94       	dec	r0
    1b26:	e2 f7       	brpl	.-8      	; 0x1b20 <GPIO_setupPinDirection+0xcc>
    1b28:	80 95       	com	r24
    1b2a:	84 23       	and	r24, r20
    1b2c:	8c 93       	st	X, r24
    1b2e:	83 c0       	rjmp	.+262    	; 0x1c36 <GPIO_setupPinDirection+0x1e2>
			}
			break;
		case PORT_B:
			if(direction == PIN_OUTPUT) {
    1b30:	8c 81       	ldd	r24, Y+4	; 0x04
    1b32:	81 30       	cpi	r24, 0x01	; 1
    1b34:	a1 f4       	brne	.+40     	; 0x1b5e <GPIO_setupPinDirection+0x10a>
				SET_BIT(DDRB,pin_num);
    1b36:	a7 e3       	ldi	r26, 0x37	; 55
    1b38:	b0 e0       	ldi	r27, 0x00	; 0
    1b3a:	e7 e3       	ldi	r30, 0x37	; 55
    1b3c:	f0 e0       	ldi	r31, 0x00	; 0
    1b3e:	80 81       	ld	r24, Z
    1b40:	48 2f       	mov	r20, r24
    1b42:	8b 81       	ldd	r24, Y+3	; 0x03
    1b44:	28 2f       	mov	r18, r24
    1b46:	30 e0       	ldi	r19, 0x00	; 0
    1b48:	81 e0       	ldi	r24, 0x01	; 1
    1b4a:	90 e0       	ldi	r25, 0x00	; 0
    1b4c:	02 2e       	mov	r0, r18
    1b4e:	02 c0       	rjmp	.+4      	; 0x1b54 <GPIO_setupPinDirection+0x100>
    1b50:	88 0f       	add	r24, r24
    1b52:	99 1f       	adc	r25, r25
    1b54:	0a 94       	dec	r0
    1b56:	e2 f7       	brpl	.-8      	; 0x1b50 <GPIO_setupPinDirection+0xfc>
    1b58:	84 2b       	or	r24, r20
    1b5a:	8c 93       	st	X, r24
    1b5c:	6c c0       	rjmp	.+216    	; 0x1c36 <GPIO_setupPinDirection+0x1e2>
			}
			else {
				CLR_BIT(DDRB,pin_num);
    1b5e:	a7 e3       	ldi	r26, 0x37	; 55
    1b60:	b0 e0       	ldi	r27, 0x00	; 0
    1b62:	e7 e3       	ldi	r30, 0x37	; 55
    1b64:	f0 e0       	ldi	r31, 0x00	; 0
    1b66:	80 81       	ld	r24, Z
    1b68:	48 2f       	mov	r20, r24
    1b6a:	8b 81       	ldd	r24, Y+3	; 0x03
    1b6c:	28 2f       	mov	r18, r24
    1b6e:	30 e0       	ldi	r19, 0x00	; 0
    1b70:	81 e0       	ldi	r24, 0x01	; 1
    1b72:	90 e0       	ldi	r25, 0x00	; 0
    1b74:	02 2e       	mov	r0, r18
    1b76:	02 c0       	rjmp	.+4      	; 0x1b7c <GPIO_setupPinDirection+0x128>
    1b78:	88 0f       	add	r24, r24
    1b7a:	99 1f       	adc	r25, r25
    1b7c:	0a 94       	dec	r0
    1b7e:	e2 f7       	brpl	.-8      	; 0x1b78 <GPIO_setupPinDirection+0x124>
    1b80:	80 95       	com	r24
    1b82:	84 23       	and	r24, r20
    1b84:	8c 93       	st	X, r24
    1b86:	57 c0       	rjmp	.+174    	; 0x1c36 <GPIO_setupPinDirection+0x1e2>
			}
			break;
		case PORT_C:
			if(direction == PIN_OUTPUT) {
    1b88:	8c 81       	ldd	r24, Y+4	; 0x04
    1b8a:	81 30       	cpi	r24, 0x01	; 1
    1b8c:	a1 f4       	brne	.+40     	; 0x1bb6 <GPIO_setupPinDirection+0x162>
				SET_BIT(DDRC,pin_num);
    1b8e:	a4 e3       	ldi	r26, 0x34	; 52
    1b90:	b0 e0       	ldi	r27, 0x00	; 0
    1b92:	e4 e3       	ldi	r30, 0x34	; 52
    1b94:	f0 e0       	ldi	r31, 0x00	; 0
    1b96:	80 81       	ld	r24, Z
    1b98:	48 2f       	mov	r20, r24
    1b9a:	8b 81       	ldd	r24, Y+3	; 0x03
    1b9c:	28 2f       	mov	r18, r24
    1b9e:	30 e0       	ldi	r19, 0x00	; 0
    1ba0:	81 e0       	ldi	r24, 0x01	; 1
    1ba2:	90 e0       	ldi	r25, 0x00	; 0
    1ba4:	02 2e       	mov	r0, r18
    1ba6:	02 c0       	rjmp	.+4      	; 0x1bac <GPIO_setupPinDirection+0x158>
    1ba8:	88 0f       	add	r24, r24
    1baa:	99 1f       	adc	r25, r25
    1bac:	0a 94       	dec	r0
    1bae:	e2 f7       	brpl	.-8      	; 0x1ba8 <GPIO_setupPinDirection+0x154>
    1bb0:	84 2b       	or	r24, r20
    1bb2:	8c 93       	st	X, r24
    1bb4:	40 c0       	rjmp	.+128    	; 0x1c36 <GPIO_setupPinDirection+0x1e2>
			}
			else {
				CLR_BIT(DDRC,pin_num);
    1bb6:	a4 e3       	ldi	r26, 0x34	; 52
    1bb8:	b0 e0       	ldi	r27, 0x00	; 0
    1bba:	e4 e3       	ldi	r30, 0x34	; 52
    1bbc:	f0 e0       	ldi	r31, 0x00	; 0
    1bbe:	80 81       	ld	r24, Z
    1bc0:	48 2f       	mov	r20, r24
    1bc2:	8b 81       	ldd	r24, Y+3	; 0x03
    1bc4:	28 2f       	mov	r18, r24
    1bc6:	30 e0       	ldi	r19, 0x00	; 0
    1bc8:	81 e0       	ldi	r24, 0x01	; 1
    1bca:	90 e0       	ldi	r25, 0x00	; 0
    1bcc:	02 2e       	mov	r0, r18
    1bce:	02 c0       	rjmp	.+4      	; 0x1bd4 <GPIO_setupPinDirection+0x180>
    1bd0:	88 0f       	add	r24, r24
    1bd2:	99 1f       	adc	r25, r25
    1bd4:	0a 94       	dec	r0
    1bd6:	e2 f7       	brpl	.-8      	; 0x1bd0 <GPIO_setupPinDirection+0x17c>
    1bd8:	80 95       	com	r24
    1bda:	84 23       	and	r24, r20
    1bdc:	8c 93       	st	X, r24
    1bde:	2b c0       	rjmp	.+86     	; 0x1c36 <GPIO_setupPinDirection+0x1e2>
			}
			break;
		case PORT_D:
			if(direction == PIN_OUTPUT) {
    1be0:	8c 81       	ldd	r24, Y+4	; 0x04
    1be2:	81 30       	cpi	r24, 0x01	; 1
    1be4:	a1 f4       	brne	.+40     	; 0x1c0e <GPIO_setupPinDirection+0x1ba>
				SET_BIT(DDRD,pin_num);
    1be6:	a1 e3       	ldi	r26, 0x31	; 49
    1be8:	b0 e0       	ldi	r27, 0x00	; 0
    1bea:	e1 e3       	ldi	r30, 0x31	; 49
    1bec:	f0 e0       	ldi	r31, 0x00	; 0
    1bee:	80 81       	ld	r24, Z
    1bf0:	48 2f       	mov	r20, r24
    1bf2:	8b 81       	ldd	r24, Y+3	; 0x03
    1bf4:	28 2f       	mov	r18, r24
    1bf6:	30 e0       	ldi	r19, 0x00	; 0
    1bf8:	81 e0       	ldi	r24, 0x01	; 1
    1bfa:	90 e0       	ldi	r25, 0x00	; 0
    1bfc:	02 2e       	mov	r0, r18
    1bfe:	02 c0       	rjmp	.+4      	; 0x1c04 <GPIO_setupPinDirection+0x1b0>
    1c00:	88 0f       	add	r24, r24
    1c02:	99 1f       	adc	r25, r25
    1c04:	0a 94       	dec	r0
    1c06:	e2 f7       	brpl	.-8      	; 0x1c00 <GPIO_setupPinDirection+0x1ac>
    1c08:	84 2b       	or	r24, r20
    1c0a:	8c 93       	st	X, r24
    1c0c:	14 c0       	rjmp	.+40     	; 0x1c36 <GPIO_setupPinDirection+0x1e2>
			}
			else {
				CLR_BIT(DDRD,pin_num);
    1c0e:	a1 e3       	ldi	r26, 0x31	; 49
    1c10:	b0 e0       	ldi	r27, 0x00	; 0
    1c12:	e1 e3       	ldi	r30, 0x31	; 49
    1c14:	f0 e0       	ldi	r31, 0x00	; 0
    1c16:	80 81       	ld	r24, Z
    1c18:	48 2f       	mov	r20, r24
    1c1a:	8b 81       	ldd	r24, Y+3	; 0x03
    1c1c:	28 2f       	mov	r18, r24
    1c1e:	30 e0       	ldi	r19, 0x00	; 0
    1c20:	81 e0       	ldi	r24, 0x01	; 1
    1c22:	90 e0       	ldi	r25, 0x00	; 0
    1c24:	02 2e       	mov	r0, r18
    1c26:	02 c0       	rjmp	.+4      	; 0x1c2c <GPIO_setupPinDirection+0x1d8>
    1c28:	88 0f       	add	r24, r24
    1c2a:	99 1f       	adc	r25, r25
    1c2c:	0a 94       	dec	r0
    1c2e:	e2 f7       	brpl	.-8      	; 0x1c28 <GPIO_setupPinDirection+0x1d4>
    1c30:	80 95       	com	r24
    1c32:	84 23       	and	r24, r20
    1c34:	8c 93       	st	X, r24
			}
			break;
		}
		GPIO_Driver_Checker = GPIO_OK;
    1c36:	19 82       	std	Y+1, r1	; 0x01
	}
	return GPIO_Driver_Checker;
    1c38:	89 81       	ldd	r24, Y+1	; 0x01
}
    1c3a:	26 96       	adiw	r28, 0x06	; 6
    1c3c:	0f b6       	in	r0, 0x3f	; 63
    1c3e:	f8 94       	cli
    1c40:	de bf       	out	0x3e, r29	; 62
    1c42:	0f be       	out	0x3f, r0	; 63
    1c44:	cd bf       	out	0x3d, r28	; 61
    1c46:	cf 91       	pop	r28
    1c48:	df 91       	pop	r29
    1c4a:	08 95       	ret

00001c4c <GPIO_writePin>:
 * Description :
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
GPIO_Error_t GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value) {
    1c4c:	df 93       	push	r29
    1c4e:	cf 93       	push	r28
    1c50:	00 d0       	rcall	.+0      	; 0x1c52 <GPIO_writePin+0x6>
    1c52:	00 d0       	rcall	.+0      	; 0x1c54 <GPIO_writePin+0x8>
    1c54:	00 d0       	rcall	.+0      	; 0x1c56 <GPIO_writePin+0xa>
    1c56:	cd b7       	in	r28, 0x3d	; 61
    1c58:	de b7       	in	r29, 0x3e	; 62
    1c5a:	8a 83       	std	Y+2, r24	; 0x02
    1c5c:	6b 83       	std	Y+3, r22	; 0x03
    1c5e:	4c 83       	std	Y+4, r20	; 0x04
	uint8_t GPIO_Driver_Checker = NULL;
    1c60:	19 82       	std	Y+1, r1	; 0x01

	if((pin_num >= NUM_OF_PINS_PER_PORT)) {
    1c62:	8b 81       	ldd	r24, Y+3	; 0x03
    1c64:	88 30       	cpi	r24, 0x08	; 8
    1c66:	18 f0       	brcs	.+6      	; 0x1c6e <GPIO_writePin+0x22>
		GPIO_Driver_Checker = GPIO_WRONG_PIN_NUMBER;
    1c68:	81 e0       	ldi	r24, 0x01	; 1
    1c6a:	89 83       	std	Y+1, r24	; 0x01
    1c6c:	e1 c0       	rjmp	.+450    	; 0x1e30 <GPIO_writePin+0x1e4>
	}
	else if((port_num >= NUM_OF_PORTS)) {
    1c6e:	8a 81       	ldd	r24, Y+2	; 0x02
    1c70:	84 30       	cpi	r24, 0x04	; 4
    1c72:	18 f0       	brcs	.+6      	; 0x1c7a <GPIO_writePin+0x2e>
		GPIO_Driver_Checker = GPIO_WRONG_PORT_NUMBER;
    1c74:	82 e0       	ldi	r24, 0x02	; 2
    1c76:	89 83       	std	Y+1, r24	; 0x01
    1c78:	db c0       	rjmp	.+438    	; 0x1e30 <GPIO_writePin+0x1e4>
	}
	else if((value != LOGIC_HIGH) && (value != LOGIC_LOW)) {
    1c7a:	8c 81       	ldd	r24, Y+4	; 0x04
    1c7c:	81 30       	cpi	r24, 0x01	; 1
    1c7e:	31 f0       	breq	.+12     	; 0x1c8c <GPIO_writePin+0x40>
    1c80:	8c 81       	ldd	r24, Y+4	; 0x04
    1c82:	88 23       	and	r24, r24
    1c84:	19 f0       	breq	.+6      	; 0x1c8c <GPIO_writePin+0x40>
		GPIO_Driver_Checker = GPIO_WRONG_DIRECTION;
    1c86:	83 e0       	ldi	r24, 0x03	; 3
    1c88:	89 83       	std	Y+1, r24	; 0x01
    1c8a:	d2 c0       	rjmp	.+420    	; 0x1e30 <GPIO_writePin+0x1e4>
	}
	else {
		switch(port_num) {
    1c8c:	8a 81       	ldd	r24, Y+2	; 0x02
    1c8e:	28 2f       	mov	r18, r24
    1c90:	30 e0       	ldi	r19, 0x00	; 0
    1c92:	3e 83       	std	Y+6, r19	; 0x06
    1c94:	2d 83       	std	Y+5, r18	; 0x05
    1c96:	8d 81       	ldd	r24, Y+5	; 0x05
    1c98:	9e 81       	ldd	r25, Y+6	; 0x06
    1c9a:	81 30       	cpi	r24, 0x01	; 1
    1c9c:	91 05       	cpc	r25, r1
    1c9e:	09 f4       	brne	.+2      	; 0x1ca2 <GPIO_writePin+0x56>
    1ca0:	43 c0       	rjmp	.+134    	; 0x1d28 <GPIO_writePin+0xdc>
    1ca2:	2d 81       	ldd	r18, Y+5	; 0x05
    1ca4:	3e 81       	ldd	r19, Y+6	; 0x06
    1ca6:	22 30       	cpi	r18, 0x02	; 2
    1ca8:	31 05       	cpc	r19, r1
    1caa:	2c f4       	brge	.+10     	; 0x1cb6 <GPIO_writePin+0x6a>
    1cac:	8d 81       	ldd	r24, Y+5	; 0x05
    1cae:	9e 81       	ldd	r25, Y+6	; 0x06
    1cb0:	00 97       	sbiw	r24, 0x00	; 0
    1cb2:	71 f0       	breq	.+28     	; 0x1cd0 <GPIO_writePin+0x84>
    1cb4:	bc c0       	rjmp	.+376    	; 0x1e2e <GPIO_writePin+0x1e2>
    1cb6:	2d 81       	ldd	r18, Y+5	; 0x05
    1cb8:	3e 81       	ldd	r19, Y+6	; 0x06
    1cba:	22 30       	cpi	r18, 0x02	; 2
    1cbc:	31 05       	cpc	r19, r1
    1cbe:	09 f4       	brne	.+2      	; 0x1cc2 <GPIO_writePin+0x76>
    1cc0:	5f c0       	rjmp	.+190    	; 0x1d80 <GPIO_writePin+0x134>
    1cc2:	8d 81       	ldd	r24, Y+5	; 0x05
    1cc4:	9e 81       	ldd	r25, Y+6	; 0x06
    1cc6:	83 30       	cpi	r24, 0x03	; 3
    1cc8:	91 05       	cpc	r25, r1
    1cca:	09 f4       	brne	.+2      	; 0x1cce <GPIO_writePin+0x82>
    1ccc:	85 c0       	rjmp	.+266    	; 0x1dd8 <GPIO_writePin+0x18c>
    1cce:	af c0       	rjmp	.+350    	; 0x1e2e <GPIO_writePin+0x1e2>
		case PORT_A:
			if(value == LOGIC_HIGH) {
    1cd0:	8c 81       	ldd	r24, Y+4	; 0x04
    1cd2:	81 30       	cpi	r24, 0x01	; 1
    1cd4:	a1 f4       	brne	.+40     	; 0x1cfe <GPIO_writePin+0xb2>
				SET_BIT(PORTA,pin_num);
    1cd6:	ab e3       	ldi	r26, 0x3B	; 59
    1cd8:	b0 e0       	ldi	r27, 0x00	; 0
    1cda:	eb e3       	ldi	r30, 0x3B	; 59
    1cdc:	f0 e0       	ldi	r31, 0x00	; 0
    1cde:	80 81       	ld	r24, Z
    1ce0:	48 2f       	mov	r20, r24
    1ce2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ce4:	28 2f       	mov	r18, r24
    1ce6:	30 e0       	ldi	r19, 0x00	; 0
    1ce8:	81 e0       	ldi	r24, 0x01	; 1
    1cea:	90 e0       	ldi	r25, 0x00	; 0
    1cec:	02 2e       	mov	r0, r18
    1cee:	02 c0       	rjmp	.+4      	; 0x1cf4 <GPIO_writePin+0xa8>
    1cf0:	88 0f       	add	r24, r24
    1cf2:	99 1f       	adc	r25, r25
    1cf4:	0a 94       	dec	r0
    1cf6:	e2 f7       	brpl	.-8      	; 0x1cf0 <GPIO_writePin+0xa4>
    1cf8:	84 2b       	or	r24, r20
    1cfa:	8c 93       	st	X, r24
    1cfc:	98 c0       	rjmp	.+304    	; 0x1e2e <GPIO_writePin+0x1e2>
			}
			else {
				CLR_BIT(PORTA,pin_num);
    1cfe:	ab e3       	ldi	r26, 0x3B	; 59
    1d00:	b0 e0       	ldi	r27, 0x00	; 0
    1d02:	eb e3       	ldi	r30, 0x3B	; 59
    1d04:	f0 e0       	ldi	r31, 0x00	; 0
    1d06:	80 81       	ld	r24, Z
    1d08:	48 2f       	mov	r20, r24
    1d0a:	8b 81       	ldd	r24, Y+3	; 0x03
    1d0c:	28 2f       	mov	r18, r24
    1d0e:	30 e0       	ldi	r19, 0x00	; 0
    1d10:	81 e0       	ldi	r24, 0x01	; 1
    1d12:	90 e0       	ldi	r25, 0x00	; 0
    1d14:	02 2e       	mov	r0, r18
    1d16:	02 c0       	rjmp	.+4      	; 0x1d1c <GPIO_writePin+0xd0>
    1d18:	88 0f       	add	r24, r24
    1d1a:	99 1f       	adc	r25, r25
    1d1c:	0a 94       	dec	r0
    1d1e:	e2 f7       	brpl	.-8      	; 0x1d18 <GPIO_writePin+0xcc>
    1d20:	80 95       	com	r24
    1d22:	84 23       	and	r24, r20
    1d24:	8c 93       	st	X, r24
    1d26:	83 c0       	rjmp	.+262    	; 0x1e2e <GPIO_writePin+0x1e2>
			}
			break;
		case PORT_B:
			if(value == LOGIC_HIGH) {
    1d28:	8c 81       	ldd	r24, Y+4	; 0x04
    1d2a:	81 30       	cpi	r24, 0x01	; 1
    1d2c:	a1 f4       	brne	.+40     	; 0x1d56 <GPIO_writePin+0x10a>
				SET_BIT(PORTB,pin_num);
    1d2e:	a8 e3       	ldi	r26, 0x38	; 56
    1d30:	b0 e0       	ldi	r27, 0x00	; 0
    1d32:	e8 e3       	ldi	r30, 0x38	; 56
    1d34:	f0 e0       	ldi	r31, 0x00	; 0
    1d36:	80 81       	ld	r24, Z
    1d38:	48 2f       	mov	r20, r24
    1d3a:	8b 81       	ldd	r24, Y+3	; 0x03
    1d3c:	28 2f       	mov	r18, r24
    1d3e:	30 e0       	ldi	r19, 0x00	; 0
    1d40:	81 e0       	ldi	r24, 0x01	; 1
    1d42:	90 e0       	ldi	r25, 0x00	; 0
    1d44:	02 2e       	mov	r0, r18
    1d46:	02 c0       	rjmp	.+4      	; 0x1d4c <GPIO_writePin+0x100>
    1d48:	88 0f       	add	r24, r24
    1d4a:	99 1f       	adc	r25, r25
    1d4c:	0a 94       	dec	r0
    1d4e:	e2 f7       	brpl	.-8      	; 0x1d48 <GPIO_writePin+0xfc>
    1d50:	84 2b       	or	r24, r20
    1d52:	8c 93       	st	X, r24
    1d54:	6c c0       	rjmp	.+216    	; 0x1e2e <GPIO_writePin+0x1e2>
			}
			else {
				CLR_BIT(PORTB,pin_num);
    1d56:	a8 e3       	ldi	r26, 0x38	; 56
    1d58:	b0 e0       	ldi	r27, 0x00	; 0
    1d5a:	e8 e3       	ldi	r30, 0x38	; 56
    1d5c:	f0 e0       	ldi	r31, 0x00	; 0
    1d5e:	80 81       	ld	r24, Z
    1d60:	48 2f       	mov	r20, r24
    1d62:	8b 81       	ldd	r24, Y+3	; 0x03
    1d64:	28 2f       	mov	r18, r24
    1d66:	30 e0       	ldi	r19, 0x00	; 0
    1d68:	81 e0       	ldi	r24, 0x01	; 1
    1d6a:	90 e0       	ldi	r25, 0x00	; 0
    1d6c:	02 2e       	mov	r0, r18
    1d6e:	02 c0       	rjmp	.+4      	; 0x1d74 <GPIO_writePin+0x128>
    1d70:	88 0f       	add	r24, r24
    1d72:	99 1f       	adc	r25, r25
    1d74:	0a 94       	dec	r0
    1d76:	e2 f7       	brpl	.-8      	; 0x1d70 <GPIO_writePin+0x124>
    1d78:	80 95       	com	r24
    1d7a:	84 23       	and	r24, r20
    1d7c:	8c 93       	st	X, r24
    1d7e:	57 c0       	rjmp	.+174    	; 0x1e2e <GPIO_writePin+0x1e2>
			}
			break;
		case PORT_C:
			if(value == LOGIC_HIGH) {
    1d80:	8c 81       	ldd	r24, Y+4	; 0x04
    1d82:	81 30       	cpi	r24, 0x01	; 1
    1d84:	a1 f4       	brne	.+40     	; 0x1dae <GPIO_writePin+0x162>
				SET_BIT(PORTC,pin_num);
    1d86:	a5 e3       	ldi	r26, 0x35	; 53
    1d88:	b0 e0       	ldi	r27, 0x00	; 0
    1d8a:	e5 e3       	ldi	r30, 0x35	; 53
    1d8c:	f0 e0       	ldi	r31, 0x00	; 0
    1d8e:	80 81       	ld	r24, Z
    1d90:	48 2f       	mov	r20, r24
    1d92:	8b 81       	ldd	r24, Y+3	; 0x03
    1d94:	28 2f       	mov	r18, r24
    1d96:	30 e0       	ldi	r19, 0x00	; 0
    1d98:	81 e0       	ldi	r24, 0x01	; 1
    1d9a:	90 e0       	ldi	r25, 0x00	; 0
    1d9c:	02 2e       	mov	r0, r18
    1d9e:	02 c0       	rjmp	.+4      	; 0x1da4 <GPIO_writePin+0x158>
    1da0:	88 0f       	add	r24, r24
    1da2:	99 1f       	adc	r25, r25
    1da4:	0a 94       	dec	r0
    1da6:	e2 f7       	brpl	.-8      	; 0x1da0 <GPIO_writePin+0x154>
    1da8:	84 2b       	or	r24, r20
    1daa:	8c 93       	st	X, r24
    1dac:	40 c0       	rjmp	.+128    	; 0x1e2e <GPIO_writePin+0x1e2>
			}
			else {
				CLR_BIT(PORTC,pin_num);
    1dae:	a5 e3       	ldi	r26, 0x35	; 53
    1db0:	b0 e0       	ldi	r27, 0x00	; 0
    1db2:	e5 e3       	ldi	r30, 0x35	; 53
    1db4:	f0 e0       	ldi	r31, 0x00	; 0
    1db6:	80 81       	ld	r24, Z
    1db8:	48 2f       	mov	r20, r24
    1dba:	8b 81       	ldd	r24, Y+3	; 0x03
    1dbc:	28 2f       	mov	r18, r24
    1dbe:	30 e0       	ldi	r19, 0x00	; 0
    1dc0:	81 e0       	ldi	r24, 0x01	; 1
    1dc2:	90 e0       	ldi	r25, 0x00	; 0
    1dc4:	02 2e       	mov	r0, r18
    1dc6:	02 c0       	rjmp	.+4      	; 0x1dcc <GPIO_writePin+0x180>
    1dc8:	88 0f       	add	r24, r24
    1dca:	99 1f       	adc	r25, r25
    1dcc:	0a 94       	dec	r0
    1dce:	e2 f7       	brpl	.-8      	; 0x1dc8 <GPIO_writePin+0x17c>
    1dd0:	80 95       	com	r24
    1dd2:	84 23       	and	r24, r20
    1dd4:	8c 93       	st	X, r24
    1dd6:	2b c0       	rjmp	.+86     	; 0x1e2e <GPIO_writePin+0x1e2>
			}
			break;
		case PORT_D:
			if(value == LOGIC_HIGH) {
    1dd8:	8c 81       	ldd	r24, Y+4	; 0x04
    1dda:	81 30       	cpi	r24, 0x01	; 1
    1ddc:	a1 f4       	brne	.+40     	; 0x1e06 <GPIO_writePin+0x1ba>
				SET_BIT(PORTD,pin_num);
    1dde:	a2 e3       	ldi	r26, 0x32	; 50
    1de0:	b0 e0       	ldi	r27, 0x00	; 0
    1de2:	e2 e3       	ldi	r30, 0x32	; 50
    1de4:	f0 e0       	ldi	r31, 0x00	; 0
    1de6:	80 81       	ld	r24, Z
    1de8:	48 2f       	mov	r20, r24
    1dea:	8b 81       	ldd	r24, Y+3	; 0x03
    1dec:	28 2f       	mov	r18, r24
    1dee:	30 e0       	ldi	r19, 0x00	; 0
    1df0:	81 e0       	ldi	r24, 0x01	; 1
    1df2:	90 e0       	ldi	r25, 0x00	; 0
    1df4:	02 2e       	mov	r0, r18
    1df6:	02 c0       	rjmp	.+4      	; 0x1dfc <GPIO_writePin+0x1b0>
    1df8:	88 0f       	add	r24, r24
    1dfa:	99 1f       	adc	r25, r25
    1dfc:	0a 94       	dec	r0
    1dfe:	e2 f7       	brpl	.-8      	; 0x1df8 <GPIO_writePin+0x1ac>
    1e00:	84 2b       	or	r24, r20
    1e02:	8c 93       	st	X, r24
    1e04:	14 c0       	rjmp	.+40     	; 0x1e2e <GPIO_writePin+0x1e2>
			}
			else {
				CLR_BIT(PORTD,pin_num);
    1e06:	a2 e3       	ldi	r26, 0x32	; 50
    1e08:	b0 e0       	ldi	r27, 0x00	; 0
    1e0a:	e2 e3       	ldi	r30, 0x32	; 50
    1e0c:	f0 e0       	ldi	r31, 0x00	; 0
    1e0e:	80 81       	ld	r24, Z
    1e10:	48 2f       	mov	r20, r24
    1e12:	8b 81       	ldd	r24, Y+3	; 0x03
    1e14:	28 2f       	mov	r18, r24
    1e16:	30 e0       	ldi	r19, 0x00	; 0
    1e18:	81 e0       	ldi	r24, 0x01	; 1
    1e1a:	90 e0       	ldi	r25, 0x00	; 0
    1e1c:	02 2e       	mov	r0, r18
    1e1e:	02 c0       	rjmp	.+4      	; 0x1e24 <GPIO_writePin+0x1d8>
    1e20:	88 0f       	add	r24, r24
    1e22:	99 1f       	adc	r25, r25
    1e24:	0a 94       	dec	r0
    1e26:	e2 f7       	brpl	.-8      	; 0x1e20 <GPIO_writePin+0x1d4>
    1e28:	80 95       	com	r24
    1e2a:	84 23       	and	r24, r20
    1e2c:	8c 93       	st	X, r24
			}
			break;
		}
		GPIO_Driver_Checker = GPIO_OK;
    1e2e:	19 82       	std	Y+1, r1	; 0x01
	}
	return GPIO_Driver_Checker;
    1e30:	89 81       	ldd	r24, Y+1	; 0x01
}
    1e32:	26 96       	adiw	r28, 0x06	; 6
    1e34:	0f b6       	in	r0, 0x3f	; 63
    1e36:	f8 94       	cli
    1e38:	de bf       	out	0x3e, r29	; 62
    1e3a:	0f be       	out	0x3f, r0	; 63
    1e3c:	cd bf       	out	0x3d, r28	; 61
    1e3e:	cf 91       	pop	r28
    1e40:	df 91       	pop	r29
    1e42:	08 95       	ret

00001e44 <GPIO_togglePin>:
/*
 * Description :
 * Toggles a certain pin when requested.
 * If the input port number or pin number are not correct, The function will return an error.
 */
GPIO_Error_t GPIO_togglePin(uint8 port_num, uint8 pin_num) {
    1e44:	df 93       	push	r29
    1e46:	cf 93       	push	r28
    1e48:	00 d0       	rcall	.+0      	; 0x1e4a <GPIO_togglePin+0x6>
    1e4a:	00 d0       	rcall	.+0      	; 0x1e4c <GPIO_togglePin+0x8>
    1e4c:	0f 92       	push	r0
    1e4e:	cd b7       	in	r28, 0x3d	; 61
    1e50:	de b7       	in	r29, 0x3e	; 62
    1e52:	8a 83       	std	Y+2, r24	; 0x02
    1e54:	6b 83       	std	Y+3, r22	; 0x03
	uint8_t GPIO_Driver_Checker = NULL;
    1e56:	19 82       	std	Y+1, r1	; 0x01

	if((pin_num >= NUM_OF_PINS_PER_PORT)) {
    1e58:	8b 81       	ldd	r24, Y+3	; 0x03
    1e5a:	88 30       	cpi	r24, 0x08	; 8
    1e5c:	18 f0       	brcs	.+6      	; 0x1e64 <GPIO_togglePin+0x20>
		GPIO_Driver_Checker = GPIO_WRONG_PIN_NUMBER;
    1e5e:	81 e0       	ldi	r24, 0x01	; 1
    1e60:	89 83       	std	Y+1, r24	; 0x01
    1e62:	75 c0       	rjmp	.+234    	; 0x1f4e <GPIO_togglePin+0x10a>
	}
	else if((port_num >= NUM_OF_PORTS)) {
    1e64:	8a 81       	ldd	r24, Y+2	; 0x02
    1e66:	84 30       	cpi	r24, 0x04	; 4
    1e68:	18 f0       	brcs	.+6      	; 0x1e70 <GPIO_togglePin+0x2c>
		GPIO_Driver_Checker = GPIO_WRONG_PORT_NUMBER;
    1e6a:	82 e0       	ldi	r24, 0x02	; 2
    1e6c:	89 83       	std	Y+1, r24	; 0x01
    1e6e:	6f c0       	rjmp	.+222    	; 0x1f4e <GPIO_togglePin+0x10a>
	}
	else {
		switch(port_num) {
    1e70:	8a 81       	ldd	r24, Y+2	; 0x02
    1e72:	28 2f       	mov	r18, r24
    1e74:	30 e0       	ldi	r19, 0x00	; 0
    1e76:	3d 83       	std	Y+5, r19	; 0x05
    1e78:	2c 83       	std	Y+4, r18	; 0x04
    1e7a:	8c 81       	ldd	r24, Y+4	; 0x04
    1e7c:	9d 81       	ldd	r25, Y+5	; 0x05
    1e7e:	81 30       	cpi	r24, 0x01	; 1
    1e80:	91 05       	cpc	r25, r1
    1e82:	49 f1       	breq	.+82     	; 0x1ed6 <GPIO_togglePin+0x92>
    1e84:	2c 81       	ldd	r18, Y+4	; 0x04
    1e86:	3d 81       	ldd	r19, Y+5	; 0x05
    1e88:	22 30       	cpi	r18, 0x02	; 2
    1e8a:	31 05       	cpc	r19, r1
    1e8c:	2c f4       	brge	.+10     	; 0x1e98 <GPIO_togglePin+0x54>
    1e8e:	8c 81       	ldd	r24, Y+4	; 0x04
    1e90:	9d 81       	ldd	r25, Y+5	; 0x05
    1e92:	00 97       	sbiw	r24, 0x00	; 0
    1e94:	61 f0       	breq	.+24     	; 0x1eae <GPIO_togglePin+0x6a>
    1e96:	5a c0       	rjmp	.+180    	; 0x1f4c <GPIO_togglePin+0x108>
    1e98:	2c 81       	ldd	r18, Y+4	; 0x04
    1e9a:	3d 81       	ldd	r19, Y+5	; 0x05
    1e9c:	22 30       	cpi	r18, 0x02	; 2
    1e9e:	31 05       	cpc	r19, r1
    1ea0:	71 f1       	breq	.+92     	; 0x1efe <GPIO_togglePin+0xba>
    1ea2:	8c 81       	ldd	r24, Y+4	; 0x04
    1ea4:	9d 81       	ldd	r25, Y+5	; 0x05
    1ea6:	83 30       	cpi	r24, 0x03	; 3
    1ea8:	91 05       	cpc	r25, r1
    1eaa:	e9 f1       	breq	.+122    	; 0x1f26 <GPIO_togglePin+0xe2>
    1eac:	4f c0       	rjmp	.+158    	; 0x1f4c <GPIO_togglePin+0x108>
		case PORT_A:
			TOG_BIT(PORTA,pin_num);
    1eae:	ab e3       	ldi	r26, 0x3B	; 59
    1eb0:	b0 e0       	ldi	r27, 0x00	; 0
    1eb2:	eb e3       	ldi	r30, 0x3B	; 59
    1eb4:	f0 e0       	ldi	r31, 0x00	; 0
    1eb6:	80 81       	ld	r24, Z
    1eb8:	48 2f       	mov	r20, r24
    1eba:	8b 81       	ldd	r24, Y+3	; 0x03
    1ebc:	28 2f       	mov	r18, r24
    1ebe:	30 e0       	ldi	r19, 0x00	; 0
    1ec0:	81 e0       	ldi	r24, 0x01	; 1
    1ec2:	90 e0       	ldi	r25, 0x00	; 0
    1ec4:	02 2e       	mov	r0, r18
    1ec6:	02 c0       	rjmp	.+4      	; 0x1ecc <GPIO_togglePin+0x88>
    1ec8:	88 0f       	add	r24, r24
    1eca:	99 1f       	adc	r25, r25
    1ecc:	0a 94       	dec	r0
    1ece:	e2 f7       	brpl	.-8      	; 0x1ec8 <GPIO_togglePin+0x84>
    1ed0:	84 27       	eor	r24, r20
    1ed2:	8c 93       	st	X, r24
    1ed4:	3b c0       	rjmp	.+118    	; 0x1f4c <GPIO_togglePin+0x108>
			break;
		case PORT_B:
			TOG_BIT(PORTB,pin_num);
    1ed6:	a8 e3       	ldi	r26, 0x38	; 56
    1ed8:	b0 e0       	ldi	r27, 0x00	; 0
    1eda:	e8 e3       	ldi	r30, 0x38	; 56
    1edc:	f0 e0       	ldi	r31, 0x00	; 0
    1ede:	80 81       	ld	r24, Z
    1ee0:	48 2f       	mov	r20, r24
    1ee2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ee4:	28 2f       	mov	r18, r24
    1ee6:	30 e0       	ldi	r19, 0x00	; 0
    1ee8:	81 e0       	ldi	r24, 0x01	; 1
    1eea:	90 e0       	ldi	r25, 0x00	; 0
    1eec:	02 2e       	mov	r0, r18
    1eee:	02 c0       	rjmp	.+4      	; 0x1ef4 <GPIO_togglePin+0xb0>
    1ef0:	88 0f       	add	r24, r24
    1ef2:	99 1f       	adc	r25, r25
    1ef4:	0a 94       	dec	r0
    1ef6:	e2 f7       	brpl	.-8      	; 0x1ef0 <GPIO_togglePin+0xac>
    1ef8:	84 27       	eor	r24, r20
    1efa:	8c 93       	st	X, r24
    1efc:	27 c0       	rjmp	.+78     	; 0x1f4c <GPIO_togglePin+0x108>
			break;
		case PORT_C:
			TOG_BIT(PORTC,pin_num);
    1efe:	a5 e3       	ldi	r26, 0x35	; 53
    1f00:	b0 e0       	ldi	r27, 0x00	; 0
    1f02:	e5 e3       	ldi	r30, 0x35	; 53
    1f04:	f0 e0       	ldi	r31, 0x00	; 0
    1f06:	80 81       	ld	r24, Z
    1f08:	48 2f       	mov	r20, r24
    1f0a:	8b 81       	ldd	r24, Y+3	; 0x03
    1f0c:	28 2f       	mov	r18, r24
    1f0e:	30 e0       	ldi	r19, 0x00	; 0
    1f10:	81 e0       	ldi	r24, 0x01	; 1
    1f12:	90 e0       	ldi	r25, 0x00	; 0
    1f14:	02 2e       	mov	r0, r18
    1f16:	02 c0       	rjmp	.+4      	; 0x1f1c <GPIO_togglePin+0xd8>
    1f18:	88 0f       	add	r24, r24
    1f1a:	99 1f       	adc	r25, r25
    1f1c:	0a 94       	dec	r0
    1f1e:	e2 f7       	brpl	.-8      	; 0x1f18 <GPIO_togglePin+0xd4>
    1f20:	84 27       	eor	r24, r20
    1f22:	8c 93       	st	X, r24
    1f24:	13 c0       	rjmp	.+38     	; 0x1f4c <GPIO_togglePin+0x108>
			break;
		case PORT_D:
			TOG_BIT(PORTD,pin_num);
    1f26:	a2 e3       	ldi	r26, 0x32	; 50
    1f28:	b0 e0       	ldi	r27, 0x00	; 0
    1f2a:	e2 e3       	ldi	r30, 0x32	; 50
    1f2c:	f0 e0       	ldi	r31, 0x00	; 0
    1f2e:	80 81       	ld	r24, Z
    1f30:	48 2f       	mov	r20, r24
    1f32:	8b 81       	ldd	r24, Y+3	; 0x03
    1f34:	28 2f       	mov	r18, r24
    1f36:	30 e0       	ldi	r19, 0x00	; 0
    1f38:	81 e0       	ldi	r24, 0x01	; 1
    1f3a:	90 e0       	ldi	r25, 0x00	; 0
    1f3c:	02 2e       	mov	r0, r18
    1f3e:	02 c0       	rjmp	.+4      	; 0x1f44 <GPIO_togglePin+0x100>
    1f40:	88 0f       	add	r24, r24
    1f42:	99 1f       	adc	r25, r25
    1f44:	0a 94       	dec	r0
    1f46:	e2 f7       	brpl	.-8      	; 0x1f40 <GPIO_togglePin+0xfc>
    1f48:	84 27       	eor	r24, r20
    1f4a:	8c 93       	st	X, r24
			break;
		}
		GPIO_Driver_Checker = GPIO_OK;
    1f4c:	19 82       	std	Y+1, r1	; 0x01
	}
	return GPIO_Driver_Checker;
    1f4e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1f50:	0f 90       	pop	r0
    1f52:	0f 90       	pop	r0
    1f54:	0f 90       	pop	r0
    1f56:	0f 90       	pop	r0
    1f58:	0f 90       	pop	r0
    1f5a:	cf 91       	pop	r28
    1f5c:	df 91       	pop	r29
    1f5e:	08 95       	ret

00001f60 <GPIO_readPin>:
/*
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return an error.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num) {
    1f60:	df 93       	push	r29
    1f62:	cf 93       	push	r28
    1f64:	cd b7       	in	r28, 0x3d	; 61
    1f66:	de b7       	in	r29, 0x3e	; 62
    1f68:	27 97       	sbiw	r28, 0x07	; 7
    1f6a:	0f b6       	in	r0, 0x3f	; 63
    1f6c:	f8 94       	cli
    1f6e:	de bf       	out	0x3e, r29	; 62
    1f70:	0f be       	out	0x3f, r0	; 63
    1f72:	cd bf       	out	0x3d, r28	; 61
    1f74:	8b 83       	std	Y+3, r24	; 0x03
    1f76:	6c 83       	std	Y+4, r22	; 0x04
	uint8 pin_value = LOGIC_LOW;
    1f78:	1a 82       	std	Y+2, r1	; 0x02
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	uint8_t GPIO_Driver_Checker = NULL;
    1f7a:	19 82       	std	Y+1, r1	; 0x01

	if((pin_num >= NUM_OF_PINS_PER_PORT)) {
    1f7c:	8c 81       	ldd	r24, Y+4	; 0x04
    1f7e:	88 30       	cpi	r24, 0x08	; 8
    1f80:	28 f0       	brcs	.+10     	; 0x1f8c <GPIO_readPin+0x2c>
		GPIO_Driver_Checker = GPIO_WRONG_PIN_NUMBER;
    1f82:	81 e0       	ldi	r24, 0x01	; 1
    1f84:	89 83       	std	Y+1, r24	; 0x01
		return GPIO_Driver_Checker;
    1f86:	29 81       	ldd	r18, Y+1	; 0x01
    1f88:	2f 83       	std	Y+7, r18	; 0x07
    1f8a:	8b c0       	rjmp	.+278    	; 0x20a2 <GPIO_readPin+0x142>
	}
	else if((port_num >= NUM_OF_PORTS)) {
    1f8c:	8b 81       	ldd	r24, Y+3	; 0x03
    1f8e:	84 30       	cpi	r24, 0x04	; 4
    1f90:	28 f0       	brcs	.+10     	; 0x1f9c <GPIO_readPin+0x3c>
		GPIO_Driver_Checker = GPIO_WRONG_PORT_NUMBER;
    1f92:	82 e0       	ldi	r24, 0x02	; 2
    1f94:	89 83       	std	Y+1, r24	; 0x01
		return GPIO_Driver_Checker;
    1f96:	39 81       	ldd	r19, Y+1	; 0x01
    1f98:	3f 83       	std	Y+7, r19	; 0x07
    1f9a:	83 c0       	rjmp	.+262    	; 0x20a2 <GPIO_readPin+0x142>
	}
	else {
		/* Read the pin value as required */
		switch(port_num) {
    1f9c:	8b 81       	ldd	r24, Y+3	; 0x03
    1f9e:	48 2f       	mov	r20, r24
    1fa0:	50 e0       	ldi	r21, 0x00	; 0
    1fa2:	5e 83       	std	Y+6, r21	; 0x06
    1fa4:	4d 83       	std	Y+5, r20	; 0x05
    1fa6:	8d 81       	ldd	r24, Y+5	; 0x05
    1fa8:	9e 81       	ldd	r25, Y+6	; 0x06
    1faa:	81 30       	cpi	r24, 0x01	; 1
    1fac:	91 05       	cpc	r25, r1
    1fae:	79 f1       	breq	.+94     	; 0x200e <GPIO_readPin+0xae>
    1fb0:	2d 81       	ldd	r18, Y+5	; 0x05
    1fb2:	3e 81       	ldd	r19, Y+6	; 0x06
    1fb4:	22 30       	cpi	r18, 0x02	; 2
    1fb6:	31 05       	cpc	r19, r1
    1fb8:	34 f4       	brge	.+12     	; 0x1fc6 <GPIO_readPin+0x66>
    1fba:	4d 81       	ldd	r20, Y+5	; 0x05
    1fbc:	5e 81       	ldd	r21, Y+6	; 0x06
    1fbe:	41 15       	cp	r20, r1
    1fc0:	51 05       	cpc	r21, r1
    1fc2:	69 f0       	breq	.+26     	; 0x1fde <GPIO_readPin+0x7e>
    1fc4:	6b c0       	rjmp	.+214    	; 0x209c <GPIO_readPin+0x13c>
    1fc6:	8d 81       	ldd	r24, Y+5	; 0x05
    1fc8:	9e 81       	ldd	r25, Y+6	; 0x06
    1fca:	82 30       	cpi	r24, 0x02	; 2
    1fcc:	91 05       	cpc	r25, r1
    1fce:	b9 f1       	breq	.+110    	; 0x203e <GPIO_readPin+0xde>
    1fd0:	2d 81       	ldd	r18, Y+5	; 0x05
    1fd2:	3e 81       	ldd	r19, Y+6	; 0x06
    1fd4:	23 30       	cpi	r18, 0x03	; 3
    1fd6:	31 05       	cpc	r19, r1
    1fd8:	09 f4       	brne	.+2      	; 0x1fdc <GPIO_readPin+0x7c>
    1fda:	49 c0       	rjmp	.+146    	; 0x206e <GPIO_readPin+0x10e>
    1fdc:	5f c0       	rjmp	.+190    	; 0x209c <GPIO_readPin+0x13c>
		case PORT_A:
			// Checks if the bit equals '1' or not
			if(BIT_IS_SET(PINA,pin_num)) {
    1fde:	e9 e3       	ldi	r30, 0x39	; 57
    1fe0:	f0 e0       	ldi	r31, 0x00	; 0
    1fe2:	80 81       	ld	r24, Z
    1fe4:	28 2f       	mov	r18, r24
    1fe6:	30 e0       	ldi	r19, 0x00	; 0
    1fe8:	8c 81       	ldd	r24, Y+4	; 0x04
    1fea:	88 2f       	mov	r24, r24
    1fec:	90 e0       	ldi	r25, 0x00	; 0
    1fee:	a9 01       	movw	r20, r18
    1ff0:	02 c0       	rjmp	.+4      	; 0x1ff6 <GPIO_readPin+0x96>
    1ff2:	55 95       	asr	r21
    1ff4:	47 95       	ror	r20
    1ff6:	8a 95       	dec	r24
    1ff8:	e2 f7       	brpl	.-8      	; 0x1ff2 <GPIO_readPin+0x92>
    1ffa:	ca 01       	movw	r24, r20
    1ffc:	81 70       	andi	r24, 0x01	; 1
    1ffe:	90 70       	andi	r25, 0x00	; 0
    2000:	88 23       	and	r24, r24
    2002:	19 f0       	breq	.+6      	; 0x200a <GPIO_readPin+0xaa>
				pin_value = LOGIC_HIGH;
    2004:	81 e0       	ldi	r24, 0x01	; 1
    2006:	8a 83       	std	Y+2, r24	; 0x02
    2008:	49 c0       	rjmp	.+146    	; 0x209c <GPIO_readPin+0x13c>
			}
			else {
				pin_value = LOGIC_LOW;
    200a:	1a 82       	std	Y+2, r1	; 0x02
    200c:	47 c0       	rjmp	.+142    	; 0x209c <GPIO_readPin+0x13c>
			}
			break;
		case PORT_B:
			if(BIT_IS_SET(PINB,pin_num)) {
    200e:	e6 e3       	ldi	r30, 0x36	; 54
    2010:	f0 e0       	ldi	r31, 0x00	; 0
    2012:	80 81       	ld	r24, Z
    2014:	28 2f       	mov	r18, r24
    2016:	30 e0       	ldi	r19, 0x00	; 0
    2018:	8c 81       	ldd	r24, Y+4	; 0x04
    201a:	88 2f       	mov	r24, r24
    201c:	90 e0       	ldi	r25, 0x00	; 0
    201e:	a9 01       	movw	r20, r18
    2020:	02 c0       	rjmp	.+4      	; 0x2026 <GPIO_readPin+0xc6>
    2022:	55 95       	asr	r21
    2024:	47 95       	ror	r20
    2026:	8a 95       	dec	r24
    2028:	e2 f7       	brpl	.-8      	; 0x2022 <GPIO_readPin+0xc2>
    202a:	ca 01       	movw	r24, r20
    202c:	81 70       	andi	r24, 0x01	; 1
    202e:	90 70       	andi	r25, 0x00	; 0
    2030:	88 23       	and	r24, r24
    2032:	19 f0       	breq	.+6      	; 0x203a <GPIO_readPin+0xda>
				pin_value = LOGIC_HIGH;
    2034:	81 e0       	ldi	r24, 0x01	; 1
    2036:	8a 83       	std	Y+2, r24	; 0x02
    2038:	31 c0       	rjmp	.+98     	; 0x209c <GPIO_readPin+0x13c>
			}
			else {
				pin_value = LOGIC_LOW;
    203a:	1a 82       	std	Y+2, r1	; 0x02
    203c:	2f c0       	rjmp	.+94     	; 0x209c <GPIO_readPin+0x13c>
			}
			break;
		case PORT_C:
			if(BIT_IS_SET(PINC,pin_num)) {
    203e:	e3 e3       	ldi	r30, 0x33	; 51
    2040:	f0 e0       	ldi	r31, 0x00	; 0
    2042:	80 81       	ld	r24, Z
    2044:	28 2f       	mov	r18, r24
    2046:	30 e0       	ldi	r19, 0x00	; 0
    2048:	8c 81       	ldd	r24, Y+4	; 0x04
    204a:	88 2f       	mov	r24, r24
    204c:	90 e0       	ldi	r25, 0x00	; 0
    204e:	a9 01       	movw	r20, r18
    2050:	02 c0       	rjmp	.+4      	; 0x2056 <GPIO_readPin+0xf6>
    2052:	55 95       	asr	r21
    2054:	47 95       	ror	r20
    2056:	8a 95       	dec	r24
    2058:	e2 f7       	brpl	.-8      	; 0x2052 <GPIO_readPin+0xf2>
    205a:	ca 01       	movw	r24, r20
    205c:	81 70       	andi	r24, 0x01	; 1
    205e:	90 70       	andi	r25, 0x00	; 0
    2060:	88 23       	and	r24, r24
    2062:	19 f0       	breq	.+6      	; 0x206a <GPIO_readPin+0x10a>
				pin_value = LOGIC_HIGH;
    2064:	81 e0       	ldi	r24, 0x01	; 1
    2066:	8a 83       	std	Y+2, r24	; 0x02
    2068:	19 c0       	rjmp	.+50     	; 0x209c <GPIO_readPin+0x13c>
			}
			else {
				pin_value = LOGIC_LOW;
    206a:	1a 82       	std	Y+2, r1	; 0x02
    206c:	17 c0       	rjmp	.+46     	; 0x209c <GPIO_readPin+0x13c>
			}
			break;
		case PORT_D:
			if(BIT_IS_SET(PIND,pin_num)) {
    206e:	e0 e3       	ldi	r30, 0x30	; 48
    2070:	f0 e0       	ldi	r31, 0x00	; 0
    2072:	80 81       	ld	r24, Z
    2074:	28 2f       	mov	r18, r24
    2076:	30 e0       	ldi	r19, 0x00	; 0
    2078:	8c 81       	ldd	r24, Y+4	; 0x04
    207a:	88 2f       	mov	r24, r24
    207c:	90 e0       	ldi	r25, 0x00	; 0
    207e:	a9 01       	movw	r20, r18
    2080:	02 c0       	rjmp	.+4      	; 0x2086 <GPIO_readPin+0x126>
    2082:	55 95       	asr	r21
    2084:	47 95       	ror	r20
    2086:	8a 95       	dec	r24
    2088:	e2 f7       	brpl	.-8      	; 0x2082 <GPIO_readPin+0x122>
    208a:	ca 01       	movw	r24, r20
    208c:	81 70       	andi	r24, 0x01	; 1
    208e:	90 70       	andi	r25, 0x00	; 0
    2090:	88 23       	and	r24, r24
    2092:	19 f0       	breq	.+6      	; 0x209a <GPIO_readPin+0x13a>
				pin_value = LOGIC_HIGH;
    2094:	81 e0       	ldi	r24, 0x01	; 1
    2096:	8a 83       	std	Y+2, r24	; 0x02
    2098:	01 c0       	rjmp	.+2      	; 0x209c <GPIO_readPin+0x13c>
			}
			else {
				pin_value = LOGIC_LOW;
    209a:	1a 82       	std	Y+2, r1	; 0x02
			}
			break;
		}
		GPIO_Driver_Checker = GPIO_OK;
    209c:	19 82       	std	Y+1, r1	; 0x01
	}
	return pin_value;
    209e:	5a 81       	ldd	r21, Y+2	; 0x02
    20a0:	5f 83       	std	Y+7, r21	; 0x07
    20a2:	8f 81       	ldd	r24, Y+7	; 0x07
}
    20a4:	27 96       	adiw	r28, 0x07	; 7
    20a6:	0f b6       	in	r0, 0x3f	; 63
    20a8:	f8 94       	cli
    20aa:	de bf       	out	0x3e, r29	; 62
    20ac:	0f be       	out	0x3f, r0	; 63
    20ae:	cd bf       	out	0x3d, r28	; 61
    20b0:	cf 91       	pop	r28
    20b2:	df 91       	pop	r29
    20b4:	08 95       	ret

000020b6 <GPIO_setupPortDirection>:
 * Setup the direction of the required port all pins input/output.
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
GPIO_Error_t GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction) {
    20b6:	df 93       	push	r29
    20b8:	cf 93       	push	r28
    20ba:	00 d0       	rcall	.+0      	; 0x20bc <GPIO_setupPortDirection+0x6>
    20bc:	00 d0       	rcall	.+0      	; 0x20be <GPIO_setupPortDirection+0x8>
    20be:	0f 92       	push	r0
    20c0:	cd b7       	in	r28, 0x3d	; 61
    20c2:	de b7       	in	r29, 0x3e	; 62
    20c4:	8a 83       	std	Y+2, r24	; 0x02
    20c6:	6b 83       	std	Y+3, r22	; 0x03
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	uint8_t GPIO_Driver_Checker = NULL;
    20c8:	19 82       	std	Y+1, r1	; 0x01

	if((port_num >= NUM_OF_PORTS)) {
    20ca:	8a 81       	ldd	r24, Y+2	; 0x02
    20cc:	84 30       	cpi	r24, 0x04	; 4
    20ce:	18 f0       	brcs	.+6      	; 0x20d6 <GPIO_setupPortDirection+0x20>
		GPIO_Driver_Checker = GPIO_WRONG_PORT_NUMBER;
    20d0:	82 e0       	ldi	r24, 0x02	; 2
    20d2:	89 83       	std	Y+1, r24	; 0x01
    20d4:	3c c0       	rjmp	.+120    	; 0x214e <GPIO_setupPortDirection+0x98>
	}
	else if((direction != PORT_INPUT) && (direction != PORT_OUTPUT)) {
    20d6:	8b 81       	ldd	r24, Y+3	; 0x03
    20d8:	88 23       	and	r24, r24
    20da:	31 f0       	breq	.+12     	; 0x20e8 <GPIO_setupPortDirection+0x32>
    20dc:	8b 81       	ldd	r24, Y+3	; 0x03
    20de:	8f 3f       	cpi	r24, 0xFF	; 255
    20e0:	19 f0       	breq	.+6      	; 0x20e8 <GPIO_setupPortDirection+0x32>
		GPIO_Driver_Checker = GPIO_WRONG_DIRECTION;
    20e2:	83 e0       	ldi	r24, 0x03	; 3
    20e4:	89 83       	std	Y+1, r24	; 0x01
    20e6:	33 c0       	rjmp	.+102    	; 0x214e <GPIO_setupPortDirection+0x98>
	}
	else {
		/* Setup the port direction as required */
		switch(port_num) {
    20e8:	8a 81       	ldd	r24, Y+2	; 0x02
    20ea:	28 2f       	mov	r18, r24
    20ec:	30 e0       	ldi	r19, 0x00	; 0
    20ee:	3d 83       	std	Y+5, r19	; 0x05
    20f0:	2c 83       	std	Y+4, r18	; 0x04
    20f2:	8c 81       	ldd	r24, Y+4	; 0x04
    20f4:	9d 81       	ldd	r25, Y+5	; 0x05
    20f6:	81 30       	cpi	r24, 0x01	; 1
    20f8:	91 05       	cpc	r25, r1
    20fa:	d1 f0       	breq	.+52     	; 0x2130 <GPIO_setupPortDirection+0x7a>
    20fc:	2c 81       	ldd	r18, Y+4	; 0x04
    20fe:	3d 81       	ldd	r19, Y+5	; 0x05
    2100:	22 30       	cpi	r18, 0x02	; 2
    2102:	31 05       	cpc	r19, r1
    2104:	2c f4       	brge	.+10     	; 0x2110 <GPIO_setupPortDirection+0x5a>
    2106:	8c 81       	ldd	r24, Y+4	; 0x04
    2108:	9d 81       	ldd	r25, Y+5	; 0x05
    210a:	00 97       	sbiw	r24, 0x00	; 0
    210c:	61 f0       	breq	.+24     	; 0x2126 <GPIO_setupPortDirection+0x70>
    210e:	1e c0       	rjmp	.+60     	; 0x214c <GPIO_setupPortDirection+0x96>
    2110:	2c 81       	ldd	r18, Y+4	; 0x04
    2112:	3d 81       	ldd	r19, Y+5	; 0x05
    2114:	22 30       	cpi	r18, 0x02	; 2
    2116:	31 05       	cpc	r19, r1
    2118:	81 f0       	breq	.+32     	; 0x213a <GPIO_setupPortDirection+0x84>
    211a:	8c 81       	ldd	r24, Y+4	; 0x04
    211c:	9d 81       	ldd	r25, Y+5	; 0x05
    211e:	83 30       	cpi	r24, 0x03	; 3
    2120:	91 05       	cpc	r25, r1
    2122:	81 f0       	breq	.+32     	; 0x2144 <GPIO_setupPortDirection+0x8e>
    2124:	13 c0       	rjmp	.+38     	; 0x214c <GPIO_setupPortDirection+0x96>
		case PORT_A:
			DDRA = direction;
    2126:	ea e3       	ldi	r30, 0x3A	; 58
    2128:	f0 e0       	ldi	r31, 0x00	; 0
    212a:	8b 81       	ldd	r24, Y+3	; 0x03
    212c:	80 83       	st	Z, r24
    212e:	0e c0       	rjmp	.+28     	; 0x214c <GPIO_setupPortDirection+0x96>
			break;
		case PORT_B:
			DDRB = direction;
    2130:	e7 e3       	ldi	r30, 0x37	; 55
    2132:	f0 e0       	ldi	r31, 0x00	; 0
    2134:	8b 81       	ldd	r24, Y+3	; 0x03
    2136:	80 83       	st	Z, r24
    2138:	09 c0       	rjmp	.+18     	; 0x214c <GPIO_setupPortDirection+0x96>
			break;
		case PORT_C:
			DDRC = direction;
    213a:	e4 e3       	ldi	r30, 0x34	; 52
    213c:	f0 e0       	ldi	r31, 0x00	; 0
    213e:	8b 81       	ldd	r24, Y+3	; 0x03
    2140:	80 83       	st	Z, r24
    2142:	04 c0       	rjmp	.+8      	; 0x214c <GPIO_setupPortDirection+0x96>
			break;
		case PORT_D:
			DDRD = direction;
    2144:	e1 e3       	ldi	r30, 0x31	; 49
    2146:	f0 e0       	ldi	r31, 0x00	; 0
    2148:	8b 81       	ldd	r24, Y+3	; 0x03
    214a:	80 83       	st	Z, r24
			break;
		}
		GPIO_Driver_Checker = GPIO_OK;
    214c:	19 82       	std	Y+1, r1	; 0x01
	}
	return GPIO_Driver_Checker;
    214e:	89 81       	ldd	r24, Y+1	; 0x01
}
    2150:	0f 90       	pop	r0
    2152:	0f 90       	pop	r0
    2154:	0f 90       	pop	r0
    2156:	0f 90       	pop	r0
    2158:	0f 90       	pop	r0
    215a:	cf 91       	pop	r28
    215c:	df 91       	pop	r29
    215e:	08 95       	ret

00002160 <GPIO_writePort>:
 * Write the value on the required port.
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
GPIO_Error_t GPIO_writePort(uint8 port_num, uint8 value) {
    2160:	df 93       	push	r29
    2162:	cf 93       	push	r28
    2164:	00 d0       	rcall	.+0      	; 0x2166 <GPIO_writePort+0x6>
    2166:	00 d0       	rcall	.+0      	; 0x2168 <GPIO_writePort+0x8>
    2168:	0f 92       	push	r0
    216a:	cd b7       	in	r28, 0x3d	; 61
    216c:	de b7       	in	r29, 0x3e	; 62
    216e:	8a 83       	std	Y+2, r24	; 0x02
    2170:	6b 83       	std	Y+3, r22	; 0x03
	uint8_t GPIO_Driver_Checker = NULL;
    2172:	19 82       	std	Y+1, r1	; 0x01
	if((port_num >= NUM_OF_PORTS)) {
    2174:	8a 81       	ldd	r24, Y+2	; 0x02
    2176:	84 30       	cpi	r24, 0x04	; 4
    2178:	18 f0       	brcs	.+6      	; 0x2180 <GPIO_writePort+0x20>
		GPIO_Driver_Checker = GPIO_WRONG_PORT_NUMBER;
    217a:	82 e0       	ldi	r24, 0x02	; 2
    217c:	89 83       	std	Y+1, r24	; 0x01
    217e:	33 c0       	rjmp	.+102    	; 0x21e6 <GPIO_writePort+0x86>
	}
	else {
		/* Setup the port direction as required */
		switch(port_num) {
    2180:	8a 81       	ldd	r24, Y+2	; 0x02
    2182:	28 2f       	mov	r18, r24
    2184:	30 e0       	ldi	r19, 0x00	; 0
    2186:	3d 83       	std	Y+5, r19	; 0x05
    2188:	2c 83       	std	Y+4, r18	; 0x04
    218a:	8c 81       	ldd	r24, Y+4	; 0x04
    218c:	9d 81       	ldd	r25, Y+5	; 0x05
    218e:	81 30       	cpi	r24, 0x01	; 1
    2190:	91 05       	cpc	r25, r1
    2192:	d1 f0       	breq	.+52     	; 0x21c8 <GPIO_writePort+0x68>
    2194:	2c 81       	ldd	r18, Y+4	; 0x04
    2196:	3d 81       	ldd	r19, Y+5	; 0x05
    2198:	22 30       	cpi	r18, 0x02	; 2
    219a:	31 05       	cpc	r19, r1
    219c:	2c f4       	brge	.+10     	; 0x21a8 <GPIO_writePort+0x48>
    219e:	8c 81       	ldd	r24, Y+4	; 0x04
    21a0:	9d 81       	ldd	r25, Y+5	; 0x05
    21a2:	00 97       	sbiw	r24, 0x00	; 0
    21a4:	61 f0       	breq	.+24     	; 0x21be <GPIO_writePort+0x5e>
    21a6:	1e c0       	rjmp	.+60     	; 0x21e4 <GPIO_writePort+0x84>
    21a8:	2c 81       	ldd	r18, Y+4	; 0x04
    21aa:	3d 81       	ldd	r19, Y+5	; 0x05
    21ac:	22 30       	cpi	r18, 0x02	; 2
    21ae:	31 05       	cpc	r19, r1
    21b0:	81 f0       	breq	.+32     	; 0x21d2 <GPIO_writePort+0x72>
    21b2:	8c 81       	ldd	r24, Y+4	; 0x04
    21b4:	9d 81       	ldd	r25, Y+5	; 0x05
    21b6:	83 30       	cpi	r24, 0x03	; 3
    21b8:	91 05       	cpc	r25, r1
    21ba:	81 f0       	breq	.+32     	; 0x21dc <GPIO_writePort+0x7c>
    21bc:	13 c0       	rjmp	.+38     	; 0x21e4 <GPIO_writePort+0x84>
		case PORT_A:
			PORTA = value;
    21be:	eb e3       	ldi	r30, 0x3B	; 59
    21c0:	f0 e0       	ldi	r31, 0x00	; 0
    21c2:	8b 81       	ldd	r24, Y+3	; 0x03
    21c4:	80 83       	st	Z, r24
    21c6:	0e c0       	rjmp	.+28     	; 0x21e4 <GPIO_writePort+0x84>
			break;
		case PORT_B:
			PORTB = value;
    21c8:	e8 e3       	ldi	r30, 0x38	; 56
    21ca:	f0 e0       	ldi	r31, 0x00	; 0
    21cc:	8b 81       	ldd	r24, Y+3	; 0x03
    21ce:	80 83       	st	Z, r24
    21d0:	09 c0       	rjmp	.+18     	; 0x21e4 <GPIO_writePort+0x84>
			break;
		case PORT_C:
			PORTC = value;
    21d2:	e5 e3       	ldi	r30, 0x35	; 53
    21d4:	f0 e0       	ldi	r31, 0x00	; 0
    21d6:	8b 81       	ldd	r24, Y+3	; 0x03
    21d8:	80 83       	st	Z, r24
    21da:	04 c0       	rjmp	.+8      	; 0x21e4 <GPIO_writePort+0x84>
			break;
		case PORT_D:
			PORTD = value;
    21dc:	e2 e3       	ldi	r30, 0x32	; 50
    21de:	f0 e0       	ldi	r31, 0x00	; 0
    21e0:	8b 81       	ldd	r24, Y+3	; 0x03
    21e2:	80 83       	st	Z, r24
			break;
		}
		GPIO_Driver_Checker = GPIO_OK;
    21e4:	19 82       	std	Y+1, r1	; 0x01
	}
	return GPIO_Driver_Checker;
    21e6:	89 81       	ldd	r24, Y+1	; 0x01
}
    21e8:	0f 90       	pop	r0
    21ea:	0f 90       	pop	r0
    21ec:	0f 90       	pop	r0
    21ee:	0f 90       	pop	r0
    21f0:	0f 90       	pop	r0
    21f2:	cf 91       	pop	r28
    21f4:	df 91       	pop	r29
    21f6:	08 95       	ret

000021f8 <GPIO_readPort>:
/*
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num) {
    21f8:	df 93       	push	r29
    21fa:	cf 93       	push	r28
    21fc:	00 d0       	rcall	.+0      	; 0x21fe <GPIO_readPort+0x6>
    21fe:	00 d0       	rcall	.+0      	; 0x2200 <GPIO_readPort+0x8>
    2200:	0f 92       	push	r0
    2202:	cd b7       	in	r28, 0x3d	; 61
    2204:	de b7       	in	r29, 0x3e	; 62
    2206:	8b 83       	std	Y+3, r24	; 0x03
	uint8 value = LOGIC_LOW;
    2208:	1a 82       	std	Y+2, r1	; 0x02
	uint8_t GPIO_Driver_Checker = NULL;
    220a:	19 82       	std	Y+1, r1	; 0x01

	if((port_num >= NUM_OF_PORTS)) {
    220c:	8b 81       	ldd	r24, Y+3	; 0x03
    220e:	84 30       	cpi	r24, 0x04	; 4
    2210:	18 f0       	brcs	.+6      	; 0x2218 <GPIO_readPort+0x20>
		GPIO_Driver_Checker = GPIO_WRONG_PORT_NUMBER;
    2212:	82 e0       	ldi	r24, 0x02	; 2
    2214:	89 83       	std	Y+1, r24	; 0x01
    2216:	32 c0       	rjmp	.+100    	; 0x227c <GPIO_readPort+0x84>
	}
	else {
		switch(port_num) {
    2218:	8b 81       	ldd	r24, Y+3	; 0x03
    221a:	28 2f       	mov	r18, r24
    221c:	30 e0       	ldi	r19, 0x00	; 0
    221e:	3d 83       	std	Y+5, r19	; 0x05
    2220:	2c 83       	std	Y+4, r18	; 0x04
    2222:	8c 81       	ldd	r24, Y+4	; 0x04
    2224:	9d 81       	ldd	r25, Y+5	; 0x05
    2226:	81 30       	cpi	r24, 0x01	; 1
    2228:	91 05       	cpc	r25, r1
    222a:	d1 f0       	breq	.+52     	; 0x2260 <GPIO_readPort+0x68>
    222c:	2c 81       	ldd	r18, Y+4	; 0x04
    222e:	3d 81       	ldd	r19, Y+5	; 0x05
    2230:	22 30       	cpi	r18, 0x02	; 2
    2232:	31 05       	cpc	r19, r1
    2234:	2c f4       	brge	.+10     	; 0x2240 <GPIO_readPort+0x48>
    2236:	8c 81       	ldd	r24, Y+4	; 0x04
    2238:	9d 81       	ldd	r25, Y+5	; 0x05
    223a:	00 97       	sbiw	r24, 0x00	; 0
    223c:	61 f0       	breq	.+24     	; 0x2256 <GPIO_readPort+0x5e>
    223e:	1e c0       	rjmp	.+60     	; 0x227c <GPIO_readPort+0x84>
    2240:	2c 81       	ldd	r18, Y+4	; 0x04
    2242:	3d 81       	ldd	r19, Y+5	; 0x05
    2244:	22 30       	cpi	r18, 0x02	; 2
    2246:	31 05       	cpc	r19, r1
    2248:	81 f0       	breq	.+32     	; 0x226a <GPIO_readPort+0x72>
    224a:	8c 81       	ldd	r24, Y+4	; 0x04
    224c:	9d 81       	ldd	r25, Y+5	; 0x05
    224e:	83 30       	cpi	r24, 0x03	; 3
    2250:	91 05       	cpc	r25, r1
    2252:	81 f0       	breq	.+32     	; 0x2274 <GPIO_readPort+0x7c>
    2254:	13 c0       	rjmp	.+38     	; 0x227c <GPIO_readPort+0x84>
		case PORT_A:
			// Why value equals PINA?
			value = PINA;
    2256:	e9 e3       	ldi	r30, 0x39	; 57
    2258:	f0 e0       	ldi	r31, 0x00	; 0
    225a:	80 81       	ld	r24, Z
    225c:	8a 83       	std	Y+2, r24	; 0x02
    225e:	0e c0       	rjmp	.+28     	; 0x227c <GPIO_readPort+0x84>
			break;
		case PORT_B:
			value = PINB;
    2260:	e6 e3       	ldi	r30, 0x36	; 54
    2262:	f0 e0       	ldi	r31, 0x00	; 0
    2264:	80 81       	ld	r24, Z
    2266:	8a 83       	std	Y+2, r24	; 0x02
    2268:	09 c0       	rjmp	.+18     	; 0x227c <GPIO_readPort+0x84>
			break;
		case PORT_C:
			value = PINC;
    226a:	e3 e3       	ldi	r30, 0x33	; 51
    226c:	f0 e0       	ldi	r31, 0x00	; 0
    226e:	80 81       	ld	r24, Z
    2270:	8a 83       	std	Y+2, r24	; 0x02
    2272:	04 c0       	rjmp	.+8      	; 0x227c <GPIO_readPort+0x84>
			break;
		case PORT_D:
			value = PIND;
    2274:	e0 e3       	ldi	r30, 0x30	; 48
    2276:	f0 e0       	ldi	r31, 0x00	; 0
    2278:	80 81       	ld	r24, Z
    227a:	8a 83       	std	Y+2, r24	; 0x02
			break;
		}
	}
	return value;
    227c:	8a 81       	ldd	r24, Y+2	; 0x02
}
    227e:	0f 90       	pop	r0
    2280:	0f 90       	pop	r0
    2282:	0f 90       	pop	r0
    2284:	0f 90       	pop	r0
    2286:	0f 90       	pop	r0
    2288:	cf 91       	pop	r28
    228a:	df 91       	pop	r29
    228c:	08 95       	ret

0000228e <EXT_INTERRUPT_Init>:

#include "avr/io.h" /* To use the IO Ports Registers */
#include <util/delay.h>

// Initialize External Interrupt
void EXT_INTERRUPT_Init(void) {
    228e:	df 93       	push	r29
    2290:	cf 93       	push	r28
    2292:	cd b7       	in	r28, 0x3d	; 61
    2294:	de b7       	in	r29, 0x3e	; 62
	 */

	// Checking if INT0 is enabled or disabled
	#if (EXT_INTERRUPT_INT0_INIT_STATE == EXT_INTERRUPT_Enable_State)
		// Enabling the INT0 bit inside GICR
		SET_BIT(GICR, INT0);
    2296:	ab e5       	ldi	r26, 0x5B	; 91
    2298:	b0 e0       	ldi	r27, 0x00	; 0
    229a:	eb e5       	ldi	r30, 0x5B	; 91
    229c:	f0 e0       	ldi	r31, 0x00	; 0
    229e:	80 81       	ld	r24, Z
    22a0:	80 64       	ori	r24, 0x40	; 64
    22a2:	8c 93       	st	X, r24

		// Setup Pin PD2 "INT0" to Input
		GPIO_setupPinDirection(PORT_D, PIN_2, PIN_INPUT);
    22a4:	83 e0       	ldi	r24, 0x03	; 3
    22a6:	62 e0       	ldi	r22, 0x02	; 2
    22a8:	40 e0       	ldi	r20, 0x00	; 0
    22aa:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <GPIO_setupPinDirection>
			SET_BIT(MCUCR, ISC00);
		#elif (EXT_INTERRUPT_0_MODE == EXT_INTERRUPT_Falling_Edge)
			SET_BIT(MCUCR, ISC01);
			CLR_BIT(MCUCR, ISC00);
		#elif (EXT_INTERRUPT_0_MODE == EXT_INTERRUPT_Rising_Edge)
			SET_BIT(MCUCR, ISC01);
    22ae:	a5 e5       	ldi	r26, 0x55	; 85
    22b0:	b0 e0       	ldi	r27, 0x00	; 0
    22b2:	e5 e5       	ldi	r30, 0x55	; 85
    22b4:	f0 e0       	ldi	r31, 0x00	; 0
    22b6:	80 81       	ld	r24, Z
    22b8:	82 60       	ori	r24, 0x02	; 2
    22ba:	8c 93       	st	X, r24
			SET_BIT(MCUCR, ISC00);
    22bc:	a5 e5       	ldi	r26, 0x55	; 85
    22be:	b0 e0       	ldi	r27, 0x00	; 0
    22c0:	e5 e5       	ldi	r30, 0x55	; 85
    22c2:	f0 e0       	ldi	r31, 0x00	; 0
    22c4:	80 81       	ld	r24, Z
    22c6:	81 60       	ori	r24, 0x01	; 1
    22c8:	8c 93       	st	X, r24
		#elif (EXT_INTERRUPT_1_MODE == EXT_INTERRUPT_Rising_Edge)
			SET_BIT(MCUCR, ISC11);
			SET_BIT(MCUCR, ISC10);
		#endif
	#elif (EXT_INTERRUPT_INT1_INIT_STATE == EXT_INTERRUPT_Disable_State)
			CLR_BIT(GICR, INT1);
    22ca:	ab e5       	ldi	r26, 0x5B	; 91
    22cc:	b0 e0       	ldi	r27, 0x00	; 0
    22ce:	eb e5       	ldi	r30, 0x5B	; 91
    22d0:	f0 e0       	ldi	r31, 0x00	; 0
    22d2:	80 81       	ld	r24, Z
    22d4:	8f 77       	andi	r24, 0x7F	; 127
    22d6:	8c 93       	st	X, r24
			CLR_BIT(MCUCSR, ISC2);
		#elif (EXT_INTERRUPT_2_MODE == EXT_INTERRUPT_INT2_Rising_Edge)
			SET_BIT(MCUCSR, ISC2);
		#endif
	#elif (EXT_INTERRUPT_INT2_INIT_STATE == EXT_INTERRUPT_Disable_State)
			CLR_BIT(GICR, INT2);
    22d8:	ab e5       	ldi	r26, 0x5B	; 91
    22da:	b0 e0       	ldi	r27, 0x00	; 0
    22dc:	eb e5       	ldi	r30, 0x5B	; 91
    22de:	f0 e0       	ldi	r31, 0x00	; 0
    22e0:	80 81       	ld	r24, Z
    22e2:	8f 7d       	andi	r24, 0xDF	; 223
    22e4:	8c 93       	st	X, r24

	/* Status Register  SREG Register Bits Description:
	 * Bit 7  I: Global Interrupt Enable
	 */
	// Enabling the I-Bit
	SET_BIT(SREG, SREG_I_BIT);
    22e6:	af e5       	ldi	r26, 0x5F	; 95
    22e8:	b0 e0       	ldi	r27, 0x00	; 0
    22ea:	ef e5       	ldi	r30, 0x5F	; 95
    22ec:	f0 e0       	ldi	r31, 0x00	; 0
    22ee:	80 81       	ld	r24, Z
    22f0:	80 68       	ori	r24, 0x80	; 128
    22f2:	8c 93       	st	X, r24
}
    22f4:	cf 91       	pop	r28
    22f6:	df 91       	pop	r29
    22f8:	08 95       	ret

000022fa <EXT_INTERRUPT_DeInit>:

// Disable External Interrupt ISR
void EXT_INTERRUPT_DeInit(void) {
    22fa:	df 93       	push	r29
    22fc:	cf 93       	push	r28
    22fe:	cd b7       	in	r28, 0x3d	; 61
    2300:	de b7       	in	r29, 0x3e	; 62

	#if (EXT_INTERRUPT_INT0_INIT_STATE == EXT_INTERRUPT_Enable_State)
		CLR_BIT(GICR, INT0);
    2302:	ab e5       	ldi	r26, 0x5B	; 91
    2304:	b0 e0       	ldi	r27, 0x00	; 0
    2306:	eb e5       	ldi	r30, 0x5B	; 91
    2308:	f0 e0       	ldi	r31, 0x00	; 0
    230a:	80 81       	ld	r24, Z
    230c:	8f 7b       	andi	r24, 0xBF	; 191
    230e:	8c 93       	st	X, r24

	#if (EXT_INTERRUPT_INT2_INIT_STATE == EXT_INTERRUPT_Enable_State)
		CLR_BIT(GICR, INT2);
	#endif

	CLR_BIT(SREG, SREG_I_BIT);
    2310:	af e5       	ldi	r26, 0x5F	; 95
    2312:	b0 e0       	ldi	r27, 0x00	; 0
    2314:	ef e5       	ldi	r30, 0x5F	; 95
    2316:	f0 e0       	ldi	r31, 0x00	; 0
    2318:	80 81       	ld	r24, Z
    231a:	8f 77       	andi	r24, 0x7F	; 127
    231c:	8c 93       	st	X, r24
}
    231e:	cf 91       	pop	r28
    2320:	df 91       	pop	r29
    2322:	08 95       	ret

00002324 <EXT_INTERRUPT_SetCallBack>:

//The function that will be called in the EXT INT
void (*CallBackPtr) (void) = NULL;

// External Interrupt Call Back Function
void EXT_INTERRUPT_SetCallBack(void (*CopyFuncPtr) (void)) {
    2324:	df 93       	push	r29
    2326:	cf 93       	push	r28
    2328:	00 d0       	rcall	.+0      	; 0x232a <EXT_INTERRUPT_SetCallBack+0x6>
    232a:	cd b7       	in	r28, 0x3d	; 61
    232c:	de b7       	in	r29, 0x3e	; 62
    232e:	9a 83       	std	Y+2, r25	; 0x02
    2330:	89 83       	std	Y+1, r24	; 0x01
	CallBackPtr = CopyFuncPtr;
    2332:	89 81       	ldd	r24, Y+1	; 0x01
    2334:	9a 81       	ldd	r25, Y+2	; 0x02
    2336:	90 93 69 01 	sts	0x0169, r25
    233a:	80 93 68 01 	sts	0x0168, r24
}
    233e:	0f 90       	pop	r0
    2340:	0f 90       	pop	r0
    2342:	cf 91       	pop	r28
    2344:	df 91       	pop	r29
    2346:	08 95       	ret

00002348 <ADC_Init>:
#include "avr/io.h" /* To use the IO Ports Registers */
#include <util/delay.h>


// Initializes and enables the ADC Module to start functionality
void ADC_Init(void) {
    2348:	df 93       	push	r29
    234a:	cf 93       	push	r28
    234c:	cd b7       	in	r28, 0x3d	; 61
    234e:	de b7       	in	r29, 0x3e	; 62
	 * 7:6, REFS1:0 = 01 to choose AVCC = 5v as reference voltage
	 * 5, ADLAR   = 0 right adjusted
	 * 4:0, MUX4:0  = 00000 to choose channel 0 as initialization
	 */
	// Sets REFS1:0 to '01'
	SET_BIT(ADMUX, REFS0);
    2350:	a7 e2       	ldi	r26, 0x27	; 39
    2352:	b0 e0       	ldi	r27, 0x00	; 0
    2354:	e7 e2       	ldi	r30, 0x27	; 39
    2356:	f0 e0       	ldi	r31, 0x00	; 0
    2358:	80 81       	ld	r24, Z
    235a:	80 64       	ori	r24, 0x40	; 64
    235c:	8c 93       	st	X, r24
	CLR_BIT(ADMUX, REFS1);
    235e:	a7 e2       	ldi	r26, 0x27	; 39
    2360:	b0 e0       	ldi	r27, 0x00	; 0
    2362:	e7 e2       	ldi	r30, 0x27	; 39
    2364:	f0 e0       	ldi	r31, 0x00	; 0
    2366:	80 81       	ld	r24, Z
    2368:	8f 77       	andi	r24, 0x7F	; 127
    236a:	8c 93       	st	X, r24

	CLR_BIT(ADMUX, ADLAR);
    236c:	a7 e2       	ldi	r26, 0x27	; 39
    236e:	b0 e0       	ldi	r27, 0x00	; 0
    2370:	e7 e2       	ldi	r30, 0x27	; 39
    2372:	f0 e0       	ldi	r31, 0x00	; 0
    2374:	80 81       	ld	r24, Z
    2376:	8f 7d       	andi	r24, 0xDF	; 223
    2378:	8c 93       	st	X, r24

	CLR_BIT(ADMUX, MUX4);
    237a:	a7 e2       	ldi	r26, 0x27	; 39
    237c:	b0 e0       	ldi	r27, 0x00	; 0
    237e:	e7 e2       	ldi	r30, 0x27	; 39
    2380:	f0 e0       	ldi	r31, 0x00	; 0
    2382:	80 81       	ld	r24, Z
    2384:	8f 7e       	andi	r24, 0xEF	; 239
    2386:	8c 93       	st	X, r24
	CLR_BIT(ADMUX, MUX3);
    2388:	a7 e2       	ldi	r26, 0x27	; 39
    238a:	b0 e0       	ldi	r27, 0x00	; 0
    238c:	e7 e2       	ldi	r30, 0x27	; 39
    238e:	f0 e0       	ldi	r31, 0x00	; 0
    2390:	80 81       	ld	r24, Z
    2392:	87 7f       	andi	r24, 0xF7	; 247
    2394:	8c 93       	st	X, r24
	CLR_BIT(ADMUX, MUX2);
    2396:	a7 e2       	ldi	r26, 0x27	; 39
    2398:	b0 e0       	ldi	r27, 0x00	; 0
    239a:	e7 e2       	ldi	r30, 0x27	; 39
    239c:	f0 e0       	ldi	r31, 0x00	; 0
    239e:	80 81       	ld	r24, Z
    23a0:	8b 7f       	andi	r24, 0xFB	; 251
    23a2:	8c 93       	st	X, r24
	CLR_BIT(ADMUX, MUX1);
    23a4:	a7 e2       	ldi	r26, 0x27	; 39
    23a6:	b0 e0       	ldi	r27, 0x00	; 0
    23a8:	e7 e2       	ldi	r30, 0x27	; 39
    23aa:	f0 e0       	ldi	r31, 0x00	; 0
    23ac:	80 81       	ld	r24, Z
    23ae:	8d 7f       	andi	r24, 0xFD	; 253
    23b0:	8c 93       	st	X, r24
	CLR_BIT(ADMUX, MUX0);
    23b2:	a7 e2       	ldi	r26, 0x27	; 39
    23b4:	b0 e0       	ldi	r27, 0x00	; 0
    23b6:	e7 e2       	ldi	r30, 0x27	; 39
    23b8:	f0 e0       	ldi	r31, 0x00	; 0
    23ba:	80 81       	ld	r24, Z
    23bc:	8e 7f       	andi	r24, 0xFE	; 254
    23be:	8c 93       	st	X, r24
	 * ADIE = 0 Disable ADC Interrupt
	 * ADATE = 0 Disable Auto Trigger
	 * ADPS2:0 = 111 to choose ADC_Clock = F_CPU/128 = 16Mhz/128 = 125Khz --> ADC must operate in range 50-200Khz
	 */
	// Enables ADC
	SET_BIT(ADCSRA, ADEN);
    23c0:	a6 e2       	ldi	r26, 0x26	; 38
    23c2:	b0 e0       	ldi	r27, 0x00	; 0
    23c4:	e6 e2       	ldi	r30, 0x26	; 38
    23c6:	f0 e0       	ldi	r31, 0x00	; 0
    23c8:	80 81       	ld	r24, Z
    23ca:	80 68       	ori	r24, 0x80	; 128
    23cc:	8c 93       	st	X, r24
	CLR_BIT(ADCSRA, ADIE);
    23ce:	a6 e2       	ldi	r26, 0x26	; 38
    23d0:	b0 e0       	ldi	r27, 0x00	; 0
    23d2:	e6 e2       	ldi	r30, 0x26	; 38
    23d4:	f0 e0       	ldi	r31, 0x00	; 0
    23d6:	80 81       	ld	r24, Z
    23d8:	87 7f       	andi	r24, 0xF7	; 247
    23da:	8c 93       	st	X, r24
	CLR_BIT(ADCSRA, ADATE);
    23dc:	a6 e2       	ldi	r26, 0x26	; 38
    23de:	b0 e0       	ldi	r27, 0x00	; 0
    23e0:	e6 e2       	ldi	r30, 0x26	; 38
    23e2:	f0 e0       	ldi	r31, 0x00	; 0
    23e4:	80 81       	ld	r24, Z
    23e6:	8f 7d       	andi	r24, 0xDF	; 223
    23e8:	8c 93       	st	X, r24

	// Choose Prescaler: 128
	SET_BIT(ADCSRA, ADPS2);
    23ea:	a6 e2       	ldi	r26, 0x26	; 38
    23ec:	b0 e0       	ldi	r27, 0x00	; 0
    23ee:	e6 e2       	ldi	r30, 0x26	; 38
    23f0:	f0 e0       	ldi	r31, 0x00	; 0
    23f2:	80 81       	ld	r24, Z
    23f4:	84 60       	ori	r24, 0x04	; 4
    23f6:	8c 93       	st	X, r24
	SET_BIT(ADCSRA, ADPS1);
    23f8:	a6 e2       	ldi	r26, 0x26	; 38
    23fa:	b0 e0       	ldi	r27, 0x00	; 0
    23fc:	e6 e2       	ldi	r30, 0x26	; 38
    23fe:	f0 e0       	ldi	r31, 0x00	; 0
    2400:	80 81       	ld	r24, Z
    2402:	82 60       	ori	r24, 0x02	; 2
    2404:	8c 93       	st	X, r24
	SET_BIT(ADCSRA, ADPS0);
    2406:	a6 e2       	ldi	r26, 0x26	; 38
    2408:	b0 e0       	ldi	r27, 0x00	; 0
    240a:	e6 e2       	ldi	r30, 0x26	; 38
    240c:	f0 e0       	ldi	r31, 0x00	; 0
    240e:	80 81       	ld	r24, Z
    2410:	81 60       	ori	r24, 0x01	; 1
    2412:	8c 93       	st	X, r24

}
    2414:	cf 91       	pop	r28
    2416:	df 91       	pop	r29
    2418:	08 95       	ret

0000241a <ADC_readChannel>:


// Reads the content written to the selected channel of the ADC
uint16 ADC_readChannel(uint8 channel_num) {
    241a:	df 93       	push	r29
    241c:	cf 93       	push	r28
    241e:	0f 92       	push	r0
    2420:	cd b7       	in	r28, 0x3d	; 61
    2422:	de b7       	in	r29, 0x3e	; 62
    2424:	89 83       	std	Y+1, r24	; 0x01

	// Insert Channel Number in ADMUX Procedure

	// Clears first 5 bits to zero
	ADMUX &= 0xE0; // 0b1110 0000
    2426:	a7 e2       	ldi	r26, 0x27	; 39
    2428:	b0 e0       	ldi	r27, 0x00	; 0
    242a:	e7 e2       	ldi	r30, 0x27	; 39
    242c:	f0 e0       	ldi	r31, 0x00	; 0
    242e:	80 81       	ld	r24, Z
    2430:	80 7e       	andi	r24, 0xE0	; 224
    2432:	8c 93       	st	X, r24

	// Mask the Channel No. Input with max channel No.
	channel_num &= 0x07; // 0b0000 0111
    2434:	89 81       	ldd	r24, Y+1	; 0x01
    2436:	87 70       	andi	r24, 0x07	; 7
    2438:	89 83       	std	Y+1, r24	; 0x01

	// Insert Channel no. into ADMUX Register
	ADMUX |= channel_num;
    243a:	a7 e2       	ldi	r26, 0x27	; 39
    243c:	b0 e0       	ldi	r27, 0x00	; 0
    243e:	e7 e2       	ldi	r30, 0x27	; 39
    2440:	f0 e0       	ldi	r31, 0x00	; 0
    2442:	90 81       	ld	r25, Z
    2444:	89 81       	ldd	r24, Y+1	; 0x01
    2446:	89 2b       	or	r24, r25
    2448:	8c 93       	st	X, r24

	// Starts ADC Conversion
	SET_BIT(ADCSRA, ADSC);
    244a:	a6 e2       	ldi	r26, 0x26	; 38
    244c:	b0 e0       	ldi	r27, 0x00	; 0
    244e:	e6 e2       	ldi	r30, 0x26	; 38
    2450:	f0 e0       	ldi	r31, 0x00	; 0
    2452:	80 81       	ld	r24, Z
    2454:	80 64       	ori	r24, 0x40	; 64
    2456:	8c 93       	st	X, r24

	// Busy wait (Polling) untill ADIF = 1
	while ( BIT_IS_CLR(ADCSRA, ADIF) );
    2458:	e6 e2       	ldi	r30, 0x26	; 38
    245a:	f0 e0       	ldi	r31, 0x00	; 0
    245c:	80 81       	ld	r24, Z
    245e:	88 2f       	mov	r24, r24
    2460:	90 e0       	ldi	r25, 0x00	; 0
    2462:	80 71       	andi	r24, 0x10	; 16
    2464:	90 70       	andi	r25, 0x00	; 0
    2466:	00 97       	sbiw	r24, 0x00	; 0
    2468:	b9 f3       	breq	.-18     	; 0x2458 <ADC_readChannel+0x3e>

	// sET FLAG BY 1 TO CLEAR
	SET_BIT(ADCSRA, ADIF);
    246a:	a6 e2       	ldi	r26, 0x26	; 38
    246c:	b0 e0       	ldi	r27, 0x00	; 0
    246e:	e6 e2       	ldi	r30, 0x26	; 38
    2470:	f0 e0       	ldi	r31, 0x00	; 0
    2472:	80 81       	ld	r24, Z
    2474:	80 61       	ori	r24, 0x10	; 16
    2476:	8c 93       	st	X, r24

	// Read Data
	return ADC;
    2478:	e4 e2       	ldi	r30, 0x24	; 36
    247a:	f0 e0       	ldi	r31, 0x00	; 0
    247c:	80 81       	ld	r24, Z
    247e:	91 81       	ldd	r25, Z+1	; 0x01
}
    2480:	0f 90       	pop	r0
    2482:	cf 91       	pop	r28
    2484:	df 91       	pop	r29
    2486:	08 95       	ret

00002488 <SEGMENT_Init>:
/*
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
SEGMENT_Error_t SEGMENT_Init(uint8 port_num) {
    2488:	df 93       	push	r29
    248a:	cf 93       	push	r28
    248c:	00 d0       	rcall	.+0      	; 0x248e <SEGMENT_Init+0x6>
    248e:	cd b7       	in	r28, 0x3d	; 61
    2490:	de b7       	in	r29, 0x3e	; 62
    2492:	8a 83       	std	Y+2, r24	; 0x02
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	uint8_t SEGMENT_Driver_Checker = NULL;
    2494:	19 82       	std	Y+1, r1	; 0x01

	if((port_num >= NUM_OF_PORTS)) {
    2496:	8a 81       	ldd	r24, Y+2	; 0x02
    2498:	84 30       	cpi	r24, 0x04	; 4
    249a:	18 f0       	brcs	.+6      	; 0x24a2 <SEGMENT_Init+0x1a>
		SEGMENT_Driver_Checker = SEGMENT_WRONG_PORT_NUMBER;
    249c:	82 e0       	ldi	r24, 0x02	; 2
    249e:	89 83       	std	Y+1, r24	; 0x01
    24a0:	15 c0       	rjmp	.+42     	; 0x24cc <SEGMENT_Init+0x44>
	}
	else {
		/* Setup the pin direction as required */
		GPIO_setupPinDirection(port_num, PIN_0, PIN_OUTPUT);
    24a2:	8a 81       	ldd	r24, Y+2	; 0x02
    24a4:	60 e0       	ldi	r22, 0x00	; 0
    24a6:	41 e0       	ldi	r20, 0x01	; 1
    24a8:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <GPIO_setupPinDirection>
		GPIO_setupPinDirection(port_num, PIN_1, PIN_OUTPUT);
    24ac:	8a 81       	ldd	r24, Y+2	; 0x02
    24ae:	61 e0       	ldi	r22, 0x01	; 1
    24b0:	41 e0       	ldi	r20, 0x01	; 1
    24b2:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <GPIO_setupPinDirection>
		GPIO_setupPinDirection(port_num, PIN_2, PIN_OUTPUT);
    24b6:	8a 81       	ldd	r24, Y+2	; 0x02
    24b8:	62 e0       	ldi	r22, 0x02	; 2
    24ba:	41 e0       	ldi	r20, 0x01	; 1
    24bc:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <GPIO_setupPinDirection>
		GPIO_setupPinDirection(port_num, PIN_3, PIN_OUTPUT);
    24c0:	8a 81       	ldd	r24, Y+2	; 0x02
    24c2:	63 e0       	ldi	r22, 0x03	; 3
    24c4:	41 e0       	ldi	r20, 0x01	; 1
    24c6:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <GPIO_setupPinDirection>
		SEGMENT_Driver_Checker = SEGMENT_OK;
    24ca:	19 82       	std	Y+1, r1	; 0x01
	}
	return SEGMENT_Driver_Checker;
    24cc:	89 81       	ldd	r24, Y+1	; 0x01
}
    24ce:	0f 90       	pop	r0
    24d0:	0f 90       	pop	r0
    24d2:	cf 91       	pop	r28
    24d4:	df 91       	pop	r29
    24d6:	08 95       	ret

000024d8 <SEGMENT_DISPLAY>:

SEGMENT_Error_t SEGMENT_DISPLAY(uint8 port_num, uint8 value) {
    24d8:	df 93       	push	r29
    24da:	cf 93       	push	r28
    24dc:	00 d0       	rcall	.+0      	; 0x24de <SEGMENT_DISPLAY+0x6>
    24de:	00 d0       	rcall	.+0      	; 0x24e0 <SEGMENT_DISPLAY+0x8>
    24e0:	0f 92       	push	r0
    24e2:	cd b7       	in	r28, 0x3d	; 61
    24e4:	de b7       	in	r29, 0x3e	; 62
    24e6:	8a 83       	std	Y+2, r24	; 0x02
    24e8:	6b 83       	std	Y+3, r22	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	uint8_t SEGMENT_Driver_Checker = NULL;
    24ea:	19 82       	std	Y+1, r1	; 0x01

	if((port_num >= NUM_OF_PORTS)) {
    24ec:	8a 81       	ldd	r24, Y+2	; 0x02
    24ee:	84 30       	cpi	r24, 0x04	; 4
    24f0:	18 f0       	brcs	.+6      	; 0x24f8 <SEGMENT_DISPLAY+0x20>
		SEGMENT_Driver_Checker = SEGMENT_WRONG_PORT_NUMBER;
    24f2:	82 e0       	ldi	r24, 0x02	; 2
    24f4:	89 83       	std	Y+1, r24	; 0x01
    24f6:	24 c1       	rjmp	.+584    	; 0x2740 <SEGMENT_DISPLAY+0x268>
	}
	else if((value < 0 && value > 9)) {
		SEGMENT_Driver_Checker = SEGMENT_WRONG_VALUE;
	}
	else {
		switch(value) {
    24f8:	8b 81       	ldd	r24, Y+3	; 0x03
    24fa:	28 2f       	mov	r18, r24
    24fc:	30 e0       	ldi	r19, 0x00	; 0
    24fe:	3d 83       	std	Y+5, r19	; 0x05
    2500:	2c 83       	std	Y+4, r18	; 0x04
    2502:	8c 81       	ldd	r24, Y+4	; 0x04
    2504:	9d 81       	ldd	r25, Y+5	; 0x05
    2506:	84 30       	cpi	r24, 0x04	; 4
    2508:	91 05       	cpc	r25, r1
    250a:	09 f4       	brne	.+2      	; 0x250e <SEGMENT_DISPLAY+0x36>
    250c:	9b c0       	rjmp	.+310    	; 0x2644 <SEGMENT_DISPLAY+0x16c>
    250e:	2c 81       	ldd	r18, Y+4	; 0x04
    2510:	3d 81       	ldd	r19, Y+5	; 0x05
    2512:	25 30       	cpi	r18, 0x05	; 5
    2514:	31 05       	cpc	r19, r1
    2516:	ec f4       	brge	.+58     	; 0x2552 <SEGMENT_DISPLAY+0x7a>
    2518:	8c 81       	ldd	r24, Y+4	; 0x04
    251a:	9d 81       	ldd	r25, Y+5	; 0x05
    251c:	81 30       	cpi	r24, 0x01	; 1
    251e:	91 05       	cpc	r25, r1
    2520:	09 f4       	brne	.+2      	; 0x2524 <SEGMENT_DISPLAY+0x4c>
    2522:	51 c0       	rjmp	.+162    	; 0x25c6 <SEGMENT_DISPLAY+0xee>
    2524:	2c 81       	ldd	r18, Y+4	; 0x04
    2526:	3d 81       	ldd	r19, Y+5	; 0x05
    2528:	22 30       	cpi	r18, 0x02	; 2
    252a:	31 05       	cpc	r19, r1
    252c:	2c f4       	brge	.+10     	; 0x2538 <SEGMENT_DISPLAY+0x60>
    252e:	8c 81       	ldd	r24, Y+4	; 0x04
    2530:	9d 81       	ldd	r25, Y+5	; 0x05
    2532:	00 97       	sbiw	r24, 0x00	; 0
    2534:	99 f1       	breq	.+102    	; 0x259c <SEGMENT_DISPLAY+0xc4>
    2536:	03 c1       	rjmp	.+518    	; 0x273e <SEGMENT_DISPLAY+0x266>
    2538:	2c 81       	ldd	r18, Y+4	; 0x04
    253a:	3d 81       	ldd	r19, Y+5	; 0x05
    253c:	22 30       	cpi	r18, 0x02	; 2
    253e:	31 05       	cpc	r19, r1
    2540:	09 f4       	brne	.+2      	; 0x2544 <SEGMENT_DISPLAY+0x6c>
    2542:	56 c0       	rjmp	.+172    	; 0x25f0 <SEGMENT_DISPLAY+0x118>
    2544:	8c 81       	ldd	r24, Y+4	; 0x04
    2546:	9d 81       	ldd	r25, Y+5	; 0x05
    2548:	83 30       	cpi	r24, 0x03	; 3
    254a:	91 05       	cpc	r25, r1
    254c:	09 f4       	brne	.+2      	; 0x2550 <SEGMENT_DISPLAY+0x78>
    254e:	65 c0       	rjmp	.+202    	; 0x261a <SEGMENT_DISPLAY+0x142>
    2550:	f6 c0       	rjmp	.+492    	; 0x273e <SEGMENT_DISPLAY+0x266>
    2552:	2c 81       	ldd	r18, Y+4	; 0x04
    2554:	3d 81       	ldd	r19, Y+5	; 0x05
    2556:	27 30       	cpi	r18, 0x07	; 7
    2558:	31 05       	cpc	r19, r1
    255a:	09 f4       	brne	.+2      	; 0x255e <SEGMENT_DISPLAY+0x86>
    255c:	b2 c0       	rjmp	.+356    	; 0x26c2 <SEGMENT_DISPLAY+0x1ea>
    255e:	8c 81       	ldd	r24, Y+4	; 0x04
    2560:	9d 81       	ldd	r25, Y+5	; 0x05
    2562:	88 30       	cpi	r24, 0x08	; 8
    2564:	91 05       	cpc	r25, r1
    2566:	6c f4       	brge	.+26     	; 0x2582 <SEGMENT_DISPLAY+0xaa>
    2568:	2c 81       	ldd	r18, Y+4	; 0x04
    256a:	3d 81       	ldd	r19, Y+5	; 0x05
    256c:	25 30       	cpi	r18, 0x05	; 5
    256e:	31 05       	cpc	r19, r1
    2570:	09 f4       	brne	.+2      	; 0x2574 <SEGMENT_DISPLAY+0x9c>
    2572:	7d c0       	rjmp	.+250    	; 0x266e <SEGMENT_DISPLAY+0x196>
    2574:	8c 81       	ldd	r24, Y+4	; 0x04
    2576:	9d 81       	ldd	r25, Y+5	; 0x05
    2578:	86 30       	cpi	r24, 0x06	; 6
    257a:	91 05       	cpc	r25, r1
    257c:	09 f4       	brne	.+2      	; 0x2580 <SEGMENT_DISPLAY+0xa8>
    257e:	8c c0       	rjmp	.+280    	; 0x2698 <SEGMENT_DISPLAY+0x1c0>
    2580:	de c0       	rjmp	.+444    	; 0x273e <SEGMENT_DISPLAY+0x266>
    2582:	2c 81       	ldd	r18, Y+4	; 0x04
    2584:	3d 81       	ldd	r19, Y+5	; 0x05
    2586:	28 30       	cpi	r18, 0x08	; 8
    2588:	31 05       	cpc	r19, r1
    258a:	09 f4       	brne	.+2      	; 0x258e <SEGMENT_DISPLAY+0xb6>
    258c:	af c0       	rjmp	.+350    	; 0x26ec <SEGMENT_DISPLAY+0x214>
    258e:	8c 81       	ldd	r24, Y+4	; 0x04
    2590:	9d 81       	ldd	r25, Y+5	; 0x05
    2592:	89 30       	cpi	r24, 0x09	; 9
    2594:	91 05       	cpc	r25, r1
    2596:	09 f4       	brne	.+2      	; 0x259a <SEGMENT_DISPLAY+0xc2>
    2598:	be c0       	rjmp	.+380    	; 0x2716 <SEGMENT_DISPLAY+0x23e>
    259a:	d1 c0       	rjmp	.+418    	; 0x273e <SEGMENT_DISPLAY+0x266>
			case 0:
				GPIO_writePin(port_num, PIN_0, LOGIC_LOW);
    259c:	8a 81       	ldd	r24, Y+2	; 0x02
    259e:	60 e0       	ldi	r22, 0x00	; 0
    25a0:	40 e0       	ldi	r20, 0x00	; 0
    25a2:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
				GPIO_writePin(port_num, PIN_1, LOGIC_LOW);
    25a6:	8a 81       	ldd	r24, Y+2	; 0x02
    25a8:	61 e0       	ldi	r22, 0x01	; 1
    25aa:	40 e0       	ldi	r20, 0x00	; 0
    25ac:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
				GPIO_writePin(port_num, PIN_2, LOGIC_LOW);
    25b0:	8a 81       	ldd	r24, Y+2	; 0x02
    25b2:	62 e0       	ldi	r22, 0x02	; 2
    25b4:	40 e0       	ldi	r20, 0x00	; 0
    25b6:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
				GPIO_writePin(port_num, PIN_3, LOGIC_LOW);
    25ba:	8a 81       	ldd	r24, Y+2	; 0x02
    25bc:	63 e0       	ldi	r22, 0x03	; 3
    25be:	40 e0       	ldi	r20, 0x00	; 0
    25c0:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
    25c4:	bc c0       	rjmp	.+376    	; 0x273e <SEGMENT_DISPLAY+0x266>
				break;
			case 1:
				GPIO_writePin(port_num, PIN_0, LOGIC_HIGH);
    25c6:	8a 81       	ldd	r24, Y+2	; 0x02
    25c8:	60 e0       	ldi	r22, 0x00	; 0
    25ca:	41 e0       	ldi	r20, 0x01	; 1
    25cc:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
				GPIO_writePin(port_num, PIN_1, LOGIC_LOW);
    25d0:	8a 81       	ldd	r24, Y+2	; 0x02
    25d2:	61 e0       	ldi	r22, 0x01	; 1
    25d4:	40 e0       	ldi	r20, 0x00	; 0
    25d6:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
				GPIO_writePin(port_num, PIN_2, LOGIC_LOW);
    25da:	8a 81       	ldd	r24, Y+2	; 0x02
    25dc:	62 e0       	ldi	r22, 0x02	; 2
    25de:	40 e0       	ldi	r20, 0x00	; 0
    25e0:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
				GPIO_writePin(port_num, PIN_3, LOGIC_LOW);
    25e4:	8a 81       	ldd	r24, Y+2	; 0x02
    25e6:	63 e0       	ldi	r22, 0x03	; 3
    25e8:	40 e0       	ldi	r20, 0x00	; 0
    25ea:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
    25ee:	a7 c0       	rjmp	.+334    	; 0x273e <SEGMENT_DISPLAY+0x266>
				break;
			case 2:
				GPIO_writePin(port_num, PIN_0, LOGIC_LOW);
    25f0:	8a 81       	ldd	r24, Y+2	; 0x02
    25f2:	60 e0       	ldi	r22, 0x00	; 0
    25f4:	40 e0       	ldi	r20, 0x00	; 0
    25f6:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
				GPIO_writePin(port_num, PIN_1, LOGIC_HIGH);
    25fa:	8a 81       	ldd	r24, Y+2	; 0x02
    25fc:	61 e0       	ldi	r22, 0x01	; 1
    25fe:	41 e0       	ldi	r20, 0x01	; 1
    2600:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
				GPIO_writePin(port_num, PIN_2, LOGIC_LOW);
    2604:	8a 81       	ldd	r24, Y+2	; 0x02
    2606:	62 e0       	ldi	r22, 0x02	; 2
    2608:	40 e0       	ldi	r20, 0x00	; 0
    260a:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
				GPIO_writePin(port_num, PIN_3, LOGIC_LOW);
    260e:	8a 81       	ldd	r24, Y+2	; 0x02
    2610:	63 e0       	ldi	r22, 0x03	; 3
    2612:	40 e0       	ldi	r20, 0x00	; 0
    2614:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
    2618:	92 c0       	rjmp	.+292    	; 0x273e <SEGMENT_DISPLAY+0x266>
				break;
			case 3:
				GPIO_writePin(port_num, PIN_0, LOGIC_HIGH);
    261a:	8a 81       	ldd	r24, Y+2	; 0x02
    261c:	60 e0       	ldi	r22, 0x00	; 0
    261e:	41 e0       	ldi	r20, 0x01	; 1
    2620:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
				GPIO_writePin(port_num, PIN_1, LOGIC_HIGH);
    2624:	8a 81       	ldd	r24, Y+2	; 0x02
    2626:	61 e0       	ldi	r22, 0x01	; 1
    2628:	41 e0       	ldi	r20, 0x01	; 1
    262a:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
				GPIO_writePin(port_num, PIN_2, LOGIC_LOW);
    262e:	8a 81       	ldd	r24, Y+2	; 0x02
    2630:	62 e0       	ldi	r22, 0x02	; 2
    2632:	40 e0       	ldi	r20, 0x00	; 0
    2634:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
				GPIO_writePin(port_num, PIN_3, LOGIC_LOW);
    2638:	8a 81       	ldd	r24, Y+2	; 0x02
    263a:	63 e0       	ldi	r22, 0x03	; 3
    263c:	40 e0       	ldi	r20, 0x00	; 0
    263e:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
    2642:	7d c0       	rjmp	.+250    	; 0x273e <SEGMENT_DISPLAY+0x266>
				break;
			case 4:
				GPIO_writePin(port_num, PIN_0, LOGIC_LOW);
    2644:	8a 81       	ldd	r24, Y+2	; 0x02
    2646:	60 e0       	ldi	r22, 0x00	; 0
    2648:	40 e0       	ldi	r20, 0x00	; 0
    264a:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
				GPIO_writePin(port_num, PIN_1, LOGIC_LOW);
    264e:	8a 81       	ldd	r24, Y+2	; 0x02
    2650:	61 e0       	ldi	r22, 0x01	; 1
    2652:	40 e0       	ldi	r20, 0x00	; 0
    2654:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
				GPIO_writePin(port_num, PIN_2, LOGIC_HIGH);
    2658:	8a 81       	ldd	r24, Y+2	; 0x02
    265a:	62 e0       	ldi	r22, 0x02	; 2
    265c:	41 e0       	ldi	r20, 0x01	; 1
    265e:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
				GPIO_writePin(port_num, PIN_3, LOGIC_LOW);
    2662:	8a 81       	ldd	r24, Y+2	; 0x02
    2664:	63 e0       	ldi	r22, 0x03	; 3
    2666:	40 e0       	ldi	r20, 0x00	; 0
    2668:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
    266c:	68 c0       	rjmp	.+208    	; 0x273e <SEGMENT_DISPLAY+0x266>
				break;
			case 5:
				GPIO_writePin(port_num, PIN_0, LOGIC_HIGH);
    266e:	8a 81       	ldd	r24, Y+2	; 0x02
    2670:	60 e0       	ldi	r22, 0x00	; 0
    2672:	41 e0       	ldi	r20, 0x01	; 1
    2674:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
				GPIO_writePin(port_num, PIN_1, LOGIC_LOW);
    2678:	8a 81       	ldd	r24, Y+2	; 0x02
    267a:	61 e0       	ldi	r22, 0x01	; 1
    267c:	40 e0       	ldi	r20, 0x00	; 0
    267e:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
				GPIO_writePin(port_num, PIN_2, LOGIC_HIGH);
    2682:	8a 81       	ldd	r24, Y+2	; 0x02
    2684:	62 e0       	ldi	r22, 0x02	; 2
    2686:	41 e0       	ldi	r20, 0x01	; 1
    2688:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
				GPIO_writePin(port_num, PIN_3, LOGIC_LOW);
    268c:	8a 81       	ldd	r24, Y+2	; 0x02
    268e:	63 e0       	ldi	r22, 0x03	; 3
    2690:	40 e0       	ldi	r20, 0x00	; 0
    2692:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
    2696:	53 c0       	rjmp	.+166    	; 0x273e <SEGMENT_DISPLAY+0x266>
				break;
			case 6:
				GPIO_writePin(port_num, PIN_0, LOGIC_LOW);
    2698:	8a 81       	ldd	r24, Y+2	; 0x02
    269a:	60 e0       	ldi	r22, 0x00	; 0
    269c:	40 e0       	ldi	r20, 0x00	; 0
    269e:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
				GPIO_writePin(port_num, PIN_1, LOGIC_HIGH);
    26a2:	8a 81       	ldd	r24, Y+2	; 0x02
    26a4:	61 e0       	ldi	r22, 0x01	; 1
    26a6:	41 e0       	ldi	r20, 0x01	; 1
    26a8:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
				GPIO_writePin(port_num, PIN_2, LOGIC_HIGH);
    26ac:	8a 81       	ldd	r24, Y+2	; 0x02
    26ae:	62 e0       	ldi	r22, 0x02	; 2
    26b0:	41 e0       	ldi	r20, 0x01	; 1
    26b2:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
				GPIO_writePin(port_num, PIN_3, LOGIC_LOW);
    26b6:	8a 81       	ldd	r24, Y+2	; 0x02
    26b8:	63 e0       	ldi	r22, 0x03	; 3
    26ba:	40 e0       	ldi	r20, 0x00	; 0
    26bc:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
    26c0:	3e c0       	rjmp	.+124    	; 0x273e <SEGMENT_DISPLAY+0x266>
				break;
			case 7:
				GPIO_writePin(port_num, PIN_0, LOGIC_HIGH);
    26c2:	8a 81       	ldd	r24, Y+2	; 0x02
    26c4:	60 e0       	ldi	r22, 0x00	; 0
    26c6:	41 e0       	ldi	r20, 0x01	; 1
    26c8:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
				GPIO_writePin(port_num, PIN_1, LOGIC_HIGH);
    26cc:	8a 81       	ldd	r24, Y+2	; 0x02
    26ce:	61 e0       	ldi	r22, 0x01	; 1
    26d0:	41 e0       	ldi	r20, 0x01	; 1
    26d2:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
				GPIO_writePin(port_num, PIN_2, LOGIC_HIGH);
    26d6:	8a 81       	ldd	r24, Y+2	; 0x02
    26d8:	62 e0       	ldi	r22, 0x02	; 2
    26da:	41 e0       	ldi	r20, 0x01	; 1
    26dc:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
				GPIO_writePin(port_num, PIN_3, LOGIC_LOW);
    26e0:	8a 81       	ldd	r24, Y+2	; 0x02
    26e2:	63 e0       	ldi	r22, 0x03	; 3
    26e4:	40 e0       	ldi	r20, 0x00	; 0
    26e6:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
    26ea:	29 c0       	rjmp	.+82     	; 0x273e <SEGMENT_DISPLAY+0x266>
				break;
			case 8:
				GPIO_writePin(port_num, PIN_0, LOGIC_LOW);
    26ec:	8a 81       	ldd	r24, Y+2	; 0x02
    26ee:	60 e0       	ldi	r22, 0x00	; 0
    26f0:	40 e0       	ldi	r20, 0x00	; 0
    26f2:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
				GPIO_writePin(port_num, PIN_1, LOGIC_LOW);
    26f6:	8a 81       	ldd	r24, Y+2	; 0x02
    26f8:	61 e0       	ldi	r22, 0x01	; 1
    26fa:	40 e0       	ldi	r20, 0x00	; 0
    26fc:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
				GPIO_writePin(port_num, PIN_2, LOGIC_LOW);
    2700:	8a 81       	ldd	r24, Y+2	; 0x02
    2702:	62 e0       	ldi	r22, 0x02	; 2
    2704:	40 e0       	ldi	r20, 0x00	; 0
    2706:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
				GPIO_writePin(port_num, PIN_3, LOGIC_HIGH);
    270a:	8a 81       	ldd	r24, Y+2	; 0x02
    270c:	63 e0       	ldi	r22, 0x03	; 3
    270e:	41 e0       	ldi	r20, 0x01	; 1
    2710:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
    2714:	14 c0       	rjmp	.+40     	; 0x273e <SEGMENT_DISPLAY+0x266>
				break;
			case 9:
				GPIO_writePin(port_num, PIN_0, LOGIC_HIGH);
    2716:	8a 81       	ldd	r24, Y+2	; 0x02
    2718:	60 e0       	ldi	r22, 0x00	; 0
    271a:	41 e0       	ldi	r20, 0x01	; 1
    271c:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
				GPIO_writePin(port_num, PIN_1, LOGIC_LOW);
    2720:	8a 81       	ldd	r24, Y+2	; 0x02
    2722:	61 e0       	ldi	r22, 0x01	; 1
    2724:	40 e0       	ldi	r20, 0x00	; 0
    2726:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
				GPIO_writePin(port_num, PIN_2, LOGIC_LOW);
    272a:	8a 81       	ldd	r24, Y+2	; 0x02
    272c:	62 e0       	ldi	r22, 0x02	; 2
    272e:	40 e0       	ldi	r20, 0x00	; 0
    2730:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
				GPIO_writePin(port_num, PIN_3, LOGIC_HIGH);
    2734:	8a 81       	ldd	r24, Y+2	; 0x02
    2736:	63 e0       	ldi	r22, 0x03	; 3
    2738:	41 e0       	ldi	r20, 0x01	; 1
    273a:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
				break;
		}
		SEGMENT_Driver_Checker = SEGMENT_OK;
    273e:	19 82       	std	Y+1, r1	; 0x01
	}
	return SEGMENT_Driver_Checker;
    2740:	89 81       	ldd	r24, Y+1	; 0x01
}
    2742:	0f 90       	pop	r0
    2744:	0f 90       	pop	r0
    2746:	0f 90       	pop	r0
    2748:	0f 90       	pop	r0
    274a:	0f 90       	pop	r0
    274c:	cf 91       	pop	r28
    274e:	df 91       	pop	r29
    2750:	08 95       	ret

00002752 <LM35_getTemperature>:
#include "avr/io.h" /* To use the IO Ports Registers */
#include <util/delay.h>


// Initializes and enables the ADC Module to start functionality
uint8 LM35_getTemperature(void) {
    2752:	df 93       	push	r29
    2754:	cf 93       	push	r28
    2756:	00 d0       	rcall	.+0      	; 0x2758 <LM35_getTemperature+0x6>
    2758:	cd b7       	in	r28, 0x3d	; 61
    275a:	de b7       	in	r29, 0x3e	; 62
	uint8 temperature = 0;
    275c:	1a 82       	std	Y+2, r1	; 0x02
	uint8 ADC_Value = 0;
    275e:	19 82       	std	Y+1, r1	; 0x01
	ADC_Value = ADC_readChannel(LM35_CH_ID);
    2760:	82 e0       	ldi	r24, 0x02	; 2
    2762:	0e 94 0d 12 	call	0x241a	; 0x241a <ADC_readChannel>
    2766:	89 83       	std	Y+1, r24	; 0x01

	temperature = (uint8) ( ( (uint32)ADC_Value * LM35_MAX_TEMP * ADC_REFERENCE_VOLT_VALUE) / (ADC_MAX_VALUE * LM35_MAX_VOLT) );
    2768:	89 81       	ldd	r24, Y+1	; 0x01
    276a:	88 2f       	mov	r24, r24
    276c:	90 e0       	ldi	r25, 0x00	; 0
    276e:	a0 e0       	ldi	r26, 0x00	; 0
    2770:	b0 e0       	ldi	r27, 0x00	; 0
    2772:	2e ee       	ldi	r18, 0xEE	; 238
    2774:	32 e0       	ldi	r19, 0x02	; 2
    2776:	40 e0       	ldi	r20, 0x00	; 0
    2778:	50 e0       	ldi	r21, 0x00	; 0
    277a:	bc 01       	movw	r22, r24
    277c:	cd 01       	movw	r24, r26
    277e:	0e 94 06 20 	call	0x400c	; 0x400c <__mulsi3>
    2782:	dc 01       	movw	r26, r24
    2784:	cb 01       	movw	r24, r22
    2786:	bc 01       	movw	r22, r24
    2788:	cd 01       	movw	r24, r26
    278a:	0e 94 07 05 	call	0xa0e	; 0xa0e <__floatunsisf>
    278e:	dc 01       	movw	r26, r24
    2790:	cb 01       	movw	r24, r22
    2792:	bc 01       	movw	r22, r24
    2794:	cd 01       	movw	r24, r26
    2796:	20 e0       	ldi	r18, 0x00	; 0
    2798:	30 ed       	ldi	r19, 0xD0	; 208
    279a:	4f eb       	ldi	r20, 0xBF	; 191
    279c:	54 e4       	ldi	r21, 0x44	; 68
    279e:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    27a2:	dc 01       	movw	r26, r24
    27a4:	cb 01       	movw	r24, r22
    27a6:	bc 01       	movw	r22, r24
    27a8:	cd 01       	movw	r24, r26
    27aa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    27ae:	dc 01       	movw	r26, r24
    27b0:	cb 01       	movw	r24, r22
    27b2:	8a 83       	std	Y+2, r24	; 0x02

	return temperature;
    27b4:	8a 81       	ldd	r24, Y+2	; 0x02

}
    27b6:	0f 90       	pop	r0
    27b8:	0f 90       	pop	r0
    27ba:	cf 91       	pop	r28
    27bc:	df 91       	pop	r29
    27be:	08 95       	ret

000027c0 <LED_Init>:
/*
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
LED_Error_t LED_Init(uint8 port_num, uint8 pin_num) {
    27c0:	df 93       	push	r29
    27c2:	cf 93       	push	r28
    27c4:	00 d0       	rcall	.+0      	; 0x27c6 <LED_Init+0x6>
    27c6:	0f 92       	push	r0
    27c8:	cd b7       	in	r28, 0x3d	; 61
    27ca:	de b7       	in	r29, 0x3e	; 62
    27cc:	8a 83       	std	Y+2, r24	; 0x02
    27ce:	6b 83       	std	Y+3, r22	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	uint8_t LED_Driver_Checker = NULL;
    27d0:	19 82       	std	Y+1, r1	; 0x01
	if((pin_num >= NUM_OF_PINS_PER_PORT)) {
    27d2:	8b 81       	ldd	r24, Y+3	; 0x03
    27d4:	88 30       	cpi	r24, 0x08	; 8
    27d6:	18 f0       	brcs	.+6      	; 0x27de <LED_Init+0x1e>
		LED_Driver_Checker = LED_WRONG_PIN_NUMBER;
    27d8:	81 e0       	ldi	r24, 0x01	; 1
    27da:	89 83       	std	Y+1, r24	; 0x01
    27dc:	0c c0       	rjmp	.+24     	; 0x27f6 <LED_Init+0x36>
	}
	else if((port_num >= NUM_OF_PORTS)) {
    27de:	8a 81       	ldd	r24, Y+2	; 0x02
    27e0:	84 30       	cpi	r24, 0x04	; 4
    27e2:	18 f0       	brcs	.+6      	; 0x27ea <LED_Init+0x2a>
		LED_Driver_Checker = LED_WRONG_PORT_NUMBER;
    27e4:	82 e0       	ldi	r24, 0x02	; 2
    27e6:	89 83       	std	Y+1, r24	; 0x01
    27e8:	06 c0       	rjmp	.+12     	; 0x27f6 <LED_Init+0x36>
	}
	else {
		/* Setup the pin direction as required */
		GPIO_setupPinDirection(port_num, pin_num, PIN_OUTPUT);
    27ea:	8a 81       	ldd	r24, Y+2	; 0x02
    27ec:	6b 81       	ldd	r22, Y+3	; 0x03
    27ee:	41 e0       	ldi	r20, 0x01	; 1
    27f0:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <GPIO_setupPinDirection>
		LED_Driver_Checker = LED_OK;
    27f4:	19 82       	std	Y+1, r1	; 0x01
	}
	return LED_Driver_Checker;
    27f6:	89 81       	ldd	r24, Y+1	; 0x01
}
    27f8:	0f 90       	pop	r0
    27fa:	0f 90       	pop	r0
    27fc:	0f 90       	pop	r0
    27fe:	cf 91       	pop	r28
    2800:	df 91       	pop	r29
    2802:	08 95       	ret

00002804 <LED_On>:
 * Description :
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
LED_Error_t LED_On(uint8 port_num, uint8 pin_num) {
    2804:	df 93       	push	r29
    2806:	cf 93       	push	r28
    2808:	00 d0       	rcall	.+0      	; 0x280a <LED_On+0x6>
    280a:	0f 92       	push	r0
    280c:	cd b7       	in	r28, 0x3d	; 61
    280e:	de b7       	in	r29, 0x3e	; 62
    2810:	8a 83       	std	Y+2, r24	; 0x02
    2812:	6b 83       	std	Y+3, r22	; 0x03

	uint8_t LED_Driver_Checker = NULL;
    2814:	19 82       	std	Y+1, r1	; 0x01
		if((pin_num >= NUM_OF_PINS_PER_PORT)) {
    2816:	8b 81       	ldd	r24, Y+3	; 0x03
    2818:	88 30       	cpi	r24, 0x08	; 8
    281a:	18 f0       	brcs	.+6      	; 0x2822 <LED_On+0x1e>
			LED_Driver_Checker = LED_WRONG_PIN_NUMBER;
    281c:	81 e0       	ldi	r24, 0x01	; 1
    281e:	89 83       	std	Y+1, r24	; 0x01
    2820:	0c c0       	rjmp	.+24     	; 0x283a <LED_On+0x36>
		}
		else if((port_num >= NUM_OF_PORTS)) {
    2822:	8a 81       	ldd	r24, Y+2	; 0x02
    2824:	84 30       	cpi	r24, 0x04	; 4
    2826:	18 f0       	brcs	.+6      	; 0x282e <LED_On+0x2a>
			LED_Driver_Checker = LED_WRONG_PORT_NUMBER;
    2828:	82 e0       	ldi	r24, 0x02	; 2
    282a:	89 83       	std	Y+1, r24	; 0x01
    282c:	06 c0       	rjmp	.+12     	; 0x283a <LED_On+0x36>
		}
		else {
			/* Setup the pin direction as required */
			#if (LED_MODE == LED_NEGATIVE_LOGIC)
				GPIO_writePin(port_num, pin_num, LOGIC_LOW);
    282e:	8a 81       	ldd	r24, Y+2	; 0x02
    2830:	6b 81       	ldd	r22, Y+3	; 0x03
    2832:	40 e0       	ldi	r20, 0x00	; 0
    2834:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
			#elif (LED_MODE == LED_POSITIVE_LOGIC)
				GPIO_writePin(port_num, pin_num, LOGIC_HIGH);
			#endif
			LED_Driver_Checker = LED_OK;
    2838:	19 82       	std	Y+1, r1	; 0x01
		}
		return LED_Driver_Checker;
    283a:	89 81       	ldd	r24, Y+1	; 0x01
}
    283c:	0f 90       	pop	r0
    283e:	0f 90       	pop	r0
    2840:	0f 90       	pop	r0
    2842:	cf 91       	pop	r28
    2844:	df 91       	pop	r29
    2846:	08 95       	ret

00002848 <LED_Off>:
/*
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
LED_Error_t LED_Off(uint8 port_num, uint8 pin_num) {
    2848:	df 93       	push	r29
    284a:	cf 93       	push	r28
    284c:	00 d0       	rcall	.+0      	; 0x284e <LED_Off+0x6>
    284e:	0f 92       	push	r0
    2850:	cd b7       	in	r28, 0x3d	; 61
    2852:	de b7       	in	r29, 0x3e	; 62
    2854:	8a 83       	std	Y+2, r24	; 0x02
    2856:	6b 83       	std	Y+3, r22	; 0x03

	uint8_t LED_Driver_Checker = NULL;
    2858:	19 82       	std	Y+1, r1	; 0x01
		if((pin_num >= NUM_OF_PINS_PER_PORT)) {
    285a:	8b 81       	ldd	r24, Y+3	; 0x03
    285c:	88 30       	cpi	r24, 0x08	; 8
    285e:	18 f0       	brcs	.+6      	; 0x2866 <LED_Off+0x1e>
			LED_Driver_Checker = LED_WRONG_PIN_NUMBER;
    2860:	81 e0       	ldi	r24, 0x01	; 1
    2862:	89 83       	std	Y+1, r24	; 0x01
    2864:	0c c0       	rjmp	.+24     	; 0x287e <LED_Off+0x36>
		}
		else if((port_num >= NUM_OF_PORTS)) {
    2866:	8a 81       	ldd	r24, Y+2	; 0x02
    2868:	84 30       	cpi	r24, 0x04	; 4
    286a:	18 f0       	brcs	.+6      	; 0x2872 <LED_Off+0x2a>
			LED_Driver_Checker = LED_WRONG_PORT_NUMBER;
    286c:	82 e0       	ldi	r24, 0x02	; 2
    286e:	89 83       	std	Y+1, r24	; 0x01
    2870:	06 c0       	rjmp	.+12     	; 0x287e <LED_Off+0x36>
		}
		else {
			/* Setup the pin direction as required */
			#if (LED_MODE == LED_NEGATIVE_LOGIC)
				GPIO_writePin(port_num, pin_num, LOGIC_HIGH);
    2872:	8a 81       	ldd	r24, Y+2	; 0x02
    2874:	6b 81       	ldd	r22, Y+3	; 0x03
    2876:	41 e0       	ldi	r20, 0x01	; 1
    2878:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
			#elif (LED_MODE == LED_POSITIVE_LOGIC)
				GPIO_writePin(port_num, pin_num, LOGIC_LOW);
			#endif
			LED_Driver_Checker = LED_OK;
    287c:	19 82       	std	Y+1, r1	; 0x01
		}
		return LED_Driver_Checker;
    287e:	89 81       	ldd	r24, Y+1	; 0x01
}
    2880:	0f 90       	pop	r0
    2882:	0f 90       	pop	r0
    2884:	0f 90       	pop	r0
    2886:	cf 91       	pop	r28
    2888:	df 91       	pop	r29
    288a:	08 95       	ret

0000288c <LED_Toggle>:

LED_Error_t LED_Toggle(uint8 port_num, uint8 pin_num) {
    288c:	df 93       	push	r29
    288e:	cf 93       	push	r28
    2890:	00 d0       	rcall	.+0      	; 0x2892 <LED_Toggle+0x6>
    2892:	0f 92       	push	r0
    2894:	cd b7       	in	r28, 0x3d	; 61
    2896:	de b7       	in	r29, 0x3e	; 62
    2898:	8a 83       	std	Y+2, r24	; 0x02
    289a:	6b 83       	std	Y+3, r22	; 0x03

	uint8_t LED_Driver_Checker = NULL;
    289c:	19 82       	std	Y+1, r1	; 0x01
		if((pin_num >= NUM_OF_PINS_PER_PORT)) {
    289e:	8b 81       	ldd	r24, Y+3	; 0x03
    28a0:	88 30       	cpi	r24, 0x08	; 8
    28a2:	18 f0       	brcs	.+6      	; 0x28aa <LED_Toggle+0x1e>
			LED_Driver_Checker = LED_WRONG_PIN_NUMBER;
    28a4:	81 e0       	ldi	r24, 0x01	; 1
    28a6:	89 83       	std	Y+1, r24	; 0x01
    28a8:	0b c0       	rjmp	.+22     	; 0x28c0 <LED_Toggle+0x34>
		}
		else if((port_num >= NUM_OF_PORTS)) {
    28aa:	8a 81       	ldd	r24, Y+2	; 0x02
    28ac:	84 30       	cpi	r24, 0x04	; 4
    28ae:	18 f0       	brcs	.+6      	; 0x28b6 <LED_Toggle+0x2a>
			LED_Driver_Checker = LED_WRONG_PORT_NUMBER;
    28b0:	82 e0       	ldi	r24, 0x02	; 2
    28b2:	89 83       	std	Y+1, r24	; 0x01
    28b4:	05 c0       	rjmp	.+10     	; 0x28c0 <LED_Toggle+0x34>
		}
		else {
			/* Setup the pin direction as required */
			GPIO_togglePin(port_num, pin_num);
    28b6:	8a 81       	ldd	r24, Y+2	; 0x02
    28b8:	6b 81       	ldd	r22, Y+3	; 0x03
    28ba:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <GPIO_togglePin>
			LED_Driver_Checker = LED_OK;
    28be:	19 82       	std	Y+1, r1	; 0x01
		}
		return LED_Driver_Checker;
    28c0:	89 81       	ldd	r24, Y+1	; 0x01
}
    28c2:	0f 90       	pop	r0
    28c4:	0f 90       	pop	r0
    28c6:	0f 90       	pop	r0
    28c8:	cf 91       	pop	r28
    28ca:	df 91       	pop	r29
    28cc:	08 95       	ret

000028ce <LCD_Init>:
#include "avr/io.h" /* To use the IO Ports Registers */
#include <util/delay.h>


// Initializes and enables the LCD Module to start functionality
void LCD_Init(void) {
    28ce:	df 93       	push	r29
    28d0:	cf 93       	push	r28
    28d2:	cd b7       	in	r28, 0x3d	; 61
    28d4:	de b7       	in	r29, 0x3e	; 62
    28d6:	2e 97       	sbiw	r28, 0x0e	; 14
    28d8:	0f b6       	in	r0, 0x3f	; 63
    28da:	f8 94       	cli
    28dc:	de bf       	out	0x3e, r29	; 62
    28de:	0f be       	out	0x3f, r0	; 63
    28e0:	cd bf       	out	0x3d, r28	; 61
	// Initialize RS Pin
	GPIO_setupPinDirection(LCD_INIT_PORT, LCD_RS, PIN_OUTPUT);
    28e2:	80 e0       	ldi	r24, 0x00	; 0
    28e4:	61 e0       	ldi	r22, 0x01	; 1
    28e6:	41 e0       	ldi	r20, 0x01	; 1
    28e8:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <GPIO_setupPinDirection>

	// Initialize Enable Pin
	GPIO_setupPinDirection(LCD_INIT_PORT, LCD_ENABLE, PIN_OUTPUT);
    28ec:	80 e0       	ldi	r24, 0x00	; 0
    28ee:	62 e0       	ldi	r22, 0x02	; 2
    28f0:	41 e0       	ldi	r20, 0x01	; 1
    28f2:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <GPIO_setupPinDirection>
    28f6:	80 e0       	ldi	r24, 0x00	; 0
    28f8:	90 e0       	ldi	r25, 0x00	; 0
    28fa:	a0 ea       	ldi	r26, 0xA0	; 160
    28fc:	b1 e4       	ldi	r27, 0x41	; 65
    28fe:	8b 87       	std	Y+11, r24	; 0x0b
    2900:	9c 87       	std	Y+12, r25	; 0x0c
    2902:	ad 87       	std	Y+13, r26	; 0x0d
    2904:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2906:	6b 85       	ldd	r22, Y+11	; 0x0b
    2908:	7c 85       	ldd	r23, Y+12	; 0x0c
    290a:	8d 85       	ldd	r24, Y+13	; 0x0d
    290c:	9e 85       	ldd	r25, Y+14	; 0x0e
    290e:	20 e0       	ldi	r18, 0x00	; 0
    2910:	30 e0       	ldi	r19, 0x00	; 0
    2912:	4a e7       	ldi	r20, 0x7A	; 122
    2914:	53 e4       	ldi	r21, 0x43	; 67
    2916:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    291a:	dc 01       	movw	r26, r24
    291c:	cb 01       	movw	r24, r22
    291e:	8f 83       	std	Y+7, r24	; 0x07
    2920:	98 87       	std	Y+8, r25	; 0x08
    2922:	a9 87       	std	Y+9, r26	; 0x09
    2924:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2926:	6f 81       	ldd	r22, Y+7	; 0x07
    2928:	78 85       	ldd	r23, Y+8	; 0x08
    292a:	89 85       	ldd	r24, Y+9	; 0x09
    292c:	9a 85       	ldd	r25, Y+10	; 0x0a
    292e:	20 e0       	ldi	r18, 0x00	; 0
    2930:	30 e0       	ldi	r19, 0x00	; 0
    2932:	40 e8       	ldi	r20, 0x80	; 128
    2934:	5f e3       	ldi	r21, 0x3F	; 63
    2936:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    293a:	88 23       	and	r24, r24
    293c:	2c f4       	brge	.+10     	; 0x2948 <LCD_Init+0x7a>
		__ticks = 1;
    293e:	81 e0       	ldi	r24, 0x01	; 1
    2940:	90 e0       	ldi	r25, 0x00	; 0
    2942:	9e 83       	std	Y+6, r25	; 0x06
    2944:	8d 83       	std	Y+5, r24	; 0x05
    2946:	3f c0       	rjmp	.+126    	; 0x29c6 <LCD_Init+0xf8>
	else if (__tmp > 65535)
    2948:	6f 81       	ldd	r22, Y+7	; 0x07
    294a:	78 85       	ldd	r23, Y+8	; 0x08
    294c:	89 85       	ldd	r24, Y+9	; 0x09
    294e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2950:	20 e0       	ldi	r18, 0x00	; 0
    2952:	3f ef       	ldi	r19, 0xFF	; 255
    2954:	4f e7       	ldi	r20, 0x7F	; 127
    2956:	57 e4       	ldi	r21, 0x47	; 71
    2958:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    295c:	18 16       	cp	r1, r24
    295e:	4c f5       	brge	.+82     	; 0x29b2 <LCD_Init+0xe4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2960:	6b 85       	ldd	r22, Y+11	; 0x0b
    2962:	7c 85       	ldd	r23, Y+12	; 0x0c
    2964:	8d 85       	ldd	r24, Y+13	; 0x0d
    2966:	9e 85       	ldd	r25, Y+14	; 0x0e
    2968:	20 e0       	ldi	r18, 0x00	; 0
    296a:	30 e0       	ldi	r19, 0x00	; 0
    296c:	40 e2       	ldi	r20, 0x20	; 32
    296e:	51 e4       	ldi	r21, 0x41	; 65
    2970:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2974:	dc 01       	movw	r26, r24
    2976:	cb 01       	movw	r24, r22
    2978:	bc 01       	movw	r22, r24
    297a:	cd 01       	movw	r24, r26
    297c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2980:	dc 01       	movw	r26, r24
    2982:	cb 01       	movw	r24, r22
    2984:	9e 83       	std	Y+6, r25	; 0x06
    2986:	8d 83       	std	Y+5, r24	; 0x05
    2988:	0f c0       	rjmp	.+30     	; 0x29a8 <LCD_Init+0xda>
    298a:	89 e1       	ldi	r24, 0x19	; 25
    298c:	90 e0       	ldi	r25, 0x00	; 0
    298e:	9c 83       	std	Y+4, r25	; 0x04
    2990:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2992:	8b 81       	ldd	r24, Y+3	; 0x03
    2994:	9c 81       	ldd	r25, Y+4	; 0x04
    2996:	01 97       	sbiw	r24, 0x01	; 1
    2998:	f1 f7       	brne	.-4      	; 0x2996 <LCD_Init+0xc8>
    299a:	9c 83       	std	Y+4, r25	; 0x04
    299c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    299e:	8d 81       	ldd	r24, Y+5	; 0x05
    29a0:	9e 81       	ldd	r25, Y+6	; 0x06
    29a2:	01 97       	sbiw	r24, 0x01	; 1
    29a4:	9e 83       	std	Y+6, r25	; 0x06
    29a6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    29a8:	8d 81       	ldd	r24, Y+5	; 0x05
    29aa:	9e 81       	ldd	r25, Y+6	; 0x06
    29ac:	00 97       	sbiw	r24, 0x00	; 0
    29ae:	69 f7       	brne	.-38     	; 0x298a <LCD_Init+0xbc>
    29b0:	14 c0       	rjmp	.+40     	; 0x29da <LCD_Init+0x10c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    29b2:	6f 81       	ldd	r22, Y+7	; 0x07
    29b4:	78 85       	ldd	r23, Y+8	; 0x08
    29b6:	89 85       	ldd	r24, Y+9	; 0x09
    29b8:	9a 85       	ldd	r25, Y+10	; 0x0a
    29ba:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    29be:	dc 01       	movw	r26, r24
    29c0:	cb 01       	movw	r24, r22
    29c2:	9e 83       	std	Y+6, r25	; 0x06
    29c4:	8d 83       	std	Y+5, r24	; 0x05
    29c6:	8d 81       	ldd	r24, Y+5	; 0x05
    29c8:	9e 81       	ldd	r25, Y+6	; 0x06
    29ca:	9a 83       	std	Y+2, r25	; 0x02
    29cc:	89 83       	std	Y+1, r24	; 0x01
    29ce:	89 81       	ldd	r24, Y+1	; 0x01
    29d0:	9a 81       	ldd	r25, Y+2	; 0x02
    29d2:	01 97       	sbiw	r24, 0x01	; 1
    29d4:	f1 f7       	brne	.-4      	; 0x29d2 <LCD_Init+0x104>
    29d6:	9a 83       	std	Y+2, r25	; 0x02
    29d8:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(20);

	// Initializing Sending Commands
	// Checks which BIT Mode, 4 or 8 line bit
	if (LCD_BIT_MODE == 4) {
		GPIO_setupPinDirection(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 0), PIN_OUTPUT);
    29da:	80 e0       	ldi	r24, 0x00	; 0
    29dc:	63 e0       	ldi	r22, 0x03	; 3
    29de:	41 e0       	ldi	r20, 0x01	; 1
    29e0:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <GPIO_setupPinDirection>
		GPIO_setupPinDirection(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 1), PIN_OUTPUT);
    29e4:	80 e0       	ldi	r24, 0x00	; 0
    29e6:	64 e0       	ldi	r22, 0x04	; 4
    29e8:	41 e0       	ldi	r20, 0x01	; 1
    29ea:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <GPIO_setupPinDirection>
		GPIO_setupPinDirection(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 2), PIN_OUTPUT);
    29ee:	80 e0       	ldi	r24, 0x00	; 0
    29f0:	65 e0       	ldi	r22, 0x05	; 5
    29f2:	41 e0       	ldi	r20, 0x01	; 1
    29f4:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <GPIO_setupPinDirection>
		GPIO_setupPinDirection(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 3), PIN_OUTPUT);
    29f8:	80 e0       	ldi	r24, 0x00	; 0
    29fa:	66 e0       	ldi	r22, 0x06	; 6
    29fc:	41 e0       	ldi	r20, 0x01	; 1
    29fe:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <GPIO_setupPinDirection>

		LCD_sendCommand(LCD_TWO_LINE_FOUR_BIT_INIT1);
    2a02:	83 e3       	ldi	r24, 0x33	; 51
    2a04:	0e 94 19 15 	call	0x2a32	; 0x2a32 <LCD_sendCommand>
		LCD_sendCommand(LCD_TWO_LINE_FOUR_BIT_INIT2);
    2a08:	82 e3       	ldi	r24, 0x32	; 50
    2a0a:	0e 94 19 15 	call	0x2a32	; 0x2a32 <LCD_sendCommand>
		LCD_sendCommand(LCD_TWO_LINE_FOUR_BIT);
    2a0e:	88 e2       	ldi	r24, 0x28	; 40
    2a10:	0e 94 19 15 	call	0x2a32	; 0x2a32 <LCD_sendCommand>

		LCD_sendCommand(LCD_TWO_LINE_EIGHT_BIT);
	}

	// Makes the cursor off
	LCD_sendCommand(LCD_CURSOR_OFF);
    2a14:	8c e0       	ldi	r24, 0x0C	; 12
    2a16:	0e 94 19 15 	call	0x2a32	; 0x2a32 <LCD_sendCommand>
	// Clears Display
	LCD_sendCommand(LCD_CLEAR_DISPLAY);
    2a1a:	81 e0       	ldi	r24, 0x01	; 1
    2a1c:	0e 94 19 15 	call	0x2a32	; 0x2a32 <LCD_sendCommand>
}
    2a20:	2e 96       	adiw	r28, 0x0e	; 14
    2a22:	0f b6       	in	r0, 0x3f	; 63
    2a24:	f8 94       	cli
    2a26:	de bf       	out	0x3e, r29	; 62
    2a28:	0f be       	out	0x3f, r0	; 63
    2a2a:	cd bf       	out	0x3d, r28	; 61
    2a2c:	cf 91       	pop	r28
    2a2e:	df 91       	pop	r29
    2a30:	08 95       	ret

00002a32 <LCD_sendCommand>:


// Sends a command to the LCD
void LCD_sendCommand(uint8 command) {
    2a32:	0f 93       	push	r16
    2a34:	1f 93       	push	r17
    2a36:	df 93       	push	r29
    2a38:	cf 93       	push	r28
    2a3a:	cd b7       	in	r28, 0x3d	; 61
    2a3c:	de b7       	in	r29, 0x3e	; 62
    2a3e:	c3 56       	subi	r28, 0x63	; 99
    2a40:	d0 40       	sbci	r29, 0x00	; 0
    2a42:	0f b6       	in	r0, 0x3f	; 63
    2a44:	f8 94       	cli
    2a46:	de bf       	out	0x3e, r29	; 62
    2a48:	0f be       	out	0x3f, r0	; 63
    2a4a:	cd bf       	out	0x3d, r28	; 61
    2a4c:	fe 01       	movw	r30, r28
    2a4e:	ed 59       	subi	r30, 0x9D	; 157
    2a50:	ff 4f       	sbci	r31, 0xFF	; 255
    2a52:	80 83       	st	Z, r24
	// Set RS Pin to '0'
	GPIO_writePin(LCD_INIT_PORT, LCD_RS, LOGIC_LOW);
    2a54:	80 e0       	ldi	r24, 0x00	; 0
    2a56:	61 e0       	ldi	r22, 0x01	; 1
    2a58:	40 e0       	ldi	r20, 0x00	; 0
    2a5a:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
    2a5e:	fe 01       	movw	r30, r28
    2a60:	e1 5a       	subi	r30, 0xA1	; 161
    2a62:	ff 4f       	sbci	r31, 0xFF	; 255
    2a64:	80 e0       	ldi	r24, 0x00	; 0
    2a66:	90 e0       	ldi	r25, 0x00	; 0
    2a68:	a0 e8       	ldi	r26, 0x80	; 128
    2a6a:	bf e3       	ldi	r27, 0x3F	; 63
    2a6c:	80 83       	st	Z, r24
    2a6e:	91 83       	std	Z+1, r25	; 0x01
    2a70:	a2 83       	std	Z+2, r26	; 0x02
    2a72:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2a74:	8e 01       	movw	r16, r28
    2a76:	05 5a       	subi	r16, 0xA5	; 165
    2a78:	1f 4f       	sbci	r17, 0xFF	; 255
    2a7a:	fe 01       	movw	r30, r28
    2a7c:	e1 5a       	subi	r30, 0xA1	; 161
    2a7e:	ff 4f       	sbci	r31, 0xFF	; 255
    2a80:	60 81       	ld	r22, Z
    2a82:	71 81       	ldd	r23, Z+1	; 0x01
    2a84:	82 81       	ldd	r24, Z+2	; 0x02
    2a86:	93 81       	ldd	r25, Z+3	; 0x03
    2a88:	20 e0       	ldi	r18, 0x00	; 0
    2a8a:	30 e0       	ldi	r19, 0x00	; 0
    2a8c:	4a e7       	ldi	r20, 0x7A	; 122
    2a8e:	53 e4       	ldi	r21, 0x43	; 67
    2a90:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2a94:	dc 01       	movw	r26, r24
    2a96:	cb 01       	movw	r24, r22
    2a98:	f8 01       	movw	r30, r16
    2a9a:	80 83       	st	Z, r24
    2a9c:	91 83       	std	Z+1, r25	; 0x01
    2a9e:	a2 83       	std	Z+2, r26	; 0x02
    2aa0:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2aa2:	fe 01       	movw	r30, r28
    2aa4:	e5 5a       	subi	r30, 0xA5	; 165
    2aa6:	ff 4f       	sbci	r31, 0xFF	; 255
    2aa8:	60 81       	ld	r22, Z
    2aaa:	71 81       	ldd	r23, Z+1	; 0x01
    2aac:	82 81       	ldd	r24, Z+2	; 0x02
    2aae:	93 81       	ldd	r25, Z+3	; 0x03
    2ab0:	20 e0       	ldi	r18, 0x00	; 0
    2ab2:	30 e0       	ldi	r19, 0x00	; 0
    2ab4:	40 e8       	ldi	r20, 0x80	; 128
    2ab6:	5f e3       	ldi	r21, 0x3F	; 63
    2ab8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2abc:	88 23       	and	r24, r24
    2abe:	44 f4       	brge	.+16     	; 0x2ad0 <LCD_sendCommand+0x9e>
		__ticks = 1;
    2ac0:	fe 01       	movw	r30, r28
    2ac2:	e7 5a       	subi	r30, 0xA7	; 167
    2ac4:	ff 4f       	sbci	r31, 0xFF	; 255
    2ac6:	81 e0       	ldi	r24, 0x01	; 1
    2ac8:	90 e0       	ldi	r25, 0x00	; 0
    2aca:	91 83       	std	Z+1, r25	; 0x01
    2acc:	80 83       	st	Z, r24
    2ace:	64 c0       	rjmp	.+200    	; 0x2b98 <LCD_sendCommand+0x166>
	else if (__tmp > 65535)
    2ad0:	fe 01       	movw	r30, r28
    2ad2:	e5 5a       	subi	r30, 0xA5	; 165
    2ad4:	ff 4f       	sbci	r31, 0xFF	; 255
    2ad6:	60 81       	ld	r22, Z
    2ad8:	71 81       	ldd	r23, Z+1	; 0x01
    2ada:	82 81       	ldd	r24, Z+2	; 0x02
    2adc:	93 81       	ldd	r25, Z+3	; 0x03
    2ade:	20 e0       	ldi	r18, 0x00	; 0
    2ae0:	3f ef       	ldi	r19, 0xFF	; 255
    2ae2:	4f e7       	ldi	r20, 0x7F	; 127
    2ae4:	57 e4       	ldi	r21, 0x47	; 71
    2ae6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2aea:	18 16       	cp	r1, r24
    2aec:	0c f0       	brlt	.+2      	; 0x2af0 <LCD_sendCommand+0xbe>
    2aee:	43 c0       	rjmp	.+134    	; 0x2b76 <LCD_sendCommand+0x144>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2af0:	fe 01       	movw	r30, r28
    2af2:	e1 5a       	subi	r30, 0xA1	; 161
    2af4:	ff 4f       	sbci	r31, 0xFF	; 255
    2af6:	60 81       	ld	r22, Z
    2af8:	71 81       	ldd	r23, Z+1	; 0x01
    2afa:	82 81       	ldd	r24, Z+2	; 0x02
    2afc:	93 81       	ldd	r25, Z+3	; 0x03
    2afe:	20 e0       	ldi	r18, 0x00	; 0
    2b00:	30 e0       	ldi	r19, 0x00	; 0
    2b02:	40 e2       	ldi	r20, 0x20	; 32
    2b04:	51 e4       	ldi	r21, 0x41	; 65
    2b06:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2b0a:	dc 01       	movw	r26, r24
    2b0c:	cb 01       	movw	r24, r22
    2b0e:	8e 01       	movw	r16, r28
    2b10:	07 5a       	subi	r16, 0xA7	; 167
    2b12:	1f 4f       	sbci	r17, 0xFF	; 255
    2b14:	bc 01       	movw	r22, r24
    2b16:	cd 01       	movw	r24, r26
    2b18:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2b1c:	dc 01       	movw	r26, r24
    2b1e:	cb 01       	movw	r24, r22
    2b20:	f8 01       	movw	r30, r16
    2b22:	91 83       	std	Z+1, r25	; 0x01
    2b24:	80 83       	st	Z, r24
    2b26:	1f c0       	rjmp	.+62     	; 0x2b66 <LCD_sendCommand+0x134>
    2b28:	fe 01       	movw	r30, r28
    2b2a:	e9 5a       	subi	r30, 0xA9	; 169
    2b2c:	ff 4f       	sbci	r31, 0xFF	; 255
    2b2e:	89 e1       	ldi	r24, 0x19	; 25
    2b30:	90 e0       	ldi	r25, 0x00	; 0
    2b32:	91 83       	std	Z+1, r25	; 0x01
    2b34:	80 83       	st	Z, r24
    2b36:	fe 01       	movw	r30, r28
    2b38:	e9 5a       	subi	r30, 0xA9	; 169
    2b3a:	ff 4f       	sbci	r31, 0xFF	; 255
    2b3c:	80 81       	ld	r24, Z
    2b3e:	91 81       	ldd	r25, Z+1	; 0x01
    2b40:	01 97       	sbiw	r24, 0x01	; 1
    2b42:	f1 f7       	brne	.-4      	; 0x2b40 <LCD_sendCommand+0x10e>
    2b44:	fe 01       	movw	r30, r28
    2b46:	e9 5a       	subi	r30, 0xA9	; 169
    2b48:	ff 4f       	sbci	r31, 0xFF	; 255
    2b4a:	91 83       	std	Z+1, r25	; 0x01
    2b4c:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2b4e:	de 01       	movw	r26, r28
    2b50:	a7 5a       	subi	r26, 0xA7	; 167
    2b52:	bf 4f       	sbci	r27, 0xFF	; 255
    2b54:	fe 01       	movw	r30, r28
    2b56:	e7 5a       	subi	r30, 0xA7	; 167
    2b58:	ff 4f       	sbci	r31, 0xFF	; 255
    2b5a:	80 81       	ld	r24, Z
    2b5c:	91 81       	ldd	r25, Z+1	; 0x01
    2b5e:	01 97       	sbiw	r24, 0x01	; 1
    2b60:	11 96       	adiw	r26, 0x01	; 1
    2b62:	9c 93       	st	X, r25
    2b64:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2b66:	fe 01       	movw	r30, r28
    2b68:	e7 5a       	subi	r30, 0xA7	; 167
    2b6a:	ff 4f       	sbci	r31, 0xFF	; 255
    2b6c:	80 81       	ld	r24, Z
    2b6e:	91 81       	ldd	r25, Z+1	; 0x01
    2b70:	00 97       	sbiw	r24, 0x00	; 0
    2b72:	d1 f6       	brne	.-76     	; 0x2b28 <LCD_sendCommand+0xf6>
    2b74:	27 c0       	rjmp	.+78     	; 0x2bc4 <LCD_sendCommand+0x192>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2b76:	8e 01       	movw	r16, r28
    2b78:	07 5a       	subi	r16, 0xA7	; 167
    2b7a:	1f 4f       	sbci	r17, 0xFF	; 255
    2b7c:	fe 01       	movw	r30, r28
    2b7e:	e5 5a       	subi	r30, 0xA5	; 165
    2b80:	ff 4f       	sbci	r31, 0xFF	; 255
    2b82:	60 81       	ld	r22, Z
    2b84:	71 81       	ldd	r23, Z+1	; 0x01
    2b86:	82 81       	ldd	r24, Z+2	; 0x02
    2b88:	93 81       	ldd	r25, Z+3	; 0x03
    2b8a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2b8e:	dc 01       	movw	r26, r24
    2b90:	cb 01       	movw	r24, r22
    2b92:	f8 01       	movw	r30, r16
    2b94:	91 83       	std	Z+1, r25	; 0x01
    2b96:	80 83       	st	Z, r24
    2b98:	de 01       	movw	r26, r28
    2b9a:	ab 5a       	subi	r26, 0xAB	; 171
    2b9c:	bf 4f       	sbci	r27, 0xFF	; 255
    2b9e:	fe 01       	movw	r30, r28
    2ba0:	e7 5a       	subi	r30, 0xA7	; 167
    2ba2:	ff 4f       	sbci	r31, 0xFF	; 255
    2ba4:	80 81       	ld	r24, Z
    2ba6:	91 81       	ldd	r25, Z+1	; 0x01
    2ba8:	8d 93       	st	X+, r24
    2baa:	9c 93       	st	X, r25
    2bac:	fe 01       	movw	r30, r28
    2bae:	eb 5a       	subi	r30, 0xAB	; 171
    2bb0:	ff 4f       	sbci	r31, 0xFF	; 255
    2bb2:	80 81       	ld	r24, Z
    2bb4:	91 81       	ldd	r25, Z+1	; 0x01
    2bb6:	01 97       	sbiw	r24, 0x01	; 1
    2bb8:	f1 f7       	brne	.-4      	; 0x2bb6 <LCD_sendCommand+0x184>
    2bba:	fe 01       	movw	r30, r28
    2bbc:	eb 5a       	subi	r30, 0xAB	; 171
    2bbe:	ff 4f       	sbci	r31, 0xFF	; 255
    2bc0:	91 83       	std	Z+1, r25	; 0x01
    2bc2:	80 83       	st	Z, r24
	_delay_ms(1);

	// Set Enable Pin to '1'
	GPIO_writePin(LCD_INIT_PORT, LCD_ENABLE, LOGIC_HIGH);
    2bc4:	80 e0       	ldi	r24, 0x00	; 0
    2bc6:	62 e0       	ldi	r22, 0x02	; 2
    2bc8:	41 e0       	ldi	r20, 0x01	; 1
    2bca:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
    2bce:	fe 01       	movw	r30, r28
    2bd0:	ef 5a       	subi	r30, 0xAF	; 175
    2bd2:	ff 4f       	sbci	r31, 0xFF	; 255
    2bd4:	80 e0       	ldi	r24, 0x00	; 0
    2bd6:	90 e0       	ldi	r25, 0x00	; 0
    2bd8:	a0 e8       	ldi	r26, 0x80	; 128
    2bda:	bf e3       	ldi	r27, 0x3F	; 63
    2bdc:	80 83       	st	Z, r24
    2bde:	91 83       	std	Z+1, r25	; 0x01
    2be0:	a2 83       	std	Z+2, r26	; 0x02
    2be2:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2be4:	8e 01       	movw	r16, r28
    2be6:	03 5b       	subi	r16, 0xB3	; 179
    2be8:	1f 4f       	sbci	r17, 0xFF	; 255
    2bea:	fe 01       	movw	r30, r28
    2bec:	ef 5a       	subi	r30, 0xAF	; 175
    2bee:	ff 4f       	sbci	r31, 0xFF	; 255
    2bf0:	60 81       	ld	r22, Z
    2bf2:	71 81       	ldd	r23, Z+1	; 0x01
    2bf4:	82 81       	ldd	r24, Z+2	; 0x02
    2bf6:	93 81       	ldd	r25, Z+3	; 0x03
    2bf8:	20 e0       	ldi	r18, 0x00	; 0
    2bfa:	30 e0       	ldi	r19, 0x00	; 0
    2bfc:	4a e7       	ldi	r20, 0x7A	; 122
    2bfe:	53 e4       	ldi	r21, 0x43	; 67
    2c00:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2c04:	dc 01       	movw	r26, r24
    2c06:	cb 01       	movw	r24, r22
    2c08:	f8 01       	movw	r30, r16
    2c0a:	80 83       	st	Z, r24
    2c0c:	91 83       	std	Z+1, r25	; 0x01
    2c0e:	a2 83       	std	Z+2, r26	; 0x02
    2c10:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2c12:	fe 01       	movw	r30, r28
    2c14:	e3 5b       	subi	r30, 0xB3	; 179
    2c16:	ff 4f       	sbci	r31, 0xFF	; 255
    2c18:	60 81       	ld	r22, Z
    2c1a:	71 81       	ldd	r23, Z+1	; 0x01
    2c1c:	82 81       	ldd	r24, Z+2	; 0x02
    2c1e:	93 81       	ldd	r25, Z+3	; 0x03
    2c20:	20 e0       	ldi	r18, 0x00	; 0
    2c22:	30 e0       	ldi	r19, 0x00	; 0
    2c24:	40 e8       	ldi	r20, 0x80	; 128
    2c26:	5f e3       	ldi	r21, 0x3F	; 63
    2c28:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2c2c:	88 23       	and	r24, r24
    2c2e:	44 f4       	brge	.+16     	; 0x2c40 <LCD_sendCommand+0x20e>
		__ticks = 1;
    2c30:	fe 01       	movw	r30, r28
    2c32:	e5 5b       	subi	r30, 0xB5	; 181
    2c34:	ff 4f       	sbci	r31, 0xFF	; 255
    2c36:	81 e0       	ldi	r24, 0x01	; 1
    2c38:	90 e0       	ldi	r25, 0x00	; 0
    2c3a:	91 83       	std	Z+1, r25	; 0x01
    2c3c:	80 83       	st	Z, r24
    2c3e:	64 c0       	rjmp	.+200    	; 0x2d08 <LCD_sendCommand+0x2d6>
	else if (__tmp > 65535)
    2c40:	fe 01       	movw	r30, r28
    2c42:	e3 5b       	subi	r30, 0xB3	; 179
    2c44:	ff 4f       	sbci	r31, 0xFF	; 255
    2c46:	60 81       	ld	r22, Z
    2c48:	71 81       	ldd	r23, Z+1	; 0x01
    2c4a:	82 81       	ldd	r24, Z+2	; 0x02
    2c4c:	93 81       	ldd	r25, Z+3	; 0x03
    2c4e:	20 e0       	ldi	r18, 0x00	; 0
    2c50:	3f ef       	ldi	r19, 0xFF	; 255
    2c52:	4f e7       	ldi	r20, 0x7F	; 127
    2c54:	57 e4       	ldi	r21, 0x47	; 71
    2c56:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2c5a:	18 16       	cp	r1, r24
    2c5c:	0c f0       	brlt	.+2      	; 0x2c60 <LCD_sendCommand+0x22e>
    2c5e:	43 c0       	rjmp	.+134    	; 0x2ce6 <LCD_sendCommand+0x2b4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2c60:	fe 01       	movw	r30, r28
    2c62:	ef 5a       	subi	r30, 0xAF	; 175
    2c64:	ff 4f       	sbci	r31, 0xFF	; 255
    2c66:	60 81       	ld	r22, Z
    2c68:	71 81       	ldd	r23, Z+1	; 0x01
    2c6a:	82 81       	ldd	r24, Z+2	; 0x02
    2c6c:	93 81       	ldd	r25, Z+3	; 0x03
    2c6e:	20 e0       	ldi	r18, 0x00	; 0
    2c70:	30 e0       	ldi	r19, 0x00	; 0
    2c72:	40 e2       	ldi	r20, 0x20	; 32
    2c74:	51 e4       	ldi	r21, 0x41	; 65
    2c76:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2c7a:	dc 01       	movw	r26, r24
    2c7c:	cb 01       	movw	r24, r22
    2c7e:	8e 01       	movw	r16, r28
    2c80:	05 5b       	subi	r16, 0xB5	; 181
    2c82:	1f 4f       	sbci	r17, 0xFF	; 255
    2c84:	bc 01       	movw	r22, r24
    2c86:	cd 01       	movw	r24, r26
    2c88:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2c8c:	dc 01       	movw	r26, r24
    2c8e:	cb 01       	movw	r24, r22
    2c90:	f8 01       	movw	r30, r16
    2c92:	91 83       	std	Z+1, r25	; 0x01
    2c94:	80 83       	st	Z, r24
    2c96:	1f c0       	rjmp	.+62     	; 0x2cd6 <LCD_sendCommand+0x2a4>
    2c98:	fe 01       	movw	r30, r28
    2c9a:	e7 5b       	subi	r30, 0xB7	; 183
    2c9c:	ff 4f       	sbci	r31, 0xFF	; 255
    2c9e:	89 e1       	ldi	r24, 0x19	; 25
    2ca0:	90 e0       	ldi	r25, 0x00	; 0
    2ca2:	91 83       	std	Z+1, r25	; 0x01
    2ca4:	80 83       	st	Z, r24
    2ca6:	fe 01       	movw	r30, r28
    2ca8:	e7 5b       	subi	r30, 0xB7	; 183
    2caa:	ff 4f       	sbci	r31, 0xFF	; 255
    2cac:	80 81       	ld	r24, Z
    2cae:	91 81       	ldd	r25, Z+1	; 0x01
    2cb0:	01 97       	sbiw	r24, 0x01	; 1
    2cb2:	f1 f7       	brne	.-4      	; 0x2cb0 <LCD_sendCommand+0x27e>
    2cb4:	fe 01       	movw	r30, r28
    2cb6:	e7 5b       	subi	r30, 0xB7	; 183
    2cb8:	ff 4f       	sbci	r31, 0xFF	; 255
    2cba:	91 83       	std	Z+1, r25	; 0x01
    2cbc:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2cbe:	de 01       	movw	r26, r28
    2cc0:	a5 5b       	subi	r26, 0xB5	; 181
    2cc2:	bf 4f       	sbci	r27, 0xFF	; 255
    2cc4:	fe 01       	movw	r30, r28
    2cc6:	e5 5b       	subi	r30, 0xB5	; 181
    2cc8:	ff 4f       	sbci	r31, 0xFF	; 255
    2cca:	80 81       	ld	r24, Z
    2ccc:	91 81       	ldd	r25, Z+1	; 0x01
    2cce:	01 97       	sbiw	r24, 0x01	; 1
    2cd0:	11 96       	adiw	r26, 0x01	; 1
    2cd2:	9c 93       	st	X, r25
    2cd4:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2cd6:	fe 01       	movw	r30, r28
    2cd8:	e5 5b       	subi	r30, 0xB5	; 181
    2cda:	ff 4f       	sbci	r31, 0xFF	; 255
    2cdc:	80 81       	ld	r24, Z
    2cde:	91 81       	ldd	r25, Z+1	; 0x01
    2ce0:	00 97       	sbiw	r24, 0x00	; 0
    2ce2:	d1 f6       	brne	.-76     	; 0x2c98 <LCD_sendCommand+0x266>
    2ce4:	27 c0       	rjmp	.+78     	; 0x2d34 <LCD_sendCommand+0x302>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2ce6:	8e 01       	movw	r16, r28
    2ce8:	05 5b       	subi	r16, 0xB5	; 181
    2cea:	1f 4f       	sbci	r17, 0xFF	; 255
    2cec:	fe 01       	movw	r30, r28
    2cee:	e3 5b       	subi	r30, 0xB3	; 179
    2cf0:	ff 4f       	sbci	r31, 0xFF	; 255
    2cf2:	60 81       	ld	r22, Z
    2cf4:	71 81       	ldd	r23, Z+1	; 0x01
    2cf6:	82 81       	ldd	r24, Z+2	; 0x02
    2cf8:	93 81       	ldd	r25, Z+3	; 0x03
    2cfa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2cfe:	dc 01       	movw	r26, r24
    2d00:	cb 01       	movw	r24, r22
    2d02:	f8 01       	movw	r30, r16
    2d04:	91 83       	std	Z+1, r25	; 0x01
    2d06:	80 83       	st	Z, r24
    2d08:	de 01       	movw	r26, r28
    2d0a:	a9 5b       	subi	r26, 0xB9	; 185
    2d0c:	bf 4f       	sbci	r27, 0xFF	; 255
    2d0e:	fe 01       	movw	r30, r28
    2d10:	e5 5b       	subi	r30, 0xB5	; 181
    2d12:	ff 4f       	sbci	r31, 0xFF	; 255
    2d14:	80 81       	ld	r24, Z
    2d16:	91 81       	ldd	r25, Z+1	; 0x01
    2d18:	8d 93       	st	X+, r24
    2d1a:	9c 93       	st	X, r25
    2d1c:	fe 01       	movw	r30, r28
    2d1e:	e9 5b       	subi	r30, 0xB9	; 185
    2d20:	ff 4f       	sbci	r31, 0xFF	; 255
    2d22:	80 81       	ld	r24, Z
    2d24:	91 81       	ldd	r25, Z+1	; 0x01
    2d26:	01 97       	sbiw	r24, 0x01	; 1
    2d28:	f1 f7       	brne	.-4      	; 0x2d26 <LCD_sendCommand+0x2f4>
    2d2a:	fe 01       	movw	r30, r28
    2d2c:	e9 5b       	subi	r30, 0xB9	; 185
    2d2e:	ff 4f       	sbci	r31, 0xFF	; 255
    2d30:	91 83       	std	Z+1, r25	; 0x01
    2d32:	80 83       	st	Z, r24
	_delay_ms(1);

	// Inserts the command in the assigned PORT to be sent to the LCD
	// uint8 BIT_MODE;
	if (LCD_BIT_MODE == 4) {
		GPIO_writePin(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 0), GET_BIT( command, 4 ));
    2d34:	fe 01       	movw	r30, r28
    2d36:	ed 59       	subi	r30, 0x9D	; 157
    2d38:	ff 4f       	sbci	r31, 0xFF	; 255
    2d3a:	80 81       	ld	r24, Z
    2d3c:	82 95       	swap	r24
    2d3e:	8f 70       	andi	r24, 0x0F	; 15
    2d40:	98 2f       	mov	r25, r24
    2d42:	91 70       	andi	r25, 0x01	; 1
    2d44:	80 e0       	ldi	r24, 0x00	; 0
    2d46:	63 e0       	ldi	r22, 0x03	; 3
    2d48:	49 2f       	mov	r20, r25
    2d4a:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
		GPIO_writePin(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 1), GET_BIT( command, 5 ));
    2d4e:	fe 01       	movw	r30, r28
    2d50:	ed 59       	subi	r30, 0x9D	; 157
    2d52:	ff 4f       	sbci	r31, 0xFF	; 255
    2d54:	80 81       	ld	r24, Z
    2d56:	82 95       	swap	r24
    2d58:	86 95       	lsr	r24
    2d5a:	87 70       	andi	r24, 0x07	; 7
    2d5c:	98 2f       	mov	r25, r24
    2d5e:	91 70       	andi	r25, 0x01	; 1
    2d60:	80 e0       	ldi	r24, 0x00	; 0
    2d62:	64 e0       	ldi	r22, 0x04	; 4
    2d64:	49 2f       	mov	r20, r25
    2d66:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
		GPIO_writePin(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 2), GET_BIT( command, 6 ));
    2d6a:	fe 01       	movw	r30, r28
    2d6c:	ed 59       	subi	r30, 0x9D	; 157
    2d6e:	ff 4f       	sbci	r31, 0xFF	; 255
    2d70:	80 81       	ld	r24, Z
    2d72:	82 95       	swap	r24
    2d74:	86 95       	lsr	r24
    2d76:	86 95       	lsr	r24
    2d78:	83 70       	andi	r24, 0x03	; 3
    2d7a:	98 2f       	mov	r25, r24
    2d7c:	91 70       	andi	r25, 0x01	; 1
    2d7e:	80 e0       	ldi	r24, 0x00	; 0
    2d80:	65 e0       	ldi	r22, 0x05	; 5
    2d82:	49 2f       	mov	r20, r25
    2d84:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
		GPIO_writePin(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 3), GET_BIT( command, 7 ));
    2d88:	fe 01       	movw	r30, r28
    2d8a:	ed 59       	subi	r30, 0x9D	; 157
    2d8c:	ff 4f       	sbci	r31, 0xFF	; 255
    2d8e:	80 81       	ld	r24, Z
    2d90:	98 2f       	mov	r25, r24
    2d92:	99 1f       	adc	r25, r25
    2d94:	99 27       	eor	r25, r25
    2d96:	99 1f       	adc	r25, r25
    2d98:	80 e0       	ldi	r24, 0x00	; 0
    2d9a:	66 e0       	ldi	r22, 0x06	; 6
    2d9c:	49 2f       	mov	r20, r25
    2d9e:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
    2da2:	fe 01       	movw	r30, r28
    2da4:	ed 5b       	subi	r30, 0xBD	; 189
    2da6:	ff 4f       	sbci	r31, 0xFF	; 255
    2da8:	80 e0       	ldi	r24, 0x00	; 0
    2daa:	90 e0       	ldi	r25, 0x00	; 0
    2dac:	a0 e8       	ldi	r26, 0x80	; 128
    2dae:	bf e3       	ldi	r27, 0x3F	; 63
    2db0:	80 83       	st	Z, r24
    2db2:	91 83       	std	Z+1, r25	; 0x01
    2db4:	a2 83       	std	Z+2, r26	; 0x02
    2db6:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2db8:	8e 01       	movw	r16, r28
    2dba:	01 5c       	subi	r16, 0xC1	; 193
    2dbc:	1f 4f       	sbci	r17, 0xFF	; 255
    2dbe:	fe 01       	movw	r30, r28
    2dc0:	ed 5b       	subi	r30, 0xBD	; 189
    2dc2:	ff 4f       	sbci	r31, 0xFF	; 255
    2dc4:	60 81       	ld	r22, Z
    2dc6:	71 81       	ldd	r23, Z+1	; 0x01
    2dc8:	82 81       	ldd	r24, Z+2	; 0x02
    2dca:	93 81       	ldd	r25, Z+3	; 0x03
    2dcc:	20 e0       	ldi	r18, 0x00	; 0
    2dce:	30 e0       	ldi	r19, 0x00	; 0
    2dd0:	4a e7       	ldi	r20, 0x7A	; 122
    2dd2:	53 e4       	ldi	r21, 0x43	; 67
    2dd4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2dd8:	dc 01       	movw	r26, r24
    2dda:	cb 01       	movw	r24, r22
    2ddc:	f8 01       	movw	r30, r16
    2dde:	80 83       	st	Z, r24
    2de0:	91 83       	std	Z+1, r25	; 0x01
    2de2:	a2 83       	std	Z+2, r26	; 0x02
    2de4:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2de6:	fe 01       	movw	r30, r28
    2de8:	ff 96       	adiw	r30, 0x3f	; 63
    2dea:	60 81       	ld	r22, Z
    2dec:	71 81       	ldd	r23, Z+1	; 0x01
    2dee:	82 81       	ldd	r24, Z+2	; 0x02
    2df0:	93 81       	ldd	r25, Z+3	; 0x03
    2df2:	20 e0       	ldi	r18, 0x00	; 0
    2df4:	30 e0       	ldi	r19, 0x00	; 0
    2df6:	40 e8       	ldi	r20, 0x80	; 128
    2df8:	5f e3       	ldi	r21, 0x3F	; 63
    2dfa:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2dfe:	88 23       	and	r24, r24
    2e00:	2c f4       	brge	.+10     	; 0x2e0c <LCD_sendCommand+0x3da>
		__ticks = 1;
    2e02:	81 e0       	ldi	r24, 0x01	; 1
    2e04:	90 e0       	ldi	r25, 0x00	; 0
    2e06:	9e af       	std	Y+62, r25	; 0x3e
    2e08:	8d af       	std	Y+61, r24	; 0x3d
    2e0a:	46 c0       	rjmp	.+140    	; 0x2e98 <LCD_sendCommand+0x466>
	else if (__tmp > 65535)
    2e0c:	fe 01       	movw	r30, r28
    2e0e:	ff 96       	adiw	r30, 0x3f	; 63
    2e10:	60 81       	ld	r22, Z
    2e12:	71 81       	ldd	r23, Z+1	; 0x01
    2e14:	82 81       	ldd	r24, Z+2	; 0x02
    2e16:	93 81       	ldd	r25, Z+3	; 0x03
    2e18:	20 e0       	ldi	r18, 0x00	; 0
    2e1a:	3f ef       	ldi	r19, 0xFF	; 255
    2e1c:	4f e7       	ldi	r20, 0x7F	; 127
    2e1e:	57 e4       	ldi	r21, 0x47	; 71
    2e20:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2e24:	18 16       	cp	r1, r24
    2e26:	64 f5       	brge	.+88     	; 0x2e80 <LCD_sendCommand+0x44e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2e28:	fe 01       	movw	r30, r28
    2e2a:	ed 5b       	subi	r30, 0xBD	; 189
    2e2c:	ff 4f       	sbci	r31, 0xFF	; 255
    2e2e:	60 81       	ld	r22, Z
    2e30:	71 81       	ldd	r23, Z+1	; 0x01
    2e32:	82 81       	ldd	r24, Z+2	; 0x02
    2e34:	93 81       	ldd	r25, Z+3	; 0x03
    2e36:	20 e0       	ldi	r18, 0x00	; 0
    2e38:	30 e0       	ldi	r19, 0x00	; 0
    2e3a:	40 e2       	ldi	r20, 0x20	; 32
    2e3c:	51 e4       	ldi	r21, 0x41	; 65
    2e3e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e42:	dc 01       	movw	r26, r24
    2e44:	cb 01       	movw	r24, r22
    2e46:	bc 01       	movw	r22, r24
    2e48:	cd 01       	movw	r24, r26
    2e4a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2e4e:	dc 01       	movw	r26, r24
    2e50:	cb 01       	movw	r24, r22
    2e52:	9e af       	std	Y+62, r25	; 0x3e
    2e54:	8d af       	std	Y+61, r24	; 0x3d
    2e56:	0f c0       	rjmp	.+30     	; 0x2e76 <LCD_sendCommand+0x444>
    2e58:	89 e1       	ldi	r24, 0x19	; 25
    2e5a:	90 e0       	ldi	r25, 0x00	; 0
    2e5c:	9c af       	std	Y+60, r25	; 0x3c
    2e5e:	8b af       	std	Y+59, r24	; 0x3b
    2e60:	8b ad       	ldd	r24, Y+59	; 0x3b
    2e62:	9c ad       	ldd	r25, Y+60	; 0x3c
    2e64:	01 97       	sbiw	r24, 0x01	; 1
    2e66:	f1 f7       	brne	.-4      	; 0x2e64 <LCD_sendCommand+0x432>
    2e68:	9c af       	std	Y+60, r25	; 0x3c
    2e6a:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2e6c:	8d ad       	ldd	r24, Y+61	; 0x3d
    2e6e:	9e ad       	ldd	r25, Y+62	; 0x3e
    2e70:	01 97       	sbiw	r24, 0x01	; 1
    2e72:	9e af       	std	Y+62, r25	; 0x3e
    2e74:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2e76:	8d ad       	ldd	r24, Y+61	; 0x3d
    2e78:	9e ad       	ldd	r25, Y+62	; 0x3e
    2e7a:	00 97       	sbiw	r24, 0x00	; 0
    2e7c:	69 f7       	brne	.-38     	; 0x2e58 <LCD_sendCommand+0x426>
    2e7e:	16 c0       	rjmp	.+44     	; 0x2eac <LCD_sendCommand+0x47a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2e80:	fe 01       	movw	r30, r28
    2e82:	ff 96       	adiw	r30, 0x3f	; 63
    2e84:	60 81       	ld	r22, Z
    2e86:	71 81       	ldd	r23, Z+1	; 0x01
    2e88:	82 81       	ldd	r24, Z+2	; 0x02
    2e8a:	93 81       	ldd	r25, Z+3	; 0x03
    2e8c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2e90:	dc 01       	movw	r26, r24
    2e92:	cb 01       	movw	r24, r22
    2e94:	9e af       	std	Y+62, r25	; 0x3e
    2e96:	8d af       	std	Y+61, r24	; 0x3d
    2e98:	8d ad       	ldd	r24, Y+61	; 0x3d
    2e9a:	9e ad       	ldd	r25, Y+62	; 0x3e
    2e9c:	9a af       	std	Y+58, r25	; 0x3a
    2e9e:	89 af       	std	Y+57, r24	; 0x39
    2ea0:	89 ad       	ldd	r24, Y+57	; 0x39
    2ea2:	9a ad       	ldd	r25, Y+58	; 0x3a
    2ea4:	01 97       	sbiw	r24, 0x01	; 1
    2ea6:	f1 f7       	brne	.-4      	; 0x2ea4 <LCD_sendCommand+0x472>
    2ea8:	9a af       	std	Y+58, r25	; 0x3a
    2eaa:	89 af       	std	Y+57, r24	; 0x39
		_delay_ms(1);

		// Clear Enable Pin to '0'
		GPIO_writePin(LCD_INIT_PORT, LCD_ENABLE, LOGIC_LOW);
    2eac:	80 e0       	ldi	r24, 0x00	; 0
    2eae:	62 e0       	ldi	r22, 0x02	; 2
    2eb0:	40 e0       	ldi	r20, 0x00	; 0
    2eb2:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
    2eb6:	80 e0       	ldi	r24, 0x00	; 0
    2eb8:	90 e0       	ldi	r25, 0x00	; 0
    2eba:	a0 e8       	ldi	r26, 0x80	; 128
    2ebc:	bf e3       	ldi	r27, 0x3F	; 63
    2ebe:	8d ab       	std	Y+53, r24	; 0x35
    2ec0:	9e ab       	std	Y+54, r25	; 0x36
    2ec2:	af ab       	std	Y+55, r26	; 0x37
    2ec4:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2ec6:	6d a9       	ldd	r22, Y+53	; 0x35
    2ec8:	7e a9       	ldd	r23, Y+54	; 0x36
    2eca:	8f a9       	ldd	r24, Y+55	; 0x37
    2ecc:	98 ad       	ldd	r25, Y+56	; 0x38
    2ece:	20 e0       	ldi	r18, 0x00	; 0
    2ed0:	30 e0       	ldi	r19, 0x00	; 0
    2ed2:	4a e7       	ldi	r20, 0x7A	; 122
    2ed4:	53 e4       	ldi	r21, 0x43	; 67
    2ed6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2eda:	dc 01       	movw	r26, r24
    2edc:	cb 01       	movw	r24, r22
    2ede:	89 ab       	std	Y+49, r24	; 0x31
    2ee0:	9a ab       	std	Y+50, r25	; 0x32
    2ee2:	ab ab       	std	Y+51, r26	; 0x33
    2ee4:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    2ee6:	69 a9       	ldd	r22, Y+49	; 0x31
    2ee8:	7a a9       	ldd	r23, Y+50	; 0x32
    2eea:	8b a9       	ldd	r24, Y+51	; 0x33
    2eec:	9c a9       	ldd	r25, Y+52	; 0x34
    2eee:	20 e0       	ldi	r18, 0x00	; 0
    2ef0:	30 e0       	ldi	r19, 0x00	; 0
    2ef2:	40 e8       	ldi	r20, 0x80	; 128
    2ef4:	5f e3       	ldi	r21, 0x3F	; 63
    2ef6:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2efa:	88 23       	and	r24, r24
    2efc:	2c f4       	brge	.+10     	; 0x2f08 <LCD_sendCommand+0x4d6>
		__ticks = 1;
    2efe:	81 e0       	ldi	r24, 0x01	; 1
    2f00:	90 e0       	ldi	r25, 0x00	; 0
    2f02:	98 ab       	std	Y+48, r25	; 0x30
    2f04:	8f a7       	std	Y+47, r24	; 0x2f
    2f06:	3f c0       	rjmp	.+126    	; 0x2f86 <LCD_sendCommand+0x554>
	else if (__tmp > 65535)
    2f08:	69 a9       	ldd	r22, Y+49	; 0x31
    2f0a:	7a a9       	ldd	r23, Y+50	; 0x32
    2f0c:	8b a9       	ldd	r24, Y+51	; 0x33
    2f0e:	9c a9       	ldd	r25, Y+52	; 0x34
    2f10:	20 e0       	ldi	r18, 0x00	; 0
    2f12:	3f ef       	ldi	r19, 0xFF	; 255
    2f14:	4f e7       	ldi	r20, 0x7F	; 127
    2f16:	57 e4       	ldi	r21, 0x47	; 71
    2f18:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2f1c:	18 16       	cp	r1, r24
    2f1e:	4c f5       	brge	.+82     	; 0x2f72 <LCD_sendCommand+0x540>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2f20:	6d a9       	ldd	r22, Y+53	; 0x35
    2f22:	7e a9       	ldd	r23, Y+54	; 0x36
    2f24:	8f a9       	ldd	r24, Y+55	; 0x37
    2f26:	98 ad       	ldd	r25, Y+56	; 0x38
    2f28:	20 e0       	ldi	r18, 0x00	; 0
    2f2a:	30 e0       	ldi	r19, 0x00	; 0
    2f2c:	40 e2       	ldi	r20, 0x20	; 32
    2f2e:	51 e4       	ldi	r21, 0x41	; 65
    2f30:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2f34:	dc 01       	movw	r26, r24
    2f36:	cb 01       	movw	r24, r22
    2f38:	bc 01       	movw	r22, r24
    2f3a:	cd 01       	movw	r24, r26
    2f3c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2f40:	dc 01       	movw	r26, r24
    2f42:	cb 01       	movw	r24, r22
    2f44:	98 ab       	std	Y+48, r25	; 0x30
    2f46:	8f a7       	std	Y+47, r24	; 0x2f
    2f48:	0f c0       	rjmp	.+30     	; 0x2f68 <LCD_sendCommand+0x536>
    2f4a:	89 e1       	ldi	r24, 0x19	; 25
    2f4c:	90 e0       	ldi	r25, 0x00	; 0
    2f4e:	9e a7       	std	Y+46, r25	; 0x2e
    2f50:	8d a7       	std	Y+45, r24	; 0x2d
    2f52:	8d a5       	ldd	r24, Y+45	; 0x2d
    2f54:	9e a5       	ldd	r25, Y+46	; 0x2e
    2f56:	01 97       	sbiw	r24, 0x01	; 1
    2f58:	f1 f7       	brne	.-4      	; 0x2f56 <LCD_sendCommand+0x524>
    2f5a:	9e a7       	std	Y+46, r25	; 0x2e
    2f5c:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2f5e:	8f a5       	ldd	r24, Y+47	; 0x2f
    2f60:	98 a9       	ldd	r25, Y+48	; 0x30
    2f62:	01 97       	sbiw	r24, 0x01	; 1
    2f64:	98 ab       	std	Y+48, r25	; 0x30
    2f66:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2f68:	8f a5       	ldd	r24, Y+47	; 0x2f
    2f6a:	98 a9       	ldd	r25, Y+48	; 0x30
    2f6c:	00 97       	sbiw	r24, 0x00	; 0
    2f6e:	69 f7       	brne	.-38     	; 0x2f4a <LCD_sendCommand+0x518>
    2f70:	14 c0       	rjmp	.+40     	; 0x2f9a <LCD_sendCommand+0x568>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2f72:	69 a9       	ldd	r22, Y+49	; 0x31
    2f74:	7a a9       	ldd	r23, Y+50	; 0x32
    2f76:	8b a9       	ldd	r24, Y+51	; 0x33
    2f78:	9c a9       	ldd	r25, Y+52	; 0x34
    2f7a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2f7e:	dc 01       	movw	r26, r24
    2f80:	cb 01       	movw	r24, r22
    2f82:	98 ab       	std	Y+48, r25	; 0x30
    2f84:	8f a7       	std	Y+47, r24	; 0x2f
    2f86:	8f a5       	ldd	r24, Y+47	; 0x2f
    2f88:	98 a9       	ldd	r25, Y+48	; 0x30
    2f8a:	9c a7       	std	Y+44, r25	; 0x2c
    2f8c:	8b a7       	std	Y+43, r24	; 0x2b
    2f8e:	8b a5       	ldd	r24, Y+43	; 0x2b
    2f90:	9c a5       	ldd	r25, Y+44	; 0x2c
    2f92:	01 97       	sbiw	r24, 0x01	; 1
    2f94:	f1 f7       	brne	.-4      	; 0x2f92 <LCD_sendCommand+0x560>
    2f96:	9c a7       	std	Y+44, r25	; 0x2c
    2f98:	8b a7       	std	Y+43, r24	; 0x2b
		_delay_ms(1); /* delay for processing Th = 13ns */

		// Set Enable Pin to '1'
		GPIO_writePin(LCD_INIT_PORT, LCD_ENABLE, LOGIC_HIGH);
    2f9a:	80 e0       	ldi	r24, 0x00	; 0
    2f9c:	62 e0       	ldi	r22, 0x02	; 2
    2f9e:	41 e0       	ldi	r20, 0x01	; 1
    2fa0:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
    2fa4:	80 e0       	ldi	r24, 0x00	; 0
    2fa6:	90 e0       	ldi	r25, 0x00	; 0
    2fa8:	a0 e8       	ldi	r26, 0x80	; 128
    2faa:	bf e3       	ldi	r27, 0x3F	; 63
    2fac:	8f a3       	std	Y+39, r24	; 0x27
    2fae:	98 a7       	std	Y+40, r25	; 0x28
    2fb0:	a9 a7       	std	Y+41, r26	; 0x29
    2fb2:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2fb4:	6f a1       	ldd	r22, Y+39	; 0x27
    2fb6:	78 a5       	ldd	r23, Y+40	; 0x28
    2fb8:	89 a5       	ldd	r24, Y+41	; 0x29
    2fba:	9a a5       	ldd	r25, Y+42	; 0x2a
    2fbc:	20 e0       	ldi	r18, 0x00	; 0
    2fbe:	30 e0       	ldi	r19, 0x00	; 0
    2fc0:	4a e7       	ldi	r20, 0x7A	; 122
    2fc2:	53 e4       	ldi	r21, 0x43	; 67
    2fc4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2fc8:	dc 01       	movw	r26, r24
    2fca:	cb 01       	movw	r24, r22
    2fcc:	8b a3       	std	Y+35, r24	; 0x23
    2fce:	9c a3       	std	Y+36, r25	; 0x24
    2fd0:	ad a3       	std	Y+37, r26	; 0x25
    2fd2:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    2fd4:	6b a1       	ldd	r22, Y+35	; 0x23
    2fd6:	7c a1       	ldd	r23, Y+36	; 0x24
    2fd8:	8d a1       	ldd	r24, Y+37	; 0x25
    2fda:	9e a1       	ldd	r25, Y+38	; 0x26
    2fdc:	20 e0       	ldi	r18, 0x00	; 0
    2fde:	30 e0       	ldi	r19, 0x00	; 0
    2fe0:	40 e8       	ldi	r20, 0x80	; 128
    2fe2:	5f e3       	ldi	r21, 0x3F	; 63
    2fe4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2fe8:	88 23       	and	r24, r24
    2fea:	2c f4       	brge	.+10     	; 0x2ff6 <LCD_sendCommand+0x5c4>
		__ticks = 1;
    2fec:	81 e0       	ldi	r24, 0x01	; 1
    2fee:	90 e0       	ldi	r25, 0x00	; 0
    2ff0:	9a a3       	std	Y+34, r25	; 0x22
    2ff2:	89 a3       	std	Y+33, r24	; 0x21
    2ff4:	3f c0       	rjmp	.+126    	; 0x3074 <LCD_sendCommand+0x642>
	else if (__tmp > 65535)
    2ff6:	6b a1       	ldd	r22, Y+35	; 0x23
    2ff8:	7c a1       	ldd	r23, Y+36	; 0x24
    2ffa:	8d a1       	ldd	r24, Y+37	; 0x25
    2ffc:	9e a1       	ldd	r25, Y+38	; 0x26
    2ffe:	20 e0       	ldi	r18, 0x00	; 0
    3000:	3f ef       	ldi	r19, 0xFF	; 255
    3002:	4f e7       	ldi	r20, 0x7F	; 127
    3004:	57 e4       	ldi	r21, 0x47	; 71
    3006:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    300a:	18 16       	cp	r1, r24
    300c:	4c f5       	brge	.+82     	; 0x3060 <LCD_sendCommand+0x62e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    300e:	6f a1       	ldd	r22, Y+39	; 0x27
    3010:	78 a5       	ldd	r23, Y+40	; 0x28
    3012:	89 a5       	ldd	r24, Y+41	; 0x29
    3014:	9a a5       	ldd	r25, Y+42	; 0x2a
    3016:	20 e0       	ldi	r18, 0x00	; 0
    3018:	30 e0       	ldi	r19, 0x00	; 0
    301a:	40 e2       	ldi	r20, 0x20	; 32
    301c:	51 e4       	ldi	r21, 0x41	; 65
    301e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3022:	dc 01       	movw	r26, r24
    3024:	cb 01       	movw	r24, r22
    3026:	bc 01       	movw	r22, r24
    3028:	cd 01       	movw	r24, r26
    302a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    302e:	dc 01       	movw	r26, r24
    3030:	cb 01       	movw	r24, r22
    3032:	9a a3       	std	Y+34, r25	; 0x22
    3034:	89 a3       	std	Y+33, r24	; 0x21
    3036:	0f c0       	rjmp	.+30     	; 0x3056 <LCD_sendCommand+0x624>
    3038:	89 e1       	ldi	r24, 0x19	; 25
    303a:	90 e0       	ldi	r25, 0x00	; 0
    303c:	98 a3       	std	Y+32, r25	; 0x20
    303e:	8f 8f       	std	Y+31, r24	; 0x1f
    3040:	8f 8d       	ldd	r24, Y+31	; 0x1f
    3042:	98 a1       	ldd	r25, Y+32	; 0x20
    3044:	01 97       	sbiw	r24, 0x01	; 1
    3046:	f1 f7       	brne	.-4      	; 0x3044 <LCD_sendCommand+0x612>
    3048:	98 a3       	std	Y+32, r25	; 0x20
    304a:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    304c:	89 a1       	ldd	r24, Y+33	; 0x21
    304e:	9a a1       	ldd	r25, Y+34	; 0x22
    3050:	01 97       	sbiw	r24, 0x01	; 1
    3052:	9a a3       	std	Y+34, r25	; 0x22
    3054:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3056:	89 a1       	ldd	r24, Y+33	; 0x21
    3058:	9a a1       	ldd	r25, Y+34	; 0x22
    305a:	00 97       	sbiw	r24, 0x00	; 0
    305c:	69 f7       	brne	.-38     	; 0x3038 <LCD_sendCommand+0x606>
    305e:	14 c0       	rjmp	.+40     	; 0x3088 <LCD_sendCommand+0x656>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3060:	6b a1       	ldd	r22, Y+35	; 0x23
    3062:	7c a1       	ldd	r23, Y+36	; 0x24
    3064:	8d a1       	ldd	r24, Y+37	; 0x25
    3066:	9e a1       	ldd	r25, Y+38	; 0x26
    3068:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    306c:	dc 01       	movw	r26, r24
    306e:	cb 01       	movw	r24, r22
    3070:	9a a3       	std	Y+34, r25	; 0x22
    3072:	89 a3       	std	Y+33, r24	; 0x21
    3074:	89 a1       	ldd	r24, Y+33	; 0x21
    3076:	9a a1       	ldd	r25, Y+34	; 0x22
    3078:	9e 8f       	std	Y+30, r25	; 0x1e
    307a:	8d 8f       	std	Y+29, r24	; 0x1d
    307c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    307e:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3080:	01 97       	sbiw	r24, 0x01	; 1
    3082:	f1 f7       	brne	.-4      	; 0x3080 <LCD_sendCommand+0x64e>
    3084:	9e 8f       	std	Y+30, r25	; 0x1e
    3086:	8d 8f       	std	Y+29, r24	; 0x1d
		_delay_ms(1); /* delay for processing Tpw - Tdws = 190ns */

		GPIO_writePin(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 0), GET_BIT( command, 0 ));
    3088:	fe 01       	movw	r30, r28
    308a:	ed 59       	subi	r30, 0x9D	; 157
    308c:	ff 4f       	sbci	r31, 0xFF	; 255
    308e:	80 81       	ld	r24, Z
    3090:	98 2f       	mov	r25, r24
    3092:	91 70       	andi	r25, 0x01	; 1
    3094:	80 e0       	ldi	r24, 0x00	; 0
    3096:	63 e0       	ldi	r22, 0x03	; 3
    3098:	49 2f       	mov	r20, r25
    309a:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
		GPIO_writePin(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 1), GET_BIT( command, 1 ));
    309e:	fe 01       	movw	r30, r28
    30a0:	ed 59       	subi	r30, 0x9D	; 157
    30a2:	ff 4f       	sbci	r31, 0xFF	; 255
    30a4:	80 81       	ld	r24, Z
    30a6:	86 95       	lsr	r24
    30a8:	98 2f       	mov	r25, r24
    30aa:	91 70       	andi	r25, 0x01	; 1
    30ac:	80 e0       	ldi	r24, 0x00	; 0
    30ae:	64 e0       	ldi	r22, 0x04	; 4
    30b0:	49 2f       	mov	r20, r25
    30b2:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
		GPIO_writePin(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 2), GET_BIT( command, 2 ));
    30b6:	fe 01       	movw	r30, r28
    30b8:	ed 59       	subi	r30, 0x9D	; 157
    30ba:	ff 4f       	sbci	r31, 0xFF	; 255
    30bc:	80 81       	ld	r24, Z
    30be:	86 95       	lsr	r24
    30c0:	86 95       	lsr	r24
    30c2:	98 2f       	mov	r25, r24
    30c4:	91 70       	andi	r25, 0x01	; 1
    30c6:	80 e0       	ldi	r24, 0x00	; 0
    30c8:	65 e0       	ldi	r22, 0x05	; 5
    30ca:	49 2f       	mov	r20, r25
    30cc:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
		GPIO_writePin(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 3), GET_BIT( command, 3 ));
    30d0:	fe 01       	movw	r30, r28
    30d2:	ed 59       	subi	r30, 0x9D	; 157
    30d4:	ff 4f       	sbci	r31, 0xFF	; 255
    30d6:	80 81       	ld	r24, Z
    30d8:	86 95       	lsr	r24
    30da:	86 95       	lsr	r24
    30dc:	86 95       	lsr	r24
    30de:	98 2f       	mov	r25, r24
    30e0:	91 70       	andi	r25, 0x01	; 1
    30e2:	80 e0       	ldi	r24, 0x00	; 0
    30e4:	66 e0       	ldi	r22, 0x06	; 6
    30e6:	49 2f       	mov	r20, r25
    30e8:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
    30ec:	80 e0       	ldi	r24, 0x00	; 0
    30ee:	90 e0       	ldi	r25, 0x00	; 0
    30f0:	a0 e8       	ldi	r26, 0x80	; 128
    30f2:	bf e3       	ldi	r27, 0x3F	; 63
    30f4:	89 8f       	std	Y+25, r24	; 0x19
    30f6:	9a 8f       	std	Y+26, r25	; 0x1a
    30f8:	ab 8f       	std	Y+27, r26	; 0x1b
    30fa:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    30fc:	69 8d       	ldd	r22, Y+25	; 0x19
    30fe:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3100:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3102:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3104:	20 e0       	ldi	r18, 0x00	; 0
    3106:	30 e0       	ldi	r19, 0x00	; 0
    3108:	4a e7       	ldi	r20, 0x7A	; 122
    310a:	53 e4       	ldi	r21, 0x43	; 67
    310c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3110:	dc 01       	movw	r26, r24
    3112:	cb 01       	movw	r24, r22
    3114:	8d 8b       	std	Y+21, r24	; 0x15
    3116:	9e 8b       	std	Y+22, r25	; 0x16
    3118:	af 8b       	std	Y+23, r26	; 0x17
    311a:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    311c:	6d 89       	ldd	r22, Y+21	; 0x15
    311e:	7e 89       	ldd	r23, Y+22	; 0x16
    3120:	8f 89       	ldd	r24, Y+23	; 0x17
    3122:	98 8d       	ldd	r25, Y+24	; 0x18
    3124:	20 e0       	ldi	r18, 0x00	; 0
    3126:	30 e0       	ldi	r19, 0x00	; 0
    3128:	40 e8       	ldi	r20, 0x80	; 128
    312a:	5f e3       	ldi	r21, 0x3F	; 63
    312c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3130:	88 23       	and	r24, r24
    3132:	2c f4       	brge	.+10     	; 0x313e <LCD_sendCommand+0x70c>
		__ticks = 1;
    3134:	81 e0       	ldi	r24, 0x01	; 1
    3136:	90 e0       	ldi	r25, 0x00	; 0
    3138:	9c 8b       	std	Y+20, r25	; 0x14
    313a:	8b 8b       	std	Y+19, r24	; 0x13
    313c:	3f c0       	rjmp	.+126    	; 0x31bc <LCD_sendCommand+0x78a>
	else if (__tmp > 65535)
    313e:	6d 89       	ldd	r22, Y+21	; 0x15
    3140:	7e 89       	ldd	r23, Y+22	; 0x16
    3142:	8f 89       	ldd	r24, Y+23	; 0x17
    3144:	98 8d       	ldd	r25, Y+24	; 0x18
    3146:	20 e0       	ldi	r18, 0x00	; 0
    3148:	3f ef       	ldi	r19, 0xFF	; 255
    314a:	4f e7       	ldi	r20, 0x7F	; 127
    314c:	57 e4       	ldi	r21, 0x47	; 71
    314e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3152:	18 16       	cp	r1, r24
    3154:	4c f5       	brge	.+82     	; 0x31a8 <LCD_sendCommand+0x776>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3156:	69 8d       	ldd	r22, Y+25	; 0x19
    3158:	7a 8d       	ldd	r23, Y+26	; 0x1a
    315a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    315c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    315e:	20 e0       	ldi	r18, 0x00	; 0
    3160:	30 e0       	ldi	r19, 0x00	; 0
    3162:	40 e2       	ldi	r20, 0x20	; 32
    3164:	51 e4       	ldi	r21, 0x41	; 65
    3166:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    316a:	dc 01       	movw	r26, r24
    316c:	cb 01       	movw	r24, r22
    316e:	bc 01       	movw	r22, r24
    3170:	cd 01       	movw	r24, r26
    3172:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3176:	dc 01       	movw	r26, r24
    3178:	cb 01       	movw	r24, r22
    317a:	9c 8b       	std	Y+20, r25	; 0x14
    317c:	8b 8b       	std	Y+19, r24	; 0x13
    317e:	0f c0       	rjmp	.+30     	; 0x319e <LCD_sendCommand+0x76c>
    3180:	89 e1       	ldi	r24, 0x19	; 25
    3182:	90 e0       	ldi	r25, 0x00	; 0
    3184:	9a 8b       	std	Y+18, r25	; 0x12
    3186:	89 8b       	std	Y+17, r24	; 0x11
    3188:	89 89       	ldd	r24, Y+17	; 0x11
    318a:	9a 89       	ldd	r25, Y+18	; 0x12
    318c:	01 97       	sbiw	r24, 0x01	; 1
    318e:	f1 f7       	brne	.-4      	; 0x318c <LCD_sendCommand+0x75a>
    3190:	9a 8b       	std	Y+18, r25	; 0x12
    3192:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3194:	8b 89       	ldd	r24, Y+19	; 0x13
    3196:	9c 89       	ldd	r25, Y+20	; 0x14
    3198:	01 97       	sbiw	r24, 0x01	; 1
    319a:	9c 8b       	std	Y+20, r25	; 0x14
    319c:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    319e:	8b 89       	ldd	r24, Y+19	; 0x13
    31a0:	9c 89       	ldd	r25, Y+20	; 0x14
    31a2:	00 97       	sbiw	r24, 0x00	; 0
    31a4:	69 f7       	brne	.-38     	; 0x3180 <LCD_sendCommand+0x74e>
    31a6:	14 c0       	rjmp	.+40     	; 0x31d0 <LCD_sendCommand+0x79e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    31a8:	6d 89       	ldd	r22, Y+21	; 0x15
    31aa:	7e 89       	ldd	r23, Y+22	; 0x16
    31ac:	8f 89       	ldd	r24, Y+23	; 0x17
    31ae:	98 8d       	ldd	r25, Y+24	; 0x18
    31b0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    31b4:	dc 01       	movw	r26, r24
    31b6:	cb 01       	movw	r24, r22
    31b8:	9c 8b       	std	Y+20, r25	; 0x14
    31ba:	8b 8b       	std	Y+19, r24	; 0x13
    31bc:	8b 89       	ldd	r24, Y+19	; 0x13
    31be:	9c 89       	ldd	r25, Y+20	; 0x14
    31c0:	98 8b       	std	Y+16, r25	; 0x10
    31c2:	8f 87       	std	Y+15, r24	; 0x0f
    31c4:	8f 85       	ldd	r24, Y+15	; 0x0f
    31c6:	98 89       	ldd	r25, Y+16	; 0x10
    31c8:	01 97       	sbiw	r24, 0x01	; 1
    31ca:	f1 f7       	brne	.-4      	; 0x31c8 <LCD_sendCommand+0x796>
    31cc:	98 8b       	std	Y+16, r25	; 0x10
    31ce:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(1); /* delay for processing Tdsw = 100ns */

		// Clear Enable Pin to '0'
		GPIO_writePin(LCD_INIT_PORT, LCD_ENABLE, LOGIC_LOW);
    31d0:	80 e0       	ldi	r24, 0x00	; 0
    31d2:	62 e0       	ldi	r22, 0x02	; 2
    31d4:	40 e0       	ldi	r20, 0x00	; 0
    31d6:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
    31da:	80 e0       	ldi	r24, 0x00	; 0
    31dc:	90 e0       	ldi	r25, 0x00	; 0
    31de:	a0 e8       	ldi	r26, 0x80	; 128
    31e0:	bf e3       	ldi	r27, 0x3F	; 63
    31e2:	8b 87       	std	Y+11, r24	; 0x0b
    31e4:	9c 87       	std	Y+12, r25	; 0x0c
    31e6:	ad 87       	std	Y+13, r26	; 0x0d
    31e8:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    31ea:	6b 85       	ldd	r22, Y+11	; 0x0b
    31ec:	7c 85       	ldd	r23, Y+12	; 0x0c
    31ee:	8d 85       	ldd	r24, Y+13	; 0x0d
    31f0:	9e 85       	ldd	r25, Y+14	; 0x0e
    31f2:	20 e0       	ldi	r18, 0x00	; 0
    31f4:	30 e0       	ldi	r19, 0x00	; 0
    31f6:	4a e7       	ldi	r20, 0x7A	; 122
    31f8:	53 e4       	ldi	r21, 0x43	; 67
    31fa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    31fe:	dc 01       	movw	r26, r24
    3200:	cb 01       	movw	r24, r22
    3202:	8f 83       	std	Y+7, r24	; 0x07
    3204:	98 87       	std	Y+8, r25	; 0x08
    3206:	a9 87       	std	Y+9, r26	; 0x09
    3208:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    320a:	6f 81       	ldd	r22, Y+7	; 0x07
    320c:	78 85       	ldd	r23, Y+8	; 0x08
    320e:	89 85       	ldd	r24, Y+9	; 0x09
    3210:	9a 85       	ldd	r25, Y+10	; 0x0a
    3212:	20 e0       	ldi	r18, 0x00	; 0
    3214:	30 e0       	ldi	r19, 0x00	; 0
    3216:	40 e8       	ldi	r20, 0x80	; 128
    3218:	5f e3       	ldi	r21, 0x3F	; 63
    321a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    321e:	88 23       	and	r24, r24
    3220:	2c f4       	brge	.+10     	; 0x322c <LCD_sendCommand+0x7fa>
		__ticks = 1;
    3222:	81 e0       	ldi	r24, 0x01	; 1
    3224:	90 e0       	ldi	r25, 0x00	; 0
    3226:	9e 83       	std	Y+6, r25	; 0x06
    3228:	8d 83       	std	Y+5, r24	; 0x05
    322a:	3f c0       	rjmp	.+126    	; 0x32aa <LCD_sendCommand+0x878>
	else if (__tmp > 65535)
    322c:	6f 81       	ldd	r22, Y+7	; 0x07
    322e:	78 85       	ldd	r23, Y+8	; 0x08
    3230:	89 85       	ldd	r24, Y+9	; 0x09
    3232:	9a 85       	ldd	r25, Y+10	; 0x0a
    3234:	20 e0       	ldi	r18, 0x00	; 0
    3236:	3f ef       	ldi	r19, 0xFF	; 255
    3238:	4f e7       	ldi	r20, 0x7F	; 127
    323a:	57 e4       	ldi	r21, 0x47	; 71
    323c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3240:	18 16       	cp	r1, r24
    3242:	4c f5       	brge	.+82     	; 0x3296 <LCD_sendCommand+0x864>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3244:	6b 85       	ldd	r22, Y+11	; 0x0b
    3246:	7c 85       	ldd	r23, Y+12	; 0x0c
    3248:	8d 85       	ldd	r24, Y+13	; 0x0d
    324a:	9e 85       	ldd	r25, Y+14	; 0x0e
    324c:	20 e0       	ldi	r18, 0x00	; 0
    324e:	30 e0       	ldi	r19, 0x00	; 0
    3250:	40 e2       	ldi	r20, 0x20	; 32
    3252:	51 e4       	ldi	r21, 0x41	; 65
    3254:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3258:	dc 01       	movw	r26, r24
    325a:	cb 01       	movw	r24, r22
    325c:	bc 01       	movw	r22, r24
    325e:	cd 01       	movw	r24, r26
    3260:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3264:	dc 01       	movw	r26, r24
    3266:	cb 01       	movw	r24, r22
    3268:	9e 83       	std	Y+6, r25	; 0x06
    326a:	8d 83       	std	Y+5, r24	; 0x05
    326c:	0f c0       	rjmp	.+30     	; 0x328c <LCD_sendCommand+0x85a>
    326e:	89 e1       	ldi	r24, 0x19	; 25
    3270:	90 e0       	ldi	r25, 0x00	; 0
    3272:	9c 83       	std	Y+4, r25	; 0x04
    3274:	8b 83       	std	Y+3, r24	; 0x03
    3276:	8b 81       	ldd	r24, Y+3	; 0x03
    3278:	9c 81       	ldd	r25, Y+4	; 0x04
    327a:	01 97       	sbiw	r24, 0x01	; 1
    327c:	f1 f7       	brne	.-4      	; 0x327a <LCD_sendCommand+0x848>
    327e:	9c 83       	std	Y+4, r25	; 0x04
    3280:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3282:	8d 81       	ldd	r24, Y+5	; 0x05
    3284:	9e 81       	ldd	r25, Y+6	; 0x06
    3286:	01 97       	sbiw	r24, 0x01	; 1
    3288:	9e 83       	std	Y+6, r25	; 0x06
    328a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    328c:	8d 81       	ldd	r24, Y+5	; 0x05
    328e:	9e 81       	ldd	r25, Y+6	; 0x06
    3290:	00 97       	sbiw	r24, 0x00	; 0
    3292:	69 f7       	brne	.-38     	; 0x326e <LCD_sendCommand+0x83c>
    3294:	14 c0       	rjmp	.+40     	; 0x32be <LCD_sendCommand+0x88c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3296:	6f 81       	ldd	r22, Y+7	; 0x07
    3298:	78 85       	ldd	r23, Y+8	; 0x08
    329a:	89 85       	ldd	r24, Y+9	; 0x09
    329c:	9a 85       	ldd	r25, Y+10	; 0x0a
    329e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    32a2:	dc 01       	movw	r26, r24
    32a4:	cb 01       	movw	r24, r22
    32a6:	9e 83       	std	Y+6, r25	; 0x06
    32a8:	8d 83       	std	Y+5, r24	; 0x05
    32aa:	8d 81       	ldd	r24, Y+5	; 0x05
    32ac:	9e 81       	ldd	r25, Y+6	; 0x06
    32ae:	9a 83       	std	Y+2, r25	; 0x02
    32b0:	89 83       	std	Y+1, r24	; 0x01
    32b2:	89 81       	ldd	r24, Y+1	; 0x01
    32b4:	9a 81       	ldd	r25, Y+2	; 0x02
    32b6:	01 97       	sbiw	r24, 0x01	; 1
    32b8:	f1 f7       	brne	.-4      	; 0x32b6 <LCD_sendCommand+0x884>
    32ba:	9a 83       	std	Y+2, r25	; 0x02
    32bc:	89 83       	std	Y+1, r24	; 0x01

		// Clear Enable Pin to '0'
		GPIO_writePin(LCD_INIT_PORT, LCD_ENABLE, LOGIC_LOW);
		_delay_ms(1); /* delay for processing Th = 13ns */
	}
}
    32be:	cd 59       	subi	r28, 0x9D	; 157
    32c0:	df 4f       	sbci	r29, 0xFF	; 255
    32c2:	0f b6       	in	r0, 0x3f	; 63
    32c4:	f8 94       	cli
    32c6:	de bf       	out	0x3e, r29	; 62
    32c8:	0f be       	out	0x3f, r0	; 63
    32ca:	cd bf       	out	0x3d, r28	; 61
    32cc:	cf 91       	pop	r28
    32ce:	df 91       	pop	r29
    32d0:	1f 91       	pop	r17
    32d2:	0f 91       	pop	r16
    32d4:	08 95       	ret

000032d6 <LCD_displayCharacter>:


// Displays a character on the LCD
void LCD_displayCharacter(uint8 data) {
    32d6:	0f 93       	push	r16
    32d8:	1f 93       	push	r17
    32da:	df 93       	push	r29
    32dc:	cf 93       	push	r28
    32de:	cd b7       	in	r28, 0x3d	; 61
    32e0:	de b7       	in	r29, 0x3e	; 62
    32e2:	c3 56       	subi	r28, 0x63	; 99
    32e4:	d0 40       	sbci	r29, 0x00	; 0
    32e6:	0f b6       	in	r0, 0x3f	; 63
    32e8:	f8 94       	cli
    32ea:	de bf       	out	0x3e, r29	; 62
    32ec:	0f be       	out	0x3f, r0	; 63
    32ee:	cd bf       	out	0x3d, r28	; 61
    32f0:	fe 01       	movw	r30, r28
    32f2:	ed 59       	subi	r30, 0x9D	; 157
    32f4:	ff 4f       	sbci	r31, 0xFF	; 255
    32f6:	80 83       	st	Z, r24
	// Set RS Pin to '1'
	GPIO_writePin(LCD_INIT_PORT, LCD_RS, LOGIC_HIGH);
    32f8:	80 e0       	ldi	r24, 0x00	; 0
    32fa:	61 e0       	ldi	r22, 0x01	; 1
    32fc:	41 e0       	ldi	r20, 0x01	; 1
    32fe:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
    3302:	fe 01       	movw	r30, r28
    3304:	e1 5a       	subi	r30, 0xA1	; 161
    3306:	ff 4f       	sbci	r31, 0xFF	; 255
    3308:	80 e0       	ldi	r24, 0x00	; 0
    330a:	90 e0       	ldi	r25, 0x00	; 0
    330c:	a0 e8       	ldi	r26, 0x80	; 128
    330e:	bf e3       	ldi	r27, 0x3F	; 63
    3310:	80 83       	st	Z, r24
    3312:	91 83       	std	Z+1, r25	; 0x01
    3314:	a2 83       	std	Z+2, r26	; 0x02
    3316:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3318:	8e 01       	movw	r16, r28
    331a:	05 5a       	subi	r16, 0xA5	; 165
    331c:	1f 4f       	sbci	r17, 0xFF	; 255
    331e:	fe 01       	movw	r30, r28
    3320:	e1 5a       	subi	r30, 0xA1	; 161
    3322:	ff 4f       	sbci	r31, 0xFF	; 255
    3324:	60 81       	ld	r22, Z
    3326:	71 81       	ldd	r23, Z+1	; 0x01
    3328:	82 81       	ldd	r24, Z+2	; 0x02
    332a:	93 81       	ldd	r25, Z+3	; 0x03
    332c:	20 e0       	ldi	r18, 0x00	; 0
    332e:	30 e0       	ldi	r19, 0x00	; 0
    3330:	4a e7       	ldi	r20, 0x7A	; 122
    3332:	53 e4       	ldi	r21, 0x43	; 67
    3334:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3338:	dc 01       	movw	r26, r24
    333a:	cb 01       	movw	r24, r22
    333c:	f8 01       	movw	r30, r16
    333e:	80 83       	st	Z, r24
    3340:	91 83       	std	Z+1, r25	; 0x01
    3342:	a2 83       	std	Z+2, r26	; 0x02
    3344:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3346:	fe 01       	movw	r30, r28
    3348:	e5 5a       	subi	r30, 0xA5	; 165
    334a:	ff 4f       	sbci	r31, 0xFF	; 255
    334c:	60 81       	ld	r22, Z
    334e:	71 81       	ldd	r23, Z+1	; 0x01
    3350:	82 81       	ldd	r24, Z+2	; 0x02
    3352:	93 81       	ldd	r25, Z+3	; 0x03
    3354:	20 e0       	ldi	r18, 0x00	; 0
    3356:	30 e0       	ldi	r19, 0x00	; 0
    3358:	40 e8       	ldi	r20, 0x80	; 128
    335a:	5f e3       	ldi	r21, 0x3F	; 63
    335c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3360:	88 23       	and	r24, r24
    3362:	44 f4       	brge	.+16     	; 0x3374 <LCD_displayCharacter+0x9e>
		__ticks = 1;
    3364:	fe 01       	movw	r30, r28
    3366:	e7 5a       	subi	r30, 0xA7	; 167
    3368:	ff 4f       	sbci	r31, 0xFF	; 255
    336a:	81 e0       	ldi	r24, 0x01	; 1
    336c:	90 e0       	ldi	r25, 0x00	; 0
    336e:	91 83       	std	Z+1, r25	; 0x01
    3370:	80 83       	st	Z, r24
    3372:	64 c0       	rjmp	.+200    	; 0x343c <LCD_displayCharacter+0x166>
	else if (__tmp > 65535)
    3374:	fe 01       	movw	r30, r28
    3376:	e5 5a       	subi	r30, 0xA5	; 165
    3378:	ff 4f       	sbci	r31, 0xFF	; 255
    337a:	60 81       	ld	r22, Z
    337c:	71 81       	ldd	r23, Z+1	; 0x01
    337e:	82 81       	ldd	r24, Z+2	; 0x02
    3380:	93 81       	ldd	r25, Z+3	; 0x03
    3382:	20 e0       	ldi	r18, 0x00	; 0
    3384:	3f ef       	ldi	r19, 0xFF	; 255
    3386:	4f e7       	ldi	r20, 0x7F	; 127
    3388:	57 e4       	ldi	r21, 0x47	; 71
    338a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    338e:	18 16       	cp	r1, r24
    3390:	0c f0       	brlt	.+2      	; 0x3394 <LCD_displayCharacter+0xbe>
    3392:	43 c0       	rjmp	.+134    	; 0x341a <LCD_displayCharacter+0x144>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3394:	fe 01       	movw	r30, r28
    3396:	e1 5a       	subi	r30, 0xA1	; 161
    3398:	ff 4f       	sbci	r31, 0xFF	; 255
    339a:	60 81       	ld	r22, Z
    339c:	71 81       	ldd	r23, Z+1	; 0x01
    339e:	82 81       	ldd	r24, Z+2	; 0x02
    33a0:	93 81       	ldd	r25, Z+3	; 0x03
    33a2:	20 e0       	ldi	r18, 0x00	; 0
    33a4:	30 e0       	ldi	r19, 0x00	; 0
    33a6:	40 e2       	ldi	r20, 0x20	; 32
    33a8:	51 e4       	ldi	r21, 0x41	; 65
    33aa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    33ae:	dc 01       	movw	r26, r24
    33b0:	cb 01       	movw	r24, r22
    33b2:	8e 01       	movw	r16, r28
    33b4:	07 5a       	subi	r16, 0xA7	; 167
    33b6:	1f 4f       	sbci	r17, 0xFF	; 255
    33b8:	bc 01       	movw	r22, r24
    33ba:	cd 01       	movw	r24, r26
    33bc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    33c0:	dc 01       	movw	r26, r24
    33c2:	cb 01       	movw	r24, r22
    33c4:	f8 01       	movw	r30, r16
    33c6:	91 83       	std	Z+1, r25	; 0x01
    33c8:	80 83       	st	Z, r24
    33ca:	1f c0       	rjmp	.+62     	; 0x340a <LCD_displayCharacter+0x134>
    33cc:	fe 01       	movw	r30, r28
    33ce:	e9 5a       	subi	r30, 0xA9	; 169
    33d0:	ff 4f       	sbci	r31, 0xFF	; 255
    33d2:	89 e1       	ldi	r24, 0x19	; 25
    33d4:	90 e0       	ldi	r25, 0x00	; 0
    33d6:	91 83       	std	Z+1, r25	; 0x01
    33d8:	80 83       	st	Z, r24
    33da:	fe 01       	movw	r30, r28
    33dc:	e9 5a       	subi	r30, 0xA9	; 169
    33de:	ff 4f       	sbci	r31, 0xFF	; 255
    33e0:	80 81       	ld	r24, Z
    33e2:	91 81       	ldd	r25, Z+1	; 0x01
    33e4:	01 97       	sbiw	r24, 0x01	; 1
    33e6:	f1 f7       	brne	.-4      	; 0x33e4 <LCD_displayCharacter+0x10e>
    33e8:	fe 01       	movw	r30, r28
    33ea:	e9 5a       	subi	r30, 0xA9	; 169
    33ec:	ff 4f       	sbci	r31, 0xFF	; 255
    33ee:	91 83       	std	Z+1, r25	; 0x01
    33f0:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    33f2:	de 01       	movw	r26, r28
    33f4:	a7 5a       	subi	r26, 0xA7	; 167
    33f6:	bf 4f       	sbci	r27, 0xFF	; 255
    33f8:	fe 01       	movw	r30, r28
    33fa:	e7 5a       	subi	r30, 0xA7	; 167
    33fc:	ff 4f       	sbci	r31, 0xFF	; 255
    33fe:	80 81       	ld	r24, Z
    3400:	91 81       	ldd	r25, Z+1	; 0x01
    3402:	01 97       	sbiw	r24, 0x01	; 1
    3404:	11 96       	adiw	r26, 0x01	; 1
    3406:	9c 93       	st	X, r25
    3408:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    340a:	fe 01       	movw	r30, r28
    340c:	e7 5a       	subi	r30, 0xA7	; 167
    340e:	ff 4f       	sbci	r31, 0xFF	; 255
    3410:	80 81       	ld	r24, Z
    3412:	91 81       	ldd	r25, Z+1	; 0x01
    3414:	00 97       	sbiw	r24, 0x00	; 0
    3416:	d1 f6       	brne	.-76     	; 0x33cc <LCD_displayCharacter+0xf6>
    3418:	27 c0       	rjmp	.+78     	; 0x3468 <LCD_displayCharacter+0x192>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    341a:	8e 01       	movw	r16, r28
    341c:	07 5a       	subi	r16, 0xA7	; 167
    341e:	1f 4f       	sbci	r17, 0xFF	; 255
    3420:	fe 01       	movw	r30, r28
    3422:	e5 5a       	subi	r30, 0xA5	; 165
    3424:	ff 4f       	sbci	r31, 0xFF	; 255
    3426:	60 81       	ld	r22, Z
    3428:	71 81       	ldd	r23, Z+1	; 0x01
    342a:	82 81       	ldd	r24, Z+2	; 0x02
    342c:	93 81       	ldd	r25, Z+3	; 0x03
    342e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3432:	dc 01       	movw	r26, r24
    3434:	cb 01       	movw	r24, r22
    3436:	f8 01       	movw	r30, r16
    3438:	91 83       	std	Z+1, r25	; 0x01
    343a:	80 83       	st	Z, r24
    343c:	de 01       	movw	r26, r28
    343e:	ab 5a       	subi	r26, 0xAB	; 171
    3440:	bf 4f       	sbci	r27, 0xFF	; 255
    3442:	fe 01       	movw	r30, r28
    3444:	e7 5a       	subi	r30, 0xA7	; 167
    3446:	ff 4f       	sbci	r31, 0xFF	; 255
    3448:	80 81       	ld	r24, Z
    344a:	91 81       	ldd	r25, Z+1	; 0x01
    344c:	8d 93       	st	X+, r24
    344e:	9c 93       	st	X, r25
    3450:	fe 01       	movw	r30, r28
    3452:	eb 5a       	subi	r30, 0xAB	; 171
    3454:	ff 4f       	sbci	r31, 0xFF	; 255
    3456:	80 81       	ld	r24, Z
    3458:	91 81       	ldd	r25, Z+1	; 0x01
    345a:	01 97       	sbiw	r24, 0x01	; 1
    345c:	f1 f7       	brne	.-4      	; 0x345a <LCD_displayCharacter+0x184>
    345e:	fe 01       	movw	r30, r28
    3460:	eb 5a       	subi	r30, 0xAB	; 171
    3462:	ff 4f       	sbci	r31, 0xFF	; 255
    3464:	91 83       	std	Z+1, r25	; 0x01
    3466:	80 83       	st	Z, r24
	_delay_ms(1);

	// Set Enable Pin to '1'
	GPIO_writePin(LCD_INIT_PORT, LCD_ENABLE, LOGIC_HIGH);
    3468:	80 e0       	ldi	r24, 0x00	; 0
    346a:	62 e0       	ldi	r22, 0x02	; 2
    346c:	41 e0       	ldi	r20, 0x01	; 1
    346e:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
    3472:	fe 01       	movw	r30, r28
    3474:	ef 5a       	subi	r30, 0xAF	; 175
    3476:	ff 4f       	sbci	r31, 0xFF	; 255
    3478:	80 e0       	ldi	r24, 0x00	; 0
    347a:	90 e0       	ldi	r25, 0x00	; 0
    347c:	a0 e8       	ldi	r26, 0x80	; 128
    347e:	bf e3       	ldi	r27, 0x3F	; 63
    3480:	80 83       	st	Z, r24
    3482:	91 83       	std	Z+1, r25	; 0x01
    3484:	a2 83       	std	Z+2, r26	; 0x02
    3486:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3488:	8e 01       	movw	r16, r28
    348a:	03 5b       	subi	r16, 0xB3	; 179
    348c:	1f 4f       	sbci	r17, 0xFF	; 255
    348e:	fe 01       	movw	r30, r28
    3490:	ef 5a       	subi	r30, 0xAF	; 175
    3492:	ff 4f       	sbci	r31, 0xFF	; 255
    3494:	60 81       	ld	r22, Z
    3496:	71 81       	ldd	r23, Z+1	; 0x01
    3498:	82 81       	ldd	r24, Z+2	; 0x02
    349a:	93 81       	ldd	r25, Z+3	; 0x03
    349c:	20 e0       	ldi	r18, 0x00	; 0
    349e:	30 e0       	ldi	r19, 0x00	; 0
    34a0:	4a e7       	ldi	r20, 0x7A	; 122
    34a2:	53 e4       	ldi	r21, 0x43	; 67
    34a4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    34a8:	dc 01       	movw	r26, r24
    34aa:	cb 01       	movw	r24, r22
    34ac:	f8 01       	movw	r30, r16
    34ae:	80 83       	st	Z, r24
    34b0:	91 83       	std	Z+1, r25	; 0x01
    34b2:	a2 83       	std	Z+2, r26	; 0x02
    34b4:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    34b6:	fe 01       	movw	r30, r28
    34b8:	e3 5b       	subi	r30, 0xB3	; 179
    34ba:	ff 4f       	sbci	r31, 0xFF	; 255
    34bc:	60 81       	ld	r22, Z
    34be:	71 81       	ldd	r23, Z+1	; 0x01
    34c0:	82 81       	ldd	r24, Z+2	; 0x02
    34c2:	93 81       	ldd	r25, Z+3	; 0x03
    34c4:	20 e0       	ldi	r18, 0x00	; 0
    34c6:	30 e0       	ldi	r19, 0x00	; 0
    34c8:	40 e8       	ldi	r20, 0x80	; 128
    34ca:	5f e3       	ldi	r21, 0x3F	; 63
    34cc:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    34d0:	88 23       	and	r24, r24
    34d2:	44 f4       	brge	.+16     	; 0x34e4 <LCD_displayCharacter+0x20e>
		__ticks = 1;
    34d4:	fe 01       	movw	r30, r28
    34d6:	e5 5b       	subi	r30, 0xB5	; 181
    34d8:	ff 4f       	sbci	r31, 0xFF	; 255
    34da:	81 e0       	ldi	r24, 0x01	; 1
    34dc:	90 e0       	ldi	r25, 0x00	; 0
    34de:	91 83       	std	Z+1, r25	; 0x01
    34e0:	80 83       	st	Z, r24
    34e2:	64 c0       	rjmp	.+200    	; 0x35ac <LCD_displayCharacter+0x2d6>
	else if (__tmp > 65535)
    34e4:	fe 01       	movw	r30, r28
    34e6:	e3 5b       	subi	r30, 0xB3	; 179
    34e8:	ff 4f       	sbci	r31, 0xFF	; 255
    34ea:	60 81       	ld	r22, Z
    34ec:	71 81       	ldd	r23, Z+1	; 0x01
    34ee:	82 81       	ldd	r24, Z+2	; 0x02
    34f0:	93 81       	ldd	r25, Z+3	; 0x03
    34f2:	20 e0       	ldi	r18, 0x00	; 0
    34f4:	3f ef       	ldi	r19, 0xFF	; 255
    34f6:	4f e7       	ldi	r20, 0x7F	; 127
    34f8:	57 e4       	ldi	r21, 0x47	; 71
    34fa:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    34fe:	18 16       	cp	r1, r24
    3500:	0c f0       	brlt	.+2      	; 0x3504 <LCD_displayCharacter+0x22e>
    3502:	43 c0       	rjmp	.+134    	; 0x358a <LCD_displayCharacter+0x2b4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3504:	fe 01       	movw	r30, r28
    3506:	ef 5a       	subi	r30, 0xAF	; 175
    3508:	ff 4f       	sbci	r31, 0xFF	; 255
    350a:	60 81       	ld	r22, Z
    350c:	71 81       	ldd	r23, Z+1	; 0x01
    350e:	82 81       	ldd	r24, Z+2	; 0x02
    3510:	93 81       	ldd	r25, Z+3	; 0x03
    3512:	20 e0       	ldi	r18, 0x00	; 0
    3514:	30 e0       	ldi	r19, 0x00	; 0
    3516:	40 e2       	ldi	r20, 0x20	; 32
    3518:	51 e4       	ldi	r21, 0x41	; 65
    351a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    351e:	dc 01       	movw	r26, r24
    3520:	cb 01       	movw	r24, r22
    3522:	8e 01       	movw	r16, r28
    3524:	05 5b       	subi	r16, 0xB5	; 181
    3526:	1f 4f       	sbci	r17, 0xFF	; 255
    3528:	bc 01       	movw	r22, r24
    352a:	cd 01       	movw	r24, r26
    352c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3530:	dc 01       	movw	r26, r24
    3532:	cb 01       	movw	r24, r22
    3534:	f8 01       	movw	r30, r16
    3536:	91 83       	std	Z+1, r25	; 0x01
    3538:	80 83       	st	Z, r24
    353a:	1f c0       	rjmp	.+62     	; 0x357a <LCD_displayCharacter+0x2a4>
    353c:	fe 01       	movw	r30, r28
    353e:	e7 5b       	subi	r30, 0xB7	; 183
    3540:	ff 4f       	sbci	r31, 0xFF	; 255
    3542:	89 e1       	ldi	r24, 0x19	; 25
    3544:	90 e0       	ldi	r25, 0x00	; 0
    3546:	91 83       	std	Z+1, r25	; 0x01
    3548:	80 83       	st	Z, r24
    354a:	fe 01       	movw	r30, r28
    354c:	e7 5b       	subi	r30, 0xB7	; 183
    354e:	ff 4f       	sbci	r31, 0xFF	; 255
    3550:	80 81       	ld	r24, Z
    3552:	91 81       	ldd	r25, Z+1	; 0x01
    3554:	01 97       	sbiw	r24, 0x01	; 1
    3556:	f1 f7       	brne	.-4      	; 0x3554 <LCD_displayCharacter+0x27e>
    3558:	fe 01       	movw	r30, r28
    355a:	e7 5b       	subi	r30, 0xB7	; 183
    355c:	ff 4f       	sbci	r31, 0xFF	; 255
    355e:	91 83       	std	Z+1, r25	; 0x01
    3560:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3562:	de 01       	movw	r26, r28
    3564:	a5 5b       	subi	r26, 0xB5	; 181
    3566:	bf 4f       	sbci	r27, 0xFF	; 255
    3568:	fe 01       	movw	r30, r28
    356a:	e5 5b       	subi	r30, 0xB5	; 181
    356c:	ff 4f       	sbci	r31, 0xFF	; 255
    356e:	80 81       	ld	r24, Z
    3570:	91 81       	ldd	r25, Z+1	; 0x01
    3572:	01 97       	sbiw	r24, 0x01	; 1
    3574:	11 96       	adiw	r26, 0x01	; 1
    3576:	9c 93       	st	X, r25
    3578:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    357a:	fe 01       	movw	r30, r28
    357c:	e5 5b       	subi	r30, 0xB5	; 181
    357e:	ff 4f       	sbci	r31, 0xFF	; 255
    3580:	80 81       	ld	r24, Z
    3582:	91 81       	ldd	r25, Z+1	; 0x01
    3584:	00 97       	sbiw	r24, 0x00	; 0
    3586:	d1 f6       	brne	.-76     	; 0x353c <LCD_displayCharacter+0x266>
    3588:	27 c0       	rjmp	.+78     	; 0x35d8 <LCD_displayCharacter+0x302>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    358a:	8e 01       	movw	r16, r28
    358c:	05 5b       	subi	r16, 0xB5	; 181
    358e:	1f 4f       	sbci	r17, 0xFF	; 255
    3590:	fe 01       	movw	r30, r28
    3592:	e3 5b       	subi	r30, 0xB3	; 179
    3594:	ff 4f       	sbci	r31, 0xFF	; 255
    3596:	60 81       	ld	r22, Z
    3598:	71 81       	ldd	r23, Z+1	; 0x01
    359a:	82 81       	ldd	r24, Z+2	; 0x02
    359c:	93 81       	ldd	r25, Z+3	; 0x03
    359e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    35a2:	dc 01       	movw	r26, r24
    35a4:	cb 01       	movw	r24, r22
    35a6:	f8 01       	movw	r30, r16
    35a8:	91 83       	std	Z+1, r25	; 0x01
    35aa:	80 83       	st	Z, r24
    35ac:	de 01       	movw	r26, r28
    35ae:	a9 5b       	subi	r26, 0xB9	; 185
    35b0:	bf 4f       	sbci	r27, 0xFF	; 255
    35b2:	fe 01       	movw	r30, r28
    35b4:	e5 5b       	subi	r30, 0xB5	; 181
    35b6:	ff 4f       	sbci	r31, 0xFF	; 255
    35b8:	80 81       	ld	r24, Z
    35ba:	91 81       	ldd	r25, Z+1	; 0x01
    35bc:	8d 93       	st	X+, r24
    35be:	9c 93       	st	X, r25
    35c0:	fe 01       	movw	r30, r28
    35c2:	e9 5b       	subi	r30, 0xB9	; 185
    35c4:	ff 4f       	sbci	r31, 0xFF	; 255
    35c6:	80 81       	ld	r24, Z
    35c8:	91 81       	ldd	r25, Z+1	; 0x01
    35ca:	01 97       	sbiw	r24, 0x01	; 1
    35cc:	f1 f7       	brne	.-4      	; 0x35ca <LCD_displayCharacter+0x2f4>
    35ce:	fe 01       	movw	r30, r28
    35d0:	e9 5b       	subi	r30, 0xB9	; 185
    35d2:	ff 4f       	sbci	r31, 0xFF	; 255
    35d4:	91 83       	std	Z+1, r25	; 0x01
    35d6:	80 83       	st	Z, r24
	_delay_ms(1);

	// Inserts the data in the assigned PORT to be sent to the LCD
	// Inserts the data in the assigned PORT to be sent to the LCD
	if (LCD_BIT_MODE == 4) {
		GPIO_writePin(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 0), GET_BIT( data, 4 ));
    35d8:	fe 01       	movw	r30, r28
    35da:	ed 59       	subi	r30, 0x9D	; 157
    35dc:	ff 4f       	sbci	r31, 0xFF	; 255
    35de:	80 81       	ld	r24, Z
    35e0:	82 95       	swap	r24
    35e2:	8f 70       	andi	r24, 0x0F	; 15
    35e4:	98 2f       	mov	r25, r24
    35e6:	91 70       	andi	r25, 0x01	; 1
    35e8:	80 e0       	ldi	r24, 0x00	; 0
    35ea:	63 e0       	ldi	r22, 0x03	; 3
    35ec:	49 2f       	mov	r20, r25
    35ee:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
		GPIO_writePin(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 1), GET_BIT( data, 5 ));
    35f2:	fe 01       	movw	r30, r28
    35f4:	ed 59       	subi	r30, 0x9D	; 157
    35f6:	ff 4f       	sbci	r31, 0xFF	; 255
    35f8:	80 81       	ld	r24, Z
    35fa:	82 95       	swap	r24
    35fc:	86 95       	lsr	r24
    35fe:	87 70       	andi	r24, 0x07	; 7
    3600:	98 2f       	mov	r25, r24
    3602:	91 70       	andi	r25, 0x01	; 1
    3604:	80 e0       	ldi	r24, 0x00	; 0
    3606:	64 e0       	ldi	r22, 0x04	; 4
    3608:	49 2f       	mov	r20, r25
    360a:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
		GPIO_writePin(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 2), GET_BIT( data, 6 ));
    360e:	fe 01       	movw	r30, r28
    3610:	ed 59       	subi	r30, 0x9D	; 157
    3612:	ff 4f       	sbci	r31, 0xFF	; 255
    3614:	80 81       	ld	r24, Z
    3616:	82 95       	swap	r24
    3618:	86 95       	lsr	r24
    361a:	86 95       	lsr	r24
    361c:	83 70       	andi	r24, 0x03	; 3
    361e:	98 2f       	mov	r25, r24
    3620:	91 70       	andi	r25, 0x01	; 1
    3622:	80 e0       	ldi	r24, 0x00	; 0
    3624:	65 e0       	ldi	r22, 0x05	; 5
    3626:	49 2f       	mov	r20, r25
    3628:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
		GPIO_writePin(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 3), GET_BIT( data, 7 ));
    362c:	fe 01       	movw	r30, r28
    362e:	ed 59       	subi	r30, 0x9D	; 157
    3630:	ff 4f       	sbci	r31, 0xFF	; 255
    3632:	80 81       	ld	r24, Z
    3634:	98 2f       	mov	r25, r24
    3636:	99 1f       	adc	r25, r25
    3638:	99 27       	eor	r25, r25
    363a:	99 1f       	adc	r25, r25
    363c:	80 e0       	ldi	r24, 0x00	; 0
    363e:	66 e0       	ldi	r22, 0x06	; 6
    3640:	49 2f       	mov	r20, r25
    3642:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
    3646:	fe 01       	movw	r30, r28
    3648:	ed 5b       	subi	r30, 0xBD	; 189
    364a:	ff 4f       	sbci	r31, 0xFF	; 255
    364c:	80 e0       	ldi	r24, 0x00	; 0
    364e:	90 e0       	ldi	r25, 0x00	; 0
    3650:	a0 e8       	ldi	r26, 0x80	; 128
    3652:	bf e3       	ldi	r27, 0x3F	; 63
    3654:	80 83       	st	Z, r24
    3656:	91 83       	std	Z+1, r25	; 0x01
    3658:	a2 83       	std	Z+2, r26	; 0x02
    365a:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    365c:	8e 01       	movw	r16, r28
    365e:	01 5c       	subi	r16, 0xC1	; 193
    3660:	1f 4f       	sbci	r17, 0xFF	; 255
    3662:	fe 01       	movw	r30, r28
    3664:	ed 5b       	subi	r30, 0xBD	; 189
    3666:	ff 4f       	sbci	r31, 0xFF	; 255
    3668:	60 81       	ld	r22, Z
    366a:	71 81       	ldd	r23, Z+1	; 0x01
    366c:	82 81       	ldd	r24, Z+2	; 0x02
    366e:	93 81       	ldd	r25, Z+3	; 0x03
    3670:	20 e0       	ldi	r18, 0x00	; 0
    3672:	30 e0       	ldi	r19, 0x00	; 0
    3674:	4a e7       	ldi	r20, 0x7A	; 122
    3676:	53 e4       	ldi	r21, 0x43	; 67
    3678:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    367c:	dc 01       	movw	r26, r24
    367e:	cb 01       	movw	r24, r22
    3680:	f8 01       	movw	r30, r16
    3682:	80 83       	st	Z, r24
    3684:	91 83       	std	Z+1, r25	; 0x01
    3686:	a2 83       	std	Z+2, r26	; 0x02
    3688:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    368a:	fe 01       	movw	r30, r28
    368c:	ff 96       	adiw	r30, 0x3f	; 63
    368e:	60 81       	ld	r22, Z
    3690:	71 81       	ldd	r23, Z+1	; 0x01
    3692:	82 81       	ldd	r24, Z+2	; 0x02
    3694:	93 81       	ldd	r25, Z+3	; 0x03
    3696:	20 e0       	ldi	r18, 0x00	; 0
    3698:	30 e0       	ldi	r19, 0x00	; 0
    369a:	40 e8       	ldi	r20, 0x80	; 128
    369c:	5f e3       	ldi	r21, 0x3F	; 63
    369e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    36a2:	88 23       	and	r24, r24
    36a4:	2c f4       	brge	.+10     	; 0x36b0 <LCD_displayCharacter+0x3da>
		__ticks = 1;
    36a6:	81 e0       	ldi	r24, 0x01	; 1
    36a8:	90 e0       	ldi	r25, 0x00	; 0
    36aa:	9e af       	std	Y+62, r25	; 0x3e
    36ac:	8d af       	std	Y+61, r24	; 0x3d
    36ae:	46 c0       	rjmp	.+140    	; 0x373c <LCD_displayCharacter+0x466>
	else if (__tmp > 65535)
    36b0:	fe 01       	movw	r30, r28
    36b2:	ff 96       	adiw	r30, 0x3f	; 63
    36b4:	60 81       	ld	r22, Z
    36b6:	71 81       	ldd	r23, Z+1	; 0x01
    36b8:	82 81       	ldd	r24, Z+2	; 0x02
    36ba:	93 81       	ldd	r25, Z+3	; 0x03
    36bc:	20 e0       	ldi	r18, 0x00	; 0
    36be:	3f ef       	ldi	r19, 0xFF	; 255
    36c0:	4f e7       	ldi	r20, 0x7F	; 127
    36c2:	57 e4       	ldi	r21, 0x47	; 71
    36c4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    36c8:	18 16       	cp	r1, r24
    36ca:	64 f5       	brge	.+88     	; 0x3724 <LCD_displayCharacter+0x44e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    36cc:	fe 01       	movw	r30, r28
    36ce:	ed 5b       	subi	r30, 0xBD	; 189
    36d0:	ff 4f       	sbci	r31, 0xFF	; 255
    36d2:	60 81       	ld	r22, Z
    36d4:	71 81       	ldd	r23, Z+1	; 0x01
    36d6:	82 81       	ldd	r24, Z+2	; 0x02
    36d8:	93 81       	ldd	r25, Z+3	; 0x03
    36da:	20 e0       	ldi	r18, 0x00	; 0
    36dc:	30 e0       	ldi	r19, 0x00	; 0
    36de:	40 e2       	ldi	r20, 0x20	; 32
    36e0:	51 e4       	ldi	r21, 0x41	; 65
    36e2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    36e6:	dc 01       	movw	r26, r24
    36e8:	cb 01       	movw	r24, r22
    36ea:	bc 01       	movw	r22, r24
    36ec:	cd 01       	movw	r24, r26
    36ee:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    36f2:	dc 01       	movw	r26, r24
    36f4:	cb 01       	movw	r24, r22
    36f6:	9e af       	std	Y+62, r25	; 0x3e
    36f8:	8d af       	std	Y+61, r24	; 0x3d
    36fa:	0f c0       	rjmp	.+30     	; 0x371a <LCD_displayCharacter+0x444>
    36fc:	89 e1       	ldi	r24, 0x19	; 25
    36fe:	90 e0       	ldi	r25, 0x00	; 0
    3700:	9c af       	std	Y+60, r25	; 0x3c
    3702:	8b af       	std	Y+59, r24	; 0x3b
    3704:	8b ad       	ldd	r24, Y+59	; 0x3b
    3706:	9c ad       	ldd	r25, Y+60	; 0x3c
    3708:	01 97       	sbiw	r24, 0x01	; 1
    370a:	f1 f7       	brne	.-4      	; 0x3708 <LCD_displayCharacter+0x432>
    370c:	9c af       	std	Y+60, r25	; 0x3c
    370e:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3710:	8d ad       	ldd	r24, Y+61	; 0x3d
    3712:	9e ad       	ldd	r25, Y+62	; 0x3e
    3714:	01 97       	sbiw	r24, 0x01	; 1
    3716:	9e af       	std	Y+62, r25	; 0x3e
    3718:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    371a:	8d ad       	ldd	r24, Y+61	; 0x3d
    371c:	9e ad       	ldd	r25, Y+62	; 0x3e
    371e:	00 97       	sbiw	r24, 0x00	; 0
    3720:	69 f7       	brne	.-38     	; 0x36fc <LCD_displayCharacter+0x426>
    3722:	16 c0       	rjmp	.+44     	; 0x3750 <LCD_displayCharacter+0x47a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3724:	fe 01       	movw	r30, r28
    3726:	ff 96       	adiw	r30, 0x3f	; 63
    3728:	60 81       	ld	r22, Z
    372a:	71 81       	ldd	r23, Z+1	; 0x01
    372c:	82 81       	ldd	r24, Z+2	; 0x02
    372e:	93 81       	ldd	r25, Z+3	; 0x03
    3730:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3734:	dc 01       	movw	r26, r24
    3736:	cb 01       	movw	r24, r22
    3738:	9e af       	std	Y+62, r25	; 0x3e
    373a:	8d af       	std	Y+61, r24	; 0x3d
    373c:	8d ad       	ldd	r24, Y+61	; 0x3d
    373e:	9e ad       	ldd	r25, Y+62	; 0x3e
    3740:	9a af       	std	Y+58, r25	; 0x3a
    3742:	89 af       	std	Y+57, r24	; 0x39
    3744:	89 ad       	ldd	r24, Y+57	; 0x39
    3746:	9a ad       	ldd	r25, Y+58	; 0x3a
    3748:	01 97       	sbiw	r24, 0x01	; 1
    374a:	f1 f7       	brne	.-4      	; 0x3748 <LCD_displayCharacter+0x472>
    374c:	9a af       	std	Y+58, r25	; 0x3a
    374e:	89 af       	std	Y+57, r24	; 0x39
		_delay_ms(1);

		// Clear Enable Pin to '0'
		GPIO_writePin(LCD_INIT_PORT, LCD_ENABLE, LOGIC_LOW);
    3750:	80 e0       	ldi	r24, 0x00	; 0
    3752:	62 e0       	ldi	r22, 0x02	; 2
    3754:	40 e0       	ldi	r20, 0x00	; 0
    3756:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
    375a:	80 e0       	ldi	r24, 0x00	; 0
    375c:	90 e0       	ldi	r25, 0x00	; 0
    375e:	a0 e8       	ldi	r26, 0x80	; 128
    3760:	bf e3       	ldi	r27, 0x3F	; 63
    3762:	8d ab       	std	Y+53, r24	; 0x35
    3764:	9e ab       	std	Y+54, r25	; 0x36
    3766:	af ab       	std	Y+55, r26	; 0x37
    3768:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    376a:	6d a9       	ldd	r22, Y+53	; 0x35
    376c:	7e a9       	ldd	r23, Y+54	; 0x36
    376e:	8f a9       	ldd	r24, Y+55	; 0x37
    3770:	98 ad       	ldd	r25, Y+56	; 0x38
    3772:	20 e0       	ldi	r18, 0x00	; 0
    3774:	30 e0       	ldi	r19, 0x00	; 0
    3776:	4a e7       	ldi	r20, 0x7A	; 122
    3778:	53 e4       	ldi	r21, 0x43	; 67
    377a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    377e:	dc 01       	movw	r26, r24
    3780:	cb 01       	movw	r24, r22
    3782:	89 ab       	std	Y+49, r24	; 0x31
    3784:	9a ab       	std	Y+50, r25	; 0x32
    3786:	ab ab       	std	Y+51, r26	; 0x33
    3788:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    378a:	69 a9       	ldd	r22, Y+49	; 0x31
    378c:	7a a9       	ldd	r23, Y+50	; 0x32
    378e:	8b a9       	ldd	r24, Y+51	; 0x33
    3790:	9c a9       	ldd	r25, Y+52	; 0x34
    3792:	20 e0       	ldi	r18, 0x00	; 0
    3794:	30 e0       	ldi	r19, 0x00	; 0
    3796:	40 e8       	ldi	r20, 0x80	; 128
    3798:	5f e3       	ldi	r21, 0x3F	; 63
    379a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    379e:	88 23       	and	r24, r24
    37a0:	2c f4       	brge	.+10     	; 0x37ac <LCD_displayCharacter+0x4d6>
		__ticks = 1;
    37a2:	81 e0       	ldi	r24, 0x01	; 1
    37a4:	90 e0       	ldi	r25, 0x00	; 0
    37a6:	98 ab       	std	Y+48, r25	; 0x30
    37a8:	8f a7       	std	Y+47, r24	; 0x2f
    37aa:	3f c0       	rjmp	.+126    	; 0x382a <LCD_displayCharacter+0x554>
	else if (__tmp > 65535)
    37ac:	69 a9       	ldd	r22, Y+49	; 0x31
    37ae:	7a a9       	ldd	r23, Y+50	; 0x32
    37b0:	8b a9       	ldd	r24, Y+51	; 0x33
    37b2:	9c a9       	ldd	r25, Y+52	; 0x34
    37b4:	20 e0       	ldi	r18, 0x00	; 0
    37b6:	3f ef       	ldi	r19, 0xFF	; 255
    37b8:	4f e7       	ldi	r20, 0x7F	; 127
    37ba:	57 e4       	ldi	r21, 0x47	; 71
    37bc:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    37c0:	18 16       	cp	r1, r24
    37c2:	4c f5       	brge	.+82     	; 0x3816 <LCD_displayCharacter+0x540>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    37c4:	6d a9       	ldd	r22, Y+53	; 0x35
    37c6:	7e a9       	ldd	r23, Y+54	; 0x36
    37c8:	8f a9       	ldd	r24, Y+55	; 0x37
    37ca:	98 ad       	ldd	r25, Y+56	; 0x38
    37cc:	20 e0       	ldi	r18, 0x00	; 0
    37ce:	30 e0       	ldi	r19, 0x00	; 0
    37d0:	40 e2       	ldi	r20, 0x20	; 32
    37d2:	51 e4       	ldi	r21, 0x41	; 65
    37d4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    37d8:	dc 01       	movw	r26, r24
    37da:	cb 01       	movw	r24, r22
    37dc:	bc 01       	movw	r22, r24
    37de:	cd 01       	movw	r24, r26
    37e0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    37e4:	dc 01       	movw	r26, r24
    37e6:	cb 01       	movw	r24, r22
    37e8:	98 ab       	std	Y+48, r25	; 0x30
    37ea:	8f a7       	std	Y+47, r24	; 0x2f
    37ec:	0f c0       	rjmp	.+30     	; 0x380c <LCD_displayCharacter+0x536>
    37ee:	89 e1       	ldi	r24, 0x19	; 25
    37f0:	90 e0       	ldi	r25, 0x00	; 0
    37f2:	9e a7       	std	Y+46, r25	; 0x2e
    37f4:	8d a7       	std	Y+45, r24	; 0x2d
    37f6:	8d a5       	ldd	r24, Y+45	; 0x2d
    37f8:	9e a5       	ldd	r25, Y+46	; 0x2e
    37fa:	01 97       	sbiw	r24, 0x01	; 1
    37fc:	f1 f7       	brne	.-4      	; 0x37fa <LCD_displayCharacter+0x524>
    37fe:	9e a7       	std	Y+46, r25	; 0x2e
    3800:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3802:	8f a5       	ldd	r24, Y+47	; 0x2f
    3804:	98 a9       	ldd	r25, Y+48	; 0x30
    3806:	01 97       	sbiw	r24, 0x01	; 1
    3808:	98 ab       	std	Y+48, r25	; 0x30
    380a:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    380c:	8f a5       	ldd	r24, Y+47	; 0x2f
    380e:	98 a9       	ldd	r25, Y+48	; 0x30
    3810:	00 97       	sbiw	r24, 0x00	; 0
    3812:	69 f7       	brne	.-38     	; 0x37ee <LCD_displayCharacter+0x518>
    3814:	14 c0       	rjmp	.+40     	; 0x383e <LCD_displayCharacter+0x568>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3816:	69 a9       	ldd	r22, Y+49	; 0x31
    3818:	7a a9       	ldd	r23, Y+50	; 0x32
    381a:	8b a9       	ldd	r24, Y+51	; 0x33
    381c:	9c a9       	ldd	r25, Y+52	; 0x34
    381e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3822:	dc 01       	movw	r26, r24
    3824:	cb 01       	movw	r24, r22
    3826:	98 ab       	std	Y+48, r25	; 0x30
    3828:	8f a7       	std	Y+47, r24	; 0x2f
    382a:	8f a5       	ldd	r24, Y+47	; 0x2f
    382c:	98 a9       	ldd	r25, Y+48	; 0x30
    382e:	9c a7       	std	Y+44, r25	; 0x2c
    3830:	8b a7       	std	Y+43, r24	; 0x2b
    3832:	8b a5       	ldd	r24, Y+43	; 0x2b
    3834:	9c a5       	ldd	r25, Y+44	; 0x2c
    3836:	01 97       	sbiw	r24, 0x01	; 1
    3838:	f1 f7       	brne	.-4      	; 0x3836 <LCD_displayCharacter+0x560>
    383a:	9c a7       	std	Y+44, r25	; 0x2c
    383c:	8b a7       	std	Y+43, r24	; 0x2b
		_delay_ms(1); /* delay for processing Th = 13ns */

		// Set Enable Pin to '1'
		GPIO_writePin(LCD_INIT_PORT, LCD_ENABLE, LOGIC_HIGH);
    383e:	80 e0       	ldi	r24, 0x00	; 0
    3840:	62 e0       	ldi	r22, 0x02	; 2
    3842:	41 e0       	ldi	r20, 0x01	; 1
    3844:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
    3848:	80 e0       	ldi	r24, 0x00	; 0
    384a:	90 e0       	ldi	r25, 0x00	; 0
    384c:	a0 e8       	ldi	r26, 0x80	; 128
    384e:	bf e3       	ldi	r27, 0x3F	; 63
    3850:	8f a3       	std	Y+39, r24	; 0x27
    3852:	98 a7       	std	Y+40, r25	; 0x28
    3854:	a9 a7       	std	Y+41, r26	; 0x29
    3856:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3858:	6f a1       	ldd	r22, Y+39	; 0x27
    385a:	78 a5       	ldd	r23, Y+40	; 0x28
    385c:	89 a5       	ldd	r24, Y+41	; 0x29
    385e:	9a a5       	ldd	r25, Y+42	; 0x2a
    3860:	20 e0       	ldi	r18, 0x00	; 0
    3862:	30 e0       	ldi	r19, 0x00	; 0
    3864:	4a e7       	ldi	r20, 0x7A	; 122
    3866:	53 e4       	ldi	r21, 0x43	; 67
    3868:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    386c:	dc 01       	movw	r26, r24
    386e:	cb 01       	movw	r24, r22
    3870:	8b a3       	std	Y+35, r24	; 0x23
    3872:	9c a3       	std	Y+36, r25	; 0x24
    3874:	ad a3       	std	Y+37, r26	; 0x25
    3876:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    3878:	6b a1       	ldd	r22, Y+35	; 0x23
    387a:	7c a1       	ldd	r23, Y+36	; 0x24
    387c:	8d a1       	ldd	r24, Y+37	; 0x25
    387e:	9e a1       	ldd	r25, Y+38	; 0x26
    3880:	20 e0       	ldi	r18, 0x00	; 0
    3882:	30 e0       	ldi	r19, 0x00	; 0
    3884:	40 e8       	ldi	r20, 0x80	; 128
    3886:	5f e3       	ldi	r21, 0x3F	; 63
    3888:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    388c:	88 23       	and	r24, r24
    388e:	2c f4       	brge	.+10     	; 0x389a <LCD_displayCharacter+0x5c4>
		__ticks = 1;
    3890:	81 e0       	ldi	r24, 0x01	; 1
    3892:	90 e0       	ldi	r25, 0x00	; 0
    3894:	9a a3       	std	Y+34, r25	; 0x22
    3896:	89 a3       	std	Y+33, r24	; 0x21
    3898:	3f c0       	rjmp	.+126    	; 0x3918 <LCD_displayCharacter+0x642>
	else if (__tmp > 65535)
    389a:	6b a1       	ldd	r22, Y+35	; 0x23
    389c:	7c a1       	ldd	r23, Y+36	; 0x24
    389e:	8d a1       	ldd	r24, Y+37	; 0x25
    38a0:	9e a1       	ldd	r25, Y+38	; 0x26
    38a2:	20 e0       	ldi	r18, 0x00	; 0
    38a4:	3f ef       	ldi	r19, 0xFF	; 255
    38a6:	4f e7       	ldi	r20, 0x7F	; 127
    38a8:	57 e4       	ldi	r21, 0x47	; 71
    38aa:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    38ae:	18 16       	cp	r1, r24
    38b0:	4c f5       	brge	.+82     	; 0x3904 <LCD_displayCharacter+0x62e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    38b2:	6f a1       	ldd	r22, Y+39	; 0x27
    38b4:	78 a5       	ldd	r23, Y+40	; 0x28
    38b6:	89 a5       	ldd	r24, Y+41	; 0x29
    38b8:	9a a5       	ldd	r25, Y+42	; 0x2a
    38ba:	20 e0       	ldi	r18, 0x00	; 0
    38bc:	30 e0       	ldi	r19, 0x00	; 0
    38be:	40 e2       	ldi	r20, 0x20	; 32
    38c0:	51 e4       	ldi	r21, 0x41	; 65
    38c2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    38c6:	dc 01       	movw	r26, r24
    38c8:	cb 01       	movw	r24, r22
    38ca:	bc 01       	movw	r22, r24
    38cc:	cd 01       	movw	r24, r26
    38ce:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    38d2:	dc 01       	movw	r26, r24
    38d4:	cb 01       	movw	r24, r22
    38d6:	9a a3       	std	Y+34, r25	; 0x22
    38d8:	89 a3       	std	Y+33, r24	; 0x21
    38da:	0f c0       	rjmp	.+30     	; 0x38fa <LCD_displayCharacter+0x624>
    38dc:	89 e1       	ldi	r24, 0x19	; 25
    38de:	90 e0       	ldi	r25, 0x00	; 0
    38e0:	98 a3       	std	Y+32, r25	; 0x20
    38e2:	8f 8f       	std	Y+31, r24	; 0x1f
    38e4:	8f 8d       	ldd	r24, Y+31	; 0x1f
    38e6:	98 a1       	ldd	r25, Y+32	; 0x20
    38e8:	01 97       	sbiw	r24, 0x01	; 1
    38ea:	f1 f7       	brne	.-4      	; 0x38e8 <LCD_displayCharacter+0x612>
    38ec:	98 a3       	std	Y+32, r25	; 0x20
    38ee:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    38f0:	89 a1       	ldd	r24, Y+33	; 0x21
    38f2:	9a a1       	ldd	r25, Y+34	; 0x22
    38f4:	01 97       	sbiw	r24, 0x01	; 1
    38f6:	9a a3       	std	Y+34, r25	; 0x22
    38f8:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    38fa:	89 a1       	ldd	r24, Y+33	; 0x21
    38fc:	9a a1       	ldd	r25, Y+34	; 0x22
    38fe:	00 97       	sbiw	r24, 0x00	; 0
    3900:	69 f7       	brne	.-38     	; 0x38dc <LCD_displayCharacter+0x606>
    3902:	14 c0       	rjmp	.+40     	; 0x392c <LCD_displayCharacter+0x656>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3904:	6b a1       	ldd	r22, Y+35	; 0x23
    3906:	7c a1       	ldd	r23, Y+36	; 0x24
    3908:	8d a1       	ldd	r24, Y+37	; 0x25
    390a:	9e a1       	ldd	r25, Y+38	; 0x26
    390c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3910:	dc 01       	movw	r26, r24
    3912:	cb 01       	movw	r24, r22
    3914:	9a a3       	std	Y+34, r25	; 0x22
    3916:	89 a3       	std	Y+33, r24	; 0x21
    3918:	89 a1       	ldd	r24, Y+33	; 0x21
    391a:	9a a1       	ldd	r25, Y+34	; 0x22
    391c:	9e 8f       	std	Y+30, r25	; 0x1e
    391e:	8d 8f       	std	Y+29, r24	; 0x1d
    3920:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3922:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3924:	01 97       	sbiw	r24, 0x01	; 1
    3926:	f1 f7       	brne	.-4      	; 0x3924 <LCD_displayCharacter+0x64e>
    3928:	9e 8f       	std	Y+30, r25	; 0x1e
    392a:	8d 8f       	std	Y+29, r24	; 0x1d
		_delay_ms(1); /* delay for processing Tpw - Tdws = 190ns */

		GPIO_writePin(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 0), GET_BIT( data, 0 ));
    392c:	fe 01       	movw	r30, r28
    392e:	ed 59       	subi	r30, 0x9D	; 157
    3930:	ff 4f       	sbci	r31, 0xFF	; 255
    3932:	80 81       	ld	r24, Z
    3934:	98 2f       	mov	r25, r24
    3936:	91 70       	andi	r25, 0x01	; 1
    3938:	80 e0       	ldi	r24, 0x00	; 0
    393a:	63 e0       	ldi	r22, 0x03	; 3
    393c:	49 2f       	mov	r20, r25
    393e:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
		GPIO_writePin(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 1), GET_BIT( data, 1 ));
    3942:	fe 01       	movw	r30, r28
    3944:	ed 59       	subi	r30, 0x9D	; 157
    3946:	ff 4f       	sbci	r31, 0xFF	; 255
    3948:	80 81       	ld	r24, Z
    394a:	86 95       	lsr	r24
    394c:	98 2f       	mov	r25, r24
    394e:	91 70       	andi	r25, 0x01	; 1
    3950:	80 e0       	ldi	r24, 0x00	; 0
    3952:	64 e0       	ldi	r22, 0x04	; 4
    3954:	49 2f       	mov	r20, r25
    3956:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
		GPIO_writePin(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 2), GET_BIT( data, 2 ));
    395a:	fe 01       	movw	r30, r28
    395c:	ed 59       	subi	r30, 0x9D	; 157
    395e:	ff 4f       	sbci	r31, 0xFF	; 255
    3960:	80 81       	ld	r24, Z
    3962:	86 95       	lsr	r24
    3964:	86 95       	lsr	r24
    3966:	98 2f       	mov	r25, r24
    3968:	91 70       	andi	r25, 0x01	; 1
    396a:	80 e0       	ldi	r24, 0x00	; 0
    396c:	65 e0       	ldi	r22, 0x05	; 5
    396e:	49 2f       	mov	r20, r25
    3970:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
		GPIO_writePin(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 3), GET_BIT( data, 3 ));
    3974:	fe 01       	movw	r30, r28
    3976:	ed 59       	subi	r30, 0x9D	; 157
    3978:	ff 4f       	sbci	r31, 0xFF	; 255
    397a:	80 81       	ld	r24, Z
    397c:	86 95       	lsr	r24
    397e:	86 95       	lsr	r24
    3980:	86 95       	lsr	r24
    3982:	98 2f       	mov	r25, r24
    3984:	91 70       	andi	r25, 0x01	; 1
    3986:	80 e0       	ldi	r24, 0x00	; 0
    3988:	66 e0       	ldi	r22, 0x06	; 6
    398a:	49 2f       	mov	r20, r25
    398c:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
    3990:	80 e0       	ldi	r24, 0x00	; 0
    3992:	90 e0       	ldi	r25, 0x00	; 0
    3994:	a0 e8       	ldi	r26, 0x80	; 128
    3996:	bf e3       	ldi	r27, 0x3F	; 63
    3998:	89 8f       	std	Y+25, r24	; 0x19
    399a:	9a 8f       	std	Y+26, r25	; 0x1a
    399c:	ab 8f       	std	Y+27, r26	; 0x1b
    399e:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    39a0:	69 8d       	ldd	r22, Y+25	; 0x19
    39a2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    39a4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    39a6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    39a8:	20 e0       	ldi	r18, 0x00	; 0
    39aa:	30 e0       	ldi	r19, 0x00	; 0
    39ac:	4a e7       	ldi	r20, 0x7A	; 122
    39ae:	53 e4       	ldi	r21, 0x43	; 67
    39b0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    39b4:	dc 01       	movw	r26, r24
    39b6:	cb 01       	movw	r24, r22
    39b8:	8d 8b       	std	Y+21, r24	; 0x15
    39ba:	9e 8b       	std	Y+22, r25	; 0x16
    39bc:	af 8b       	std	Y+23, r26	; 0x17
    39be:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    39c0:	6d 89       	ldd	r22, Y+21	; 0x15
    39c2:	7e 89       	ldd	r23, Y+22	; 0x16
    39c4:	8f 89       	ldd	r24, Y+23	; 0x17
    39c6:	98 8d       	ldd	r25, Y+24	; 0x18
    39c8:	20 e0       	ldi	r18, 0x00	; 0
    39ca:	30 e0       	ldi	r19, 0x00	; 0
    39cc:	40 e8       	ldi	r20, 0x80	; 128
    39ce:	5f e3       	ldi	r21, 0x3F	; 63
    39d0:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    39d4:	88 23       	and	r24, r24
    39d6:	2c f4       	brge	.+10     	; 0x39e2 <LCD_displayCharacter+0x70c>
		__ticks = 1;
    39d8:	81 e0       	ldi	r24, 0x01	; 1
    39da:	90 e0       	ldi	r25, 0x00	; 0
    39dc:	9c 8b       	std	Y+20, r25	; 0x14
    39de:	8b 8b       	std	Y+19, r24	; 0x13
    39e0:	3f c0       	rjmp	.+126    	; 0x3a60 <LCD_displayCharacter+0x78a>
	else if (__tmp > 65535)
    39e2:	6d 89       	ldd	r22, Y+21	; 0x15
    39e4:	7e 89       	ldd	r23, Y+22	; 0x16
    39e6:	8f 89       	ldd	r24, Y+23	; 0x17
    39e8:	98 8d       	ldd	r25, Y+24	; 0x18
    39ea:	20 e0       	ldi	r18, 0x00	; 0
    39ec:	3f ef       	ldi	r19, 0xFF	; 255
    39ee:	4f e7       	ldi	r20, 0x7F	; 127
    39f0:	57 e4       	ldi	r21, 0x47	; 71
    39f2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    39f6:	18 16       	cp	r1, r24
    39f8:	4c f5       	brge	.+82     	; 0x3a4c <LCD_displayCharacter+0x776>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    39fa:	69 8d       	ldd	r22, Y+25	; 0x19
    39fc:	7a 8d       	ldd	r23, Y+26	; 0x1a
    39fe:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3a00:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3a02:	20 e0       	ldi	r18, 0x00	; 0
    3a04:	30 e0       	ldi	r19, 0x00	; 0
    3a06:	40 e2       	ldi	r20, 0x20	; 32
    3a08:	51 e4       	ldi	r21, 0x41	; 65
    3a0a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3a0e:	dc 01       	movw	r26, r24
    3a10:	cb 01       	movw	r24, r22
    3a12:	bc 01       	movw	r22, r24
    3a14:	cd 01       	movw	r24, r26
    3a16:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3a1a:	dc 01       	movw	r26, r24
    3a1c:	cb 01       	movw	r24, r22
    3a1e:	9c 8b       	std	Y+20, r25	; 0x14
    3a20:	8b 8b       	std	Y+19, r24	; 0x13
    3a22:	0f c0       	rjmp	.+30     	; 0x3a42 <LCD_displayCharacter+0x76c>
    3a24:	89 e1       	ldi	r24, 0x19	; 25
    3a26:	90 e0       	ldi	r25, 0x00	; 0
    3a28:	9a 8b       	std	Y+18, r25	; 0x12
    3a2a:	89 8b       	std	Y+17, r24	; 0x11
    3a2c:	89 89       	ldd	r24, Y+17	; 0x11
    3a2e:	9a 89       	ldd	r25, Y+18	; 0x12
    3a30:	01 97       	sbiw	r24, 0x01	; 1
    3a32:	f1 f7       	brne	.-4      	; 0x3a30 <LCD_displayCharacter+0x75a>
    3a34:	9a 8b       	std	Y+18, r25	; 0x12
    3a36:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3a38:	8b 89       	ldd	r24, Y+19	; 0x13
    3a3a:	9c 89       	ldd	r25, Y+20	; 0x14
    3a3c:	01 97       	sbiw	r24, 0x01	; 1
    3a3e:	9c 8b       	std	Y+20, r25	; 0x14
    3a40:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3a42:	8b 89       	ldd	r24, Y+19	; 0x13
    3a44:	9c 89       	ldd	r25, Y+20	; 0x14
    3a46:	00 97       	sbiw	r24, 0x00	; 0
    3a48:	69 f7       	brne	.-38     	; 0x3a24 <LCD_displayCharacter+0x74e>
    3a4a:	14 c0       	rjmp	.+40     	; 0x3a74 <LCD_displayCharacter+0x79e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3a4c:	6d 89       	ldd	r22, Y+21	; 0x15
    3a4e:	7e 89       	ldd	r23, Y+22	; 0x16
    3a50:	8f 89       	ldd	r24, Y+23	; 0x17
    3a52:	98 8d       	ldd	r25, Y+24	; 0x18
    3a54:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3a58:	dc 01       	movw	r26, r24
    3a5a:	cb 01       	movw	r24, r22
    3a5c:	9c 8b       	std	Y+20, r25	; 0x14
    3a5e:	8b 8b       	std	Y+19, r24	; 0x13
    3a60:	8b 89       	ldd	r24, Y+19	; 0x13
    3a62:	9c 89       	ldd	r25, Y+20	; 0x14
    3a64:	98 8b       	std	Y+16, r25	; 0x10
    3a66:	8f 87       	std	Y+15, r24	; 0x0f
    3a68:	8f 85       	ldd	r24, Y+15	; 0x0f
    3a6a:	98 89       	ldd	r25, Y+16	; 0x10
    3a6c:	01 97       	sbiw	r24, 0x01	; 1
    3a6e:	f1 f7       	brne	.-4      	; 0x3a6c <LCD_displayCharacter+0x796>
    3a70:	98 8b       	std	Y+16, r25	; 0x10
    3a72:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(1); /* delay for processing Tdsw = 100ns */

		// Clear Enable Pin to '0'
		GPIO_writePin(LCD_INIT_PORT, LCD_ENABLE, LOGIC_LOW);
    3a74:	80 e0       	ldi	r24, 0x00	; 0
    3a76:	62 e0       	ldi	r22, 0x02	; 2
    3a78:	40 e0       	ldi	r20, 0x00	; 0
    3a7a:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>
    3a7e:	80 e0       	ldi	r24, 0x00	; 0
    3a80:	90 e0       	ldi	r25, 0x00	; 0
    3a82:	a0 e8       	ldi	r26, 0x80	; 128
    3a84:	bf e3       	ldi	r27, 0x3F	; 63
    3a86:	8b 87       	std	Y+11, r24	; 0x0b
    3a88:	9c 87       	std	Y+12, r25	; 0x0c
    3a8a:	ad 87       	std	Y+13, r26	; 0x0d
    3a8c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3a8e:	6b 85       	ldd	r22, Y+11	; 0x0b
    3a90:	7c 85       	ldd	r23, Y+12	; 0x0c
    3a92:	8d 85       	ldd	r24, Y+13	; 0x0d
    3a94:	9e 85       	ldd	r25, Y+14	; 0x0e
    3a96:	20 e0       	ldi	r18, 0x00	; 0
    3a98:	30 e0       	ldi	r19, 0x00	; 0
    3a9a:	4a e7       	ldi	r20, 0x7A	; 122
    3a9c:	53 e4       	ldi	r21, 0x43	; 67
    3a9e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3aa2:	dc 01       	movw	r26, r24
    3aa4:	cb 01       	movw	r24, r22
    3aa6:	8f 83       	std	Y+7, r24	; 0x07
    3aa8:	98 87       	std	Y+8, r25	; 0x08
    3aaa:	a9 87       	std	Y+9, r26	; 0x09
    3aac:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3aae:	6f 81       	ldd	r22, Y+7	; 0x07
    3ab0:	78 85       	ldd	r23, Y+8	; 0x08
    3ab2:	89 85       	ldd	r24, Y+9	; 0x09
    3ab4:	9a 85       	ldd	r25, Y+10	; 0x0a
    3ab6:	20 e0       	ldi	r18, 0x00	; 0
    3ab8:	30 e0       	ldi	r19, 0x00	; 0
    3aba:	40 e8       	ldi	r20, 0x80	; 128
    3abc:	5f e3       	ldi	r21, 0x3F	; 63
    3abe:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3ac2:	88 23       	and	r24, r24
    3ac4:	2c f4       	brge	.+10     	; 0x3ad0 <LCD_displayCharacter+0x7fa>
		__ticks = 1;
    3ac6:	81 e0       	ldi	r24, 0x01	; 1
    3ac8:	90 e0       	ldi	r25, 0x00	; 0
    3aca:	9e 83       	std	Y+6, r25	; 0x06
    3acc:	8d 83       	std	Y+5, r24	; 0x05
    3ace:	3f c0       	rjmp	.+126    	; 0x3b4e <LCD_displayCharacter+0x878>
	else if (__tmp > 65535)
    3ad0:	6f 81       	ldd	r22, Y+7	; 0x07
    3ad2:	78 85       	ldd	r23, Y+8	; 0x08
    3ad4:	89 85       	ldd	r24, Y+9	; 0x09
    3ad6:	9a 85       	ldd	r25, Y+10	; 0x0a
    3ad8:	20 e0       	ldi	r18, 0x00	; 0
    3ada:	3f ef       	ldi	r19, 0xFF	; 255
    3adc:	4f e7       	ldi	r20, 0x7F	; 127
    3ade:	57 e4       	ldi	r21, 0x47	; 71
    3ae0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3ae4:	18 16       	cp	r1, r24
    3ae6:	4c f5       	brge	.+82     	; 0x3b3a <LCD_displayCharacter+0x864>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3ae8:	6b 85       	ldd	r22, Y+11	; 0x0b
    3aea:	7c 85       	ldd	r23, Y+12	; 0x0c
    3aec:	8d 85       	ldd	r24, Y+13	; 0x0d
    3aee:	9e 85       	ldd	r25, Y+14	; 0x0e
    3af0:	20 e0       	ldi	r18, 0x00	; 0
    3af2:	30 e0       	ldi	r19, 0x00	; 0
    3af4:	40 e2       	ldi	r20, 0x20	; 32
    3af6:	51 e4       	ldi	r21, 0x41	; 65
    3af8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3afc:	dc 01       	movw	r26, r24
    3afe:	cb 01       	movw	r24, r22
    3b00:	bc 01       	movw	r22, r24
    3b02:	cd 01       	movw	r24, r26
    3b04:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3b08:	dc 01       	movw	r26, r24
    3b0a:	cb 01       	movw	r24, r22
    3b0c:	9e 83       	std	Y+6, r25	; 0x06
    3b0e:	8d 83       	std	Y+5, r24	; 0x05
    3b10:	0f c0       	rjmp	.+30     	; 0x3b30 <LCD_displayCharacter+0x85a>
    3b12:	89 e1       	ldi	r24, 0x19	; 25
    3b14:	90 e0       	ldi	r25, 0x00	; 0
    3b16:	9c 83       	std	Y+4, r25	; 0x04
    3b18:	8b 83       	std	Y+3, r24	; 0x03
    3b1a:	8b 81       	ldd	r24, Y+3	; 0x03
    3b1c:	9c 81       	ldd	r25, Y+4	; 0x04
    3b1e:	01 97       	sbiw	r24, 0x01	; 1
    3b20:	f1 f7       	brne	.-4      	; 0x3b1e <LCD_displayCharacter+0x848>
    3b22:	9c 83       	std	Y+4, r25	; 0x04
    3b24:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3b26:	8d 81       	ldd	r24, Y+5	; 0x05
    3b28:	9e 81       	ldd	r25, Y+6	; 0x06
    3b2a:	01 97       	sbiw	r24, 0x01	; 1
    3b2c:	9e 83       	std	Y+6, r25	; 0x06
    3b2e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3b30:	8d 81       	ldd	r24, Y+5	; 0x05
    3b32:	9e 81       	ldd	r25, Y+6	; 0x06
    3b34:	00 97       	sbiw	r24, 0x00	; 0
    3b36:	69 f7       	brne	.-38     	; 0x3b12 <LCD_displayCharacter+0x83c>
    3b38:	14 c0       	rjmp	.+40     	; 0x3b62 <LCD_displayCharacter+0x88c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3b3a:	6f 81       	ldd	r22, Y+7	; 0x07
    3b3c:	78 85       	ldd	r23, Y+8	; 0x08
    3b3e:	89 85       	ldd	r24, Y+9	; 0x09
    3b40:	9a 85       	ldd	r25, Y+10	; 0x0a
    3b42:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3b46:	dc 01       	movw	r26, r24
    3b48:	cb 01       	movw	r24, r22
    3b4a:	9e 83       	std	Y+6, r25	; 0x06
    3b4c:	8d 83       	std	Y+5, r24	; 0x05
    3b4e:	8d 81       	ldd	r24, Y+5	; 0x05
    3b50:	9e 81       	ldd	r25, Y+6	; 0x06
    3b52:	9a 83       	std	Y+2, r25	; 0x02
    3b54:	89 83       	std	Y+1, r24	; 0x01
    3b56:	89 81       	ldd	r24, Y+1	; 0x01
    3b58:	9a 81       	ldd	r25, Y+2	; 0x02
    3b5a:	01 97       	sbiw	r24, 0x01	; 1
    3b5c:	f1 f7       	brne	.-4      	; 0x3b5a <LCD_displayCharacter+0x884>
    3b5e:	9a 83       	std	Y+2, r25	; 0x02
    3b60:	89 83       	std	Y+1, r24	; 0x01

		// Clear Enable Pin to '0'
		GPIO_writePin(LCD_INIT_PORT, LCD_ENABLE, LOGIC_LOW);
		_delay_ms(1); /* delay for processing Th = 13ns */
	}
}
    3b62:	cd 59       	subi	r28, 0x9D	; 157
    3b64:	df 4f       	sbci	r29, 0xFF	; 255
    3b66:	0f b6       	in	r0, 0x3f	; 63
    3b68:	f8 94       	cli
    3b6a:	de bf       	out	0x3e, r29	; 62
    3b6c:	0f be       	out	0x3f, r0	; 63
    3b6e:	cd bf       	out	0x3d, r28	; 61
    3b70:	cf 91       	pop	r28
    3b72:	df 91       	pop	r29
    3b74:	1f 91       	pop	r17
    3b76:	0f 91       	pop	r16
    3b78:	08 95       	ret

00003b7a <LCD_displayString>:


// Displays a string on the LCD
void LCD_displayString(const char *str) {
    3b7a:	df 93       	push	r29
    3b7c:	cf 93       	push	r28
    3b7e:	00 d0       	rcall	.+0      	; 0x3b80 <LCD_displayString+0x6>
    3b80:	0f 92       	push	r0
    3b82:	cd b7       	in	r28, 0x3d	; 61
    3b84:	de b7       	in	r29, 0x3e	; 62
    3b86:	9b 83       	std	Y+3, r25	; 0x03
    3b88:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    3b8a:	19 82       	std	Y+1, r1	; 0x01
    3b8c:	0e c0       	rjmp	.+28     	; 0x3baa <LCD_displayString+0x30>
	while(str[i] != '\0') {
		LCD_displayCharacter(str[i]);
    3b8e:	89 81       	ldd	r24, Y+1	; 0x01
    3b90:	28 2f       	mov	r18, r24
    3b92:	30 e0       	ldi	r19, 0x00	; 0
    3b94:	8a 81       	ldd	r24, Y+2	; 0x02
    3b96:	9b 81       	ldd	r25, Y+3	; 0x03
    3b98:	fc 01       	movw	r30, r24
    3b9a:	e2 0f       	add	r30, r18
    3b9c:	f3 1f       	adc	r31, r19
    3b9e:	80 81       	ld	r24, Z
    3ba0:	0e 94 6b 19 	call	0x32d6	; 0x32d6 <LCD_displayCharacter>
		i++;
    3ba4:	89 81       	ldd	r24, Y+1	; 0x01
    3ba6:	8f 5f       	subi	r24, 0xFF	; 255
    3ba8:	89 83       	std	Y+1, r24	; 0x01


// Displays a string on the LCD
void LCD_displayString(const char *str) {
	uint8 i = 0;
	while(str[i] != '\0') {
    3baa:	89 81       	ldd	r24, Y+1	; 0x01
    3bac:	28 2f       	mov	r18, r24
    3bae:	30 e0       	ldi	r19, 0x00	; 0
    3bb0:	8a 81       	ldd	r24, Y+2	; 0x02
    3bb2:	9b 81       	ldd	r25, Y+3	; 0x03
    3bb4:	fc 01       	movw	r30, r24
    3bb6:	e2 0f       	add	r30, r18
    3bb8:	f3 1f       	adc	r31, r19
    3bba:	80 81       	ld	r24, Z
    3bbc:	88 23       	and	r24, r24
    3bbe:	39 f7       	brne	.-50     	; 0x3b8e <LCD_displayString+0x14>
	}
	/*
	for (int i = 0 ; i < strlen(str) ; i++) {
		LCD_displayCharacters(str[i]);
	}*/
}
    3bc0:	0f 90       	pop	r0
    3bc2:	0f 90       	pop	r0
    3bc4:	0f 90       	pop	r0
    3bc6:	cf 91       	pop	r28
    3bc8:	df 91       	pop	r29
    3bca:	08 95       	ret

00003bcc <LCD_moveCursor>:


// Chooses where the cursor would stand on the LCD to type from it
void LCD_moveCursor(uint8 row, uint8 col) {
    3bcc:	df 93       	push	r29
    3bce:	cf 93       	push	r28
    3bd0:	00 d0       	rcall	.+0      	; 0x3bd2 <LCD_moveCursor+0x6>
    3bd2:	00 d0       	rcall	.+0      	; 0x3bd4 <LCD_moveCursor+0x8>
    3bd4:	0f 92       	push	r0
    3bd6:	cd b7       	in	r28, 0x3d	; 61
    3bd8:	de b7       	in	r29, 0x3e	; 62
    3bda:	8a 83       	std	Y+2, r24	; 0x02
    3bdc:	6b 83       	std	Y+3, r22	; 0x03
	uint8 LCD_MEMORY_ADDRESS;

	// Calculate the required address in the LCD DDRAM checking
	// The location of the cursor originally on which line
	switch(row) {
    3bde:	8a 81       	ldd	r24, Y+2	; 0x02
    3be0:	28 2f       	mov	r18, r24
    3be2:	30 e0       	ldi	r19, 0x00	; 0
    3be4:	3d 83       	std	Y+5, r19	; 0x05
    3be6:	2c 83       	std	Y+4, r18	; 0x04
    3be8:	8c 81       	ldd	r24, Y+4	; 0x04
    3bea:	9d 81       	ldd	r25, Y+5	; 0x05
    3bec:	81 30       	cpi	r24, 0x01	; 1
    3bee:	91 05       	cpc	r25, r1
    3bf0:	c1 f0       	breq	.+48     	; 0x3c22 <LCD_moveCursor+0x56>
    3bf2:	2c 81       	ldd	r18, Y+4	; 0x04
    3bf4:	3d 81       	ldd	r19, Y+5	; 0x05
    3bf6:	22 30       	cpi	r18, 0x02	; 2
    3bf8:	31 05       	cpc	r19, r1
    3bfa:	2c f4       	brge	.+10     	; 0x3c06 <LCD_moveCursor+0x3a>
    3bfc:	8c 81       	ldd	r24, Y+4	; 0x04
    3bfe:	9d 81       	ldd	r25, Y+5	; 0x05
    3c00:	00 97       	sbiw	r24, 0x00	; 0
    3c02:	61 f0       	breq	.+24     	; 0x3c1c <LCD_moveCursor+0x50>
    3c04:	19 c0       	rjmp	.+50     	; 0x3c38 <LCD_moveCursor+0x6c>
    3c06:	2c 81       	ldd	r18, Y+4	; 0x04
    3c08:	3d 81       	ldd	r19, Y+5	; 0x05
    3c0a:	22 30       	cpi	r18, 0x02	; 2
    3c0c:	31 05       	cpc	r19, r1
    3c0e:	69 f0       	breq	.+26     	; 0x3c2a <LCD_moveCursor+0x5e>
    3c10:	8c 81       	ldd	r24, Y+4	; 0x04
    3c12:	9d 81       	ldd	r25, Y+5	; 0x05
    3c14:	83 30       	cpi	r24, 0x03	; 3
    3c16:	91 05       	cpc	r25, r1
    3c18:	61 f0       	breq	.+24     	; 0x3c32 <LCD_moveCursor+0x66>
    3c1a:	0e c0       	rjmp	.+28     	; 0x3c38 <LCD_moveCursor+0x6c>
		case 0:
			LCD_MEMORY_ADDRESS = col;
    3c1c:	8b 81       	ldd	r24, Y+3	; 0x03
    3c1e:	89 83       	std	Y+1, r24	; 0x01
    3c20:	0b c0       	rjmp	.+22     	; 0x3c38 <LCD_moveCursor+0x6c>
				break;
		case 1:
			LCD_MEMORY_ADDRESS = col + 0x40;
    3c22:	8b 81       	ldd	r24, Y+3	; 0x03
    3c24:	80 5c       	subi	r24, 0xC0	; 192
    3c26:	89 83       	std	Y+1, r24	; 0x01
    3c28:	07 c0       	rjmp	.+14     	; 0x3c38 <LCD_moveCursor+0x6c>
				break;
		case 2:
			LCD_MEMORY_ADDRESS = col + 0x10;
    3c2a:	8b 81       	ldd	r24, Y+3	; 0x03
    3c2c:	80 5f       	subi	r24, 0xF0	; 240
    3c2e:	89 83       	std	Y+1, r24	; 0x01
    3c30:	03 c0       	rjmp	.+6      	; 0x3c38 <LCD_moveCursor+0x6c>
				break;
		case 3:
			LCD_MEMORY_ADDRESS = col + 0x50;
    3c32:	8b 81       	ldd	r24, Y+3	; 0x03
    3c34:	80 5b       	subi	r24, 0xB0	; 176
    3c36:	89 83       	std	Y+1, r24	; 0x01
				break;
	}
	/* Move the LCD cursor to this specific address */
	LCD_sendCommand(LCD_MEMORY_ADDRESS | LCD_CURSOR_LOCATION);
    3c38:	89 81       	ldd	r24, Y+1	; 0x01
    3c3a:	80 68       	ori	r24, 0x80	; 128
    3c3c:	0e 94 19 15 	call	0x2a32	; 0x2a32 <LCD_sendCommand>
}
    3c40:	0f 90       	pop	r0
    3c42:	0f 90       	pop	r0
    3c44:	0f 90       	pop	r0
    3c46:	0f 90       	pop	r0
    3c48:	0f 90       	pop	r0
    3c4a:	cf 91       	pop	r28
    3c4c:	df 91       	pop	r29
    3c4e:	08 95       	ret

00003c50 <LCD_displayStringRowColumn>:


// Displays a string on the LCD at a chosen cursor and row
void LCD_displayStringRowColumn(uint8 row, uint8 col, const char *Str) {
    3c50:	df 93       	push	r29
    3c52:	cf 93       	push	r28
    3c54:	00 d0       	rcall	.+0      	; 0x3c56 <LCD_displayStringRowColumn+0x6>
    3c56:	00 d0       	rcall	.+0      	; 0x3c58 <LCD_displayStringRowColumn+0x8>
    3c58:	cd b7       	in	r28, 0x3d	; 61
    3c5a:	de b7       	in	r29, 0x3e	; 62
    3c5c:	89 83       	std	Y+1, r24	; 0x01
    3c5e:	6a 83       	std	Y+2, r22	; 0x02
    3c60:	5c 83       	std	Y+4, r21	; 0x04
    3c62:	4b 83       	std	Y+3, r20	; 0x03
	// Go to to the required LCD position
	LCD_moveCursor(row, col);
    3c64:	89 81       	ldd	r24, Y+1	; 0x01
    3c66:	6a 81       	ldd	r22, Y+2	; 0x02
    3c68:	0e 94 e6 1d 	call	0x3bcc	; 0x3bcc <LCD_moveCursor>

	// Display the string from the cursor
	LCD_displayString(Str);
    3c6c:	8b 81       	ldd	r24, Y+3	; 0x03
    3c6e:	9c 81       	ldd	r25, Y+4	; 0x04
    3c70:	0e 94 bd 1d 	call	0x3b7a	; 0x3b7a <LCD_displayString>
}
    3c74:	0f 90       	pop	r0
    3c76:	0f 90       	pop	r0
    3c78:	0f 90       	pop	r0
    3c7a:	0f 90       	pop	r0
    3c7c:	cf 91       	pop	r28
    3c7e:	df 91       	pop	r29
    3c80:	08 95       	ret

00003c82 <LCD_intgerToString>:

// LCD only understands ASCII, so this converts Int to a string
void LCD_intgerToString(int data) {
    3c82:	df 93       	push	r29
    3c84:	cf 93       	push	r28
    3c86:	cd b7       	in	r28, 0x3d	; 61
    3c88:	de b7       	in	r29, 0x3e	; 62
    3c8a:	62 97       	sbiw	r28, 0x12	; 18
    3c8c:	0f b6       	in	r0, 0x3f	; 63
    3c8e:	f8 94       	cli
    3c90:	de bf       	out	0x3e, r29	; 62
    3c92:	0f be       	out	0x3f, r0	; 63
    3c94:	cd bf       	out	0x3d, r28	; 61
    3c96:	9a 8b       	std	Y+18, r25	; 0x12
    3c98:	89 8b       	std	Y+17, r24	; 0x11
	// A string to hold the ASCII values
	char buffer[16];

	// Converts data to its ASCII
	itoa(data, buffer, 10);
    3c9a:	89 89       	ldd	r24, Y+17	; 0x11
    3c9c:	9a 89       	ldd	r25, Y+18	; 0x12
    3c9e:	9e 01       	movw	r18, r28
    3ca0:	2f 5f       	subi	r18, 0xFF	; 255
    3ca2:	3f 4f       	sbci	r19, 0xFF	; 255
    3ca4:	b9 01       	movw	r22, r18
    3ca6:	4a e0       	ldi	r20, 0x0A	; 10
    3ca8:	50 e0       	ldi	r21, 0x00	; 0
    3caa:	0e 94 7e 20 	call	0x40fc	; 0x40fc <itoa>

	// Display string with the results in the buffer
	LCD_displayString(buffer);
    3cae:	ce 01       	movw	r24, r28
    3cb0:	01 96       	adiw	r24, 0x01	; 1
    3cb2:	0e 94 bd 1d 	call	0x3b7a	; 0x3b7a <LCD_displayString>
}
    3cb6:	62 96       	adiw	r28, 0x12	; 18
    3cb8:	0f b6       	in	r0, 0x3f	; 63
    3cba:	f8 94       	cli
    3cbc:	de bf       	out	0x3e, r29	; 62
    3cbe:	0f be       	out	0x3f, r0	; 63
    3cc0:	cd bf       	out	0x3d, r28	; 61
    3cc2:	cf 91       	pop	r28
    3cc4:	df 91       	pop	r29
    3cc6:	08 95       	ret

00003cc8 <LCD_clearScreen>:

// Clears the LCD from any garbage
void LCD_clearScreen(void) {
    3cc8:	df 93       	push	r29
    3cca:	cf 93       	push	r28
    3ccc:	cd b7       	in	r28, 0x3d	; 61
    3cce:	de b7       	in	r29, 0x3e	; 62
	// Clears the LCD Display
	LCD_sendCommand(LCD_CLEAR_DISPLAY);
    3cd0:	81 e0       	ldi	r24, 0x01	; 1
    3cd2:	0e 94 19 15 	call	0x2a32	; 0x2a32 <LCD_sendCommand>
}
    3cd6:	cf 91       	pop	r28
    3cd8:	df 91       	pop	r29
    3cda:	08 95       	ret

00003cdc <KEYPAD_Init>:
	#endif

#endif /* STD_KEYPAD */


void KEYPAD_Init(void) {
    3cdc:	df 93       	push	r29
    3cde:	cf 93       	push	r28
    3ce0:	cd b7       	in	r28, 0x3d	; 61
    3ce2:	de b7       	in	r29, 0x3e	; 62
		/* Setup PORT and PINS for for KEYPAD Rows*/
		GPIO_setupPinDirection(KEYPAD_ROW_PORT, KEYPAD_FIRSTROW_PIN, PIN_INPUT);
    3ce4:	81 e0       	ldi	r24, 0x01	; 1
    3ce6:	64 e0       	ldi	r22, 0x04	; 4
    3ce8:	40 e0       	ldi	r20, 0x00	; 0
    3cea:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <GPIO_setupPinDirection>
		GPIO_setupPinDirection(KEYPAD_ROW_PORT, KEYPAD_FIRSTROW_PIN+1, PIN_INPUT);
    3cee:	81 e0       	ldi	r24, 0x01	; 1
    3cf0:	65 e0       	ldi	r22, 0x05	; 5
    3cf2:	40 e0       	ldi	r20, 0x00	; 0
    3cf4:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <GPIO_setupPinDirection>
		GPIO_setupPinDirection(KEYPAD_ROW_PORT, KEYPAD_FIRSTROW_PIN+2, PIN_INPUT);
    3cf8:	81 e0       	ldi	r24, 0x01	; 1
    3cfa:	66 e0       	ldi	r22, 0x06	; 6
    3cfc:	40 e0       	ldi	r20, 0x00	; 0
    3cfe:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <GPIO_setupPinDirection>
		GPIO_setupPinDirection(KEYPAD_ROW_PORT, KEYPAD_FIRSTROW_PIN+3, PIN_INPUT);
    3d02:	81 e0       	ldi	r24, 0x01	; 1
    3d04:	67 e0       	ldi	r22, 0x07	; 7
    3d06:	40 e0       	ldi	r20, 0x00	; 0
    3d08:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <GPIO_setupPinDirection>

		/* Setup PORT and PINS for for KEYPAD Columns*/
		GPIO_setupPinDirection(KEYPAD_COL_PORT, KEYPAD_FIRSTCOL_PIN, PIN_INPUT);
    3d0c:	81 e0       	ldi	r24, 0x01	; 1
    3d0e:	60 e0       	ldi	r22, 0x00	; 0
    3d10:	40 e0       	ldi	r20, 0x00	; 0
    3d12:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <GPIO_setupPinDirection>
		GPIO_setupPinDirection(KEYPAD_COL_PORT, KEYPAD_FIRSTCOL_PIN+1, PIN_INPUT);
    3d16:	81 e0       	ldi	r24, 0x01	; 1
    3d18:	61 e0       	ldi	r22, 0x01	; 1
    3d1a:	40 e0       	ldi	r20, 0x00	; 0
    3d1c:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <GPIO_setupPinDirection>
		GPIO_setupPinDirection(KEYPAD_COL_PORT, KEYPAD_FIRSTCOL_PIN+2, PIN_INPUT);
    3d20:	81 e0       	ldi	r24, 0x01	; 1
    3d22:	62 e0       	ldi	r22, 0x02	; 2
    3d24:	40 e0       	ldi	r20, 0x00	; 0
    3d26:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <GPIO_setupPinDirection>

		#if(KEYPAD_COL_NUM == 4)
			GPIO_setupPinDirection(KEYPAD_COL_PORT, KEYPAD_FIRSTCOL_PIN+3, PIN_INPUT);
		#endif
}
    3d2a:	cf 91       	pop	r28
    3d2c:	df 91       	pop	r29
    3d2e:	08 95       	ret

00003d30 <KEYPAD_getPressedKey>:


uint8 KEYPAD_getPressedKey(void) {
    3d30:	df 93       	push	r29
    3d32:	cf 93       	push	r28
    3d34:	00 d0       	rcall	.+0      	; 0x3d36 <KEYPAD_getPressedKey+0x6>
    3d36:	cd b7       	in	r28, 0x3d	; 61
    3d38:	de b7       	in	r29, 0x3e	; 62
	uint8 row, col;
	while(1) {
			for (row = 0 ; row < KEYPAD_ROW_NUM ; row++) {
    3d3a:	1a 82       	std	Y+2, r1	; 0x02
    3d3c:	3a c0       	rjmp	.+116    	; 0x3db2 <KEYPAD_getPressedKey+0x82>
				// I set the pin by '1' for the row, and will iterate
				GPIO_setupPinDirection(KEYPAD_ROW_PORT, KEYPAD_FIRSTROW_PIN + row, PIN_OUTPUT);
    3d3e:	8a 81       	ldd	r24, Y+2	; 0x02
    3d40:	98 2f       	mov	r25, r24
    3d42:	9c 5f       	subi	r25, 0xFC	; 252
    3d44:	81 e0       	ldi	r24, 0x01	; 1
    3d46:	69 2f       	mov	r22, r25
    3d48:	41 e0       	ldi	r20, 0x01	; 1
    3d4a:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <GPIO_setupPinDirection>

				/* Set/Clear the row output pin */
				GPIO_writePin(KEYPAD_ROW_PORT, KEYPAD_FIRSTROW_PIN + row, KEYPAD_BUTTON_PRESSED);
    3d4e:	8a 81       	ldd	r24, Y+2	; 0x02
    3d50:	98 2f       	mov	r25, r24
    3d52:	9c 5f       	subi	r25, 0xFC	; 252
    3d54:	81 e0       	ldi	r24, 0x01	; 1
    3d56:	69 2f       	mov	r22, r25
    3d58:	40 e0       	ldi	r20, 0x00	; 0
    3d5a:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <GPIO_writePin>

				for (col = 0 ; col < KEYPAD_COL_NUM ; col++) {
    3d5e:	19 82       	std	Y+1, r1	; 0x01
    3d60:	1a c0       	rjmp	.+52     	; 0x3d96 <KEYPAD_getPressedKey+0x66>
					/* Check if the switch is pressed in this column */
					if(GPIO_readPin(KEYPAD_COL_PORT,KEYPAD_FIRSTCOL_PIN + col) == KEYPAD_BUTTON_PRESSED) {
    3d62:	81 e0       	ldi	r24, 0x01	; 1
    3d64:	69 81       	ldd	r22, Y+1	; 0x01
    3d66:	0e 94 b0 0f 	call	0x1f60	; 0x1f60 <GPIO_readPin>
    3d6a:	88 23       	and	r24, r24
    3d6c:	89 f4       	brne	.+34     	; 0x3d90 <KEYPAD_getPressedKey+0x60>
						#if (KEYPAD_COL_NUM == 3)
							#ifdef STD_KEYPAD
								return ( (row * KEYPAD_COL_NUM) + col + 1);
    3d6e:	8a 81       	ldd	r24, Y+2	; 0x02
    3d70:	28 2f       	mov	r18, r24
    3d72:	30 e0       	ldi	r19, 0x00	; 0
    3d74:	c9 01       	movw	r24, r18
    3d76:	88 0f       	add	r24, r24
    3d78:	99 1f       	adc	r25, r25
    3d7a:	82 0f       	add	r24, r18
    3d7c:	93 1f       	adc	r25, r19
    3d7e:	98 2f       	mov	r25, r24
    3d80:	89 81       	ldd	r24, Y+1	; 0x01
    3d82:	89 0f       	add	r24, r25
    3d84:	8f 5f       	subi	r24, 0xFF	; 255
					}
				}
				GPIO_setupPinDirection(KEYPAD_ROW_PORT, KEYPAD_FIRSTROW_PIN + row, PIN_INPUT);
			}
		}
}
    3d86:	0f 90       	pop	r0
    3d88:	0f 90       	pop	r0
    3d8a:	cf 91       	pop	r28
    3d8c:	df 91       	pop	r29
    3d8e:	08 95       	ret
				GPIO_setupPinDirection(KEYPAD_ROW_PORT, KEYPAD_FIRSTROW_PIN + row, PIN_OUTPUT);

				/* Set/Clear the row output pin */
				GPIO_writePin(KEYPAD_ROW_PORT, KEYPAD_FIRSTROW_PIN + row, KEYPAD_BUTTON_PRESSED);

				for (col = 0 ; col < KEYPAD_COL_NUM ; col++) {
    3d90:	89 81       	ldd	r24, Y+1	; 0x01
    3d92:	8f 5f       	subi	r24, 0xFF	; 255
    3d94:	89 83       	std	Y+1, r24	; 0x01
    3d96:	89 81       	ldd	r24, Y+1	; 0x01
    3d98:	83 30       	cpi	r24, 0x03	; 3
    3d9a:	18 f3       	brcs	.-58     	; 0x3d62 <KEYPAD_getPressedKey+0x32>
								return KEYPAD_4x4_adjustKeyNumber( (row * KEYPAD_COL_NUM) + col + 1);
							#endif
						#endif
					}
				}
				GPIO_setupPinDirection(KEYPAD_ROW_PORT, KEYPAD_FIRSTROW_PIN + row, PIN_INPUT);
    3d9c:	8a 81       	ldd	r24, Y+2	; 0x02
    3d9e:	98 2f       	mov	r25, r24
    3da0:	9c 5f       	subi	r25, 0xFC	; 252
    3da2:	81 e0       	ldi	r24, 0x01	; 1
    3da4:	69 2f       	mov	r22, r25
    3da6:	40 e0       	ldi	r20, 0x00	; 0
    3da8:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <GPIO_setupPinDirection>


uint8 KEYPAD_getPressedKey(void) {
	uint8 row, col;
	while(1) {
			for (row = 0 ; row < KEYPAD_ROW_NUM ; row++) {
    3dac:	8a 81       	ldd	r24, Y+2	; 0x02
    3dae:	8f 5f       	subi	r24, 0xFF	; 255
    3db0:	8a 83       	std	Y+2, r24	; 0x02
    3db2:	8a 81       	ldd	r24, Y+2	; 0x02
    3db4:	84 30       	cpi	r24, 0x04	; 4
    3db6:	18 f2       	brcs	.-122    	; 0x3d3e <KEYPAD_getPressedKey+0xe>
    3db8:	c0 cf       	rjmp	.-128    	; 0x3d3a <KEYPAD_getPressedKey+0xa>

00003dba <EEPROM_writeByte>:
#include "avr/io.h" /* To use the IO Ports Registers */
#include <util/delay.h>



uint8 EEPROM_writeByte(uint16 u16Address, uint8 u8Data) {
    3dba:	df 93       	push	r29
    3dbc:	cf 93       	push	r28
    3dbe:	00 d0       	rcall	.+0      	; 0x3dc0 <EEPROM_writeByte+0x6>
    3dc0:	00 d0       	rcall	.+0      	; 0x3dc2 <EEPROM_writeByte+0x8>
    3dc2:	0f 92       	push	r0
    3dc4:	cd b7       	in	r28, 0x3d	; 61
    3dc6:	de b7       	in	r29, 0x3e	; 62
    3dc8:	9b 83       	std	Y+3, r25	; 0x03
    3dca:	8a 83       	std	Y+2, r24	; 0x02
    3dcc:	6c 83       	std	Y+4, r22	; 0x04
	I2C_start();
    3dce:	0e 94 c3 0c 	call	0x1986	; 0x1986 <I2C_start>
	if (I2C_getStatus() != I2C_START) {
    3dd2:	0e 94 1b 0d 	call	0x1a36	; 0x1a36 <I2C_getStatus>
    3dd6:	88 30       	cpi	r24, 0x08	; 8
    3dd8:	11 f0       	breq	.+4      	; 0x3dde <EEPROM_writeByte+0x24>
	        return ERROR;
    3dda:	1d 82       	std	Y+5, r1	; 0x05
    3ddc:	2a c0       	rjmp	.+84     	; 0x3e32 <EEPROM_writeByte+0x78>
	 * EEPROM address is 11 bits, the 3 MSB is the device address
	 * The other bits are the word address
	 * but the device address is again shifted to another 8 bit frame:
	 * the 4 MSB is 1010, then the Device Address, then R/W
	 */
	uint8 EEPROM_ADDRESS_EQN = (uint8) (0xA0 | ( (u16Address & 0x0700) >> 7) );
    3dde:	8a 81       	ldd	r24, Y+2	; 0x02
    3de0:	9b 81       	ldd	r25, Y+3	; 0x03
    3de2:	80 70       	andi	r24, 0x00	; 0
    3de4:	97 70       	andi	r25, 0x07	; 7
    3de6:	88 0f       	add	r24, r24
    3de8:	89 2f       	mov	r24, r25
    3dea:	88 1f       	adc	r24, r24
    3dec:	99 0b       	sbc	r25, r25
    3dee:	91 95       	neg	r25
    3df0:	80 6a       	ori	r24, 0xA0	; 160
    3df2:	89 83       	std	Y+1, r24	; 0x01
	// 0xA0 = 1010, 0x0700 = 0b111 0000 000
	I2C_writeByte(EEPROM_ADDRESS_EQN);
    3df4:	89 81       	ldd	r24, Y+1	; 0x01
    3df6:	0e 94 de 0c 	call	0x19bc	; 0x19bc <I2C_writeByte>
	if (I2C_getStatus() != I2C_MT_SLA_W_ACK) {
    3dfa:	0e 94 1b 0d 	call	0x1a36	; 0x1a36 <I2C_getStatus>
    3dfe:	88 31       	cpi	r24, 0x18	; 24
    3e00:	11 f0       	breq	.+4      	; 0x3e06 <EEPROM_writeByte+0x4c>
		return ERROR;
    3e02:	1d 82       	std	Y+5, r1	; 0x05
    3e04:	16 c0       	rjmp	.+44     	; 0x3e32 <EEPROM_writeByte+0x78>
	}

	I2C_writeByte((uint8) (u16Address));
    3e06:	8a 81       	ldd	r24, Y+2	; 0x02
    3e08:	0e 94 de 0c 	call	0x19bc	; 0x19bc <I2C_writeByte>
	if (I2C_getStatus() != I2C_MT_DATA_ACK) {
    3e0c:	0e 94 1b 0d 	call	0x1a36	; 0x1a36 <I2C_getStatus>
    3e10:	88 32       	cpi	r24, 0x28	; 40
    3e12:	11 f0       	breq	.+4      	; 0x3e18 <EEPROM_writeByte+0x5e>
		return ERROR;
    3e14:	1d 82       	std	Y+5, r1	; 0x05
    3e16:	0d c0       	rjmp	.+26     	; 0x3e32 <EEPROM_writeByte+0x78>
	}

	I2C_writeByte(u8Data);
    3e18:	8c 81       	ldd	r24, Y+4	; 0x04
    3e1a:	0e 94 de 0c 	call	0x19bc	; 0x19bc <I2C_writeByte>
	if (I2C_getStatus() != I2C_MT_DATA_ACK) {
    3e1e:	0e 94 1b 0d 	call	0x1a36	; 0x1a36 <I2C_getStatus>
    3e22:	88 32       	cpi	r24, 0x28	; 40
    3e24:	11 f0       	breq	.+4      	; 0x3e2a <EEPROM_writeByte+0x70>
		return ERROR;
    3e26:	1d 82       	std	Y+5, r1	; 0x05
    3e28:	04 c0       	rjmp	.+8      	; 0x3e32 <EEPROM_writeByte+0x78>
	}

	I2C_stop();
    3e2a:	0e 94 d3 0c 	call	0x19a6	; 0x19a6 <I2C_stop>

	return SUCCESS;
    3e2e:	81 e0       	ldi	r24, 0x01	; 1
    3e30:	8d 83       	std	Y+5, r24	; 0x05
    3e32:	8d 81       	ldd	r24, Y+5	; 0x05
}
    3e34:	0f 90       	pop	r0
    3e36:	0f 90       	pop	r0
    3e38:	0f 90       	pop	r0
    3e3a:	0f 90       	pop	r0
    3e3c:	0f 90       	pop	r0
    3e3e:	cf 91       	pop	r28
    3e40:	df 91       	pop	r29
    3e42:	08 95       	ret

00003e44 <EEPROM_readByte>:


uint8 EEPROM_readByte(uint16 u16Address, uint8 *u8Data) {
    3e44:	df 93       	push	r29
    3e46:	cf 93       	push	r28
    3e48:	00 d0       	rcall	.+0      	; 0x3e4a <EEPROM_readByte+0x6>
    3e4a:	00 d0       	rcall	.+0      	; 0x3e4c <EEPROM_readByte+0x8>
    3e4c:	00 d0       	rcall	.+0      	; 0x3e4e <EEPROM_readByte+0xa>
    3e4e:	cd b7       	in	r28, 0x3d	; 61
    3e50:	de b7       	in	r29, 0x3e	; 62
    3e52:	9b 83       	std	Y+3, r25	; 0x03
    3e54:	8a 83       	std	Y+2, r24	; 0x02
    3e56:	7d 83       	std	Y+5, r23	; 0x05
    3e58:	6c 83       	std	Y+4, r22	; 0x04
	I2C_start();
    3e5a:	0e 94 c3 0c 	call	0x1986	; 0x1986 <I2C_start>
	if (I2C_getStatus() != I2C_START) {
    3e5e:	0e 94 1b 0d 	call	0x1a36	; 0x1a36 <I2C_getStatus>
    3e62:	88 30       	cpi	r24, 0x08	; 8
    3e64:	11 f0       	breq	.+4      	; 0x3e6a <EEPROM_readByte+0x26>
			return ERROR;
    3e66:	1e 82       	std	Y+6, r1	; 0x06
    3e68:	3e c0       	rjmp	.+124    	; 0x3ee6 <EEPROM_readByte+0xa2>
	 * EEPROM address is 11 bits, the 3 MSB is the device address
	 * The other bits are the word address
	 * but the device address is again shifted to another 8 bit frame:
	 * the 4 MSB is 1010, then the Device Address, then R/W
	 */
	uint8 EEPROM_ADDRESS_EQN = (uint8) (0xA0 | ( (u16Address & 0x0700) >> 7) );
    3e6a:	8a 81       	ldd	r24, Y+2	; 0x02
    3e6c:	9b 81       	ldd	r25, Y+3	; 0x03
    3e6e:	80 70       	andi	r24, 0x00	; 0
    3e70:	97 70       	andi	r25, 0x07	; 7
    3e72:	88 0f       	add	r24, r24
    3e74:	89 2f       	mov	r24, r25
    3e76:	88 1f       	adc	r24, r24
    3e78:	99 0b       	sbc	r25, r25
    3e7a:	91 95       	neg	r25
    3e7c:	80 6a       	ori	r24, 0xA0	; 160
    3e7e:	89 83       	std	Y+1, r24	; 0x01
	// 0xA0 = 1010, 0x0700 = 0b111 0000 000
	I2C_writeByte(EEPROM_ADDRESS_EQN);
    3e80:	89 81       	ldd	r24, Y+1	; 0x01
    3e82:	0e 94 de 0c 	call	0x19bc	; 0x19bc <I2C_writeByte>
	if (I2C_getStatus() != I2C_MT_SLA_W_ACK) {
    3e86:	0e 94 1b 0d 	call	0x1a36	; 0x1a36 <I2C_getStatus>
    3e8a:	88 31       	cpi	r24, 0x18	; 24
    3e8c:	11 f0       	breq	.+4      	; 0x3e92 <EEPROM_readByte+0x4e>
		return ERROR;
    3e8e:	1e 82       	std	Y+6, r1	; 0x06
    3e90:	2a c0       	rjmp	.+84     	; 0x3ee6 <EEPROM_readByte+0xa2>
	}

	I2C_writeByte((uint8) (u16Address));
    3e92:	8a 81       	ldd	r24, Y+2	; 0x02
    3e94:	0e 94 de 0c 	call	0x19bc	; 0x19bc <I2C_writeByte>
	if (I2C_getStatus() != I2C_MT_DATA_ACK) {
    3e98:	0e 94 1b 0d 	call	0x1a36	; 0x1a36 <I2C_getStatus>
    3e9c:	88 32       	cpi	r24, 0x28	; 40
    3e9e:	11 f0       	breq	.+4      	; 0x3ea4 <EEPROM_readByte+0x60>
		return ERROR;
    3ea0:	1e 82       	std	Y+6, r1	; 0x06
    3ea2:	21 c0       	rjmp	.+66     	; 0x3ee6 <EEPROM_readByte+0xa2>
	}

	I2C_start();
    3ea4:	0e 94 c3 0c 	call	0x1986	; 0x1986 <I2C_start>
	if (I2C_getStatus() != I2C_REP_START) {
    3ea8:	0e 94 1b 0d 	call	0x1a36	; 0x1a36 <I2C_getStatus>
    3eac:	80 31       	cpi	r24, 0x10	; 16
    3eae:	11 f0       	breq	.+4      	; 0x3eb4 <EEPROM_readByte+0x70>
		return ERROR;
    3eb0:	1e 82       	std	Y+6, r1	; 0x06
    3eb2:	19 c0       	rjmp	.+50     	; 0x3ee6 <EEPROM_readByte+0xa2>
	}

	I2C_writeByte(EEPROM_ADDRESS_EQN | 1); // For Reading
    3eb4:	89 81       	ldd	r24, Y+1	; 0x01
    3eb6:	81 60       	ori	r24, 0x01	; 1
    3eb8:	0e 94 de 0c 	call	0x19bc	; 0x19bc <I2C_writeByte>
	if (I2C_getStatus() != I2C_MT_SLA_R_ACK) {
    3ebc:	0e 94 1b 0d 	call	0x1a36	; 0x1a36 <I2C_getStatus>
    3ec0:	80 34       	cpi	r24, 0x40	; 64
    3ec2:	11 f0       	breq	.+4      	; 0x3ec8 <EEPROM_readByte+0x84>
		return ERROR;
    3ec4:	1e 82       	std	Y+6, r1	; 0x06
    3ec6:	0f c0       	rjmp	.+30     	; 0x3ee6 <EEPROM_readByte+0xa2>
	}

	*u8Data = I2C_readByteWithNACK();
    3ec8:	0e 94 08 0d 	call	0x1a10	; 0x1a10 <I2C_readByteWithNACK>
    3ecc:	ec 81       	ldd	r30, Y+4	; 0x04
    3ece:	fd 81       	ldd	r31, Y+5	; 0x05
    3ed0:	80 83       	st	Z, r24
	if (I2C_getStatus() != I2C_MR_DATA_NACK) {
    3ed2:	0e 94 1b 0d 	call	0x1a36	; 0x1a36 <I2C_getStatus>
    3ed6:	88 35       	cpi	r24, 0x58	; 88
    3ed8:	11 f0       	breq	.+4      	; 0x3ede <EEPROM_readByte+0x9a>
		return ERROR;
    3eda:	1e 82       	std	Y+6, r1	; 0x06
    3edc:	04 c0       	rjmp	.+8      	; 0x3ee6 <EEPROM_readByte+0xa2>
	}

	I2C_stop();
    3ede:	0e 94 d3 0c 	call	0x19a6	; 0x19a6 <I2C_stop>

	return SUCCESS;
    3ee2:	81 e0       	ldi	r24, 0x01	; 1
    3ee4:	8e 83       	std	Y+6, r24	; 0x06
    3ee6:	8e 81       	ldd	r24, Y+6	; 0x06
}
    3ee8:	26 96       	adiw	r28, 0x06	; 6
    3eea:	0f b6       	in	r0, 0x3f	; 63
    3eec:	f8 94       	cli
    3eee:	de bf       	out	0x3e, r29	; 62
    3ef0:	0f be       	out	0x3f, r0	; 63
    3ef2:	cd bf       	out	0x3d, r28	; 61
    3ef4:	cf 91       	pop	r28
    3ef6:	df 91       	pop	r29
    3ef8:	08 95       	ret

00003efa <BUTTON_Init>:
/*
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
BUTTON_Error_t BUTTON_Init(uint8 port_num, uint8 pin_num) {
    3efa:	df 93       	push	r29
    3efc:	cf 93       	push	r28
    3efe:	00 d0       	rcall	.+0      	; 0x3f00 <BUTTON_Init+0x6>
    3f00:	0f 92       	push	r0
    3f02:	cd b7       	in	r28, 0x3d	; 61
    3f04:	de b7       	in	r29, 0x3e	; 62
    3f06:	8a 83       	std	Y+2, r24	; 0x02
    3f08:	6b 83       	std	Y+3, r22	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	uint8_t BUTTON_Driver_Checker = NULL;
    3f0a:	19 82       	std	Y+1, r1	; 0x01
	if((pin_num >= NUM_OF_PINS_PER_PORT)) {
    3f0c:	8b 81       	ldd	r24, Y+3	; 0x03
    3f0e:	88 30       	cpi	r24, 0x08	; 8
    3f10:	18 f0       	brcs	.+6      	; 0x3f18 <BUTTON_Init+0x1e>
		BUTTON_Driver_Checker = BUTTON_WRONG_PIN_NUMBER;
    3f12:	81 e0       	ldi	r24, 0x01	; 1
    3f14:	89 83       	std	Y+1, r24	; 0x01
    3f16:	0c c0       	rjmp	.+24     	; 0x3f30 <BUTTON_Init+0x36>
	}
	else if((port_num >= NUM_OF_PORTS)) {
    3f18:	8a 81       	ldd	r24, Y+2	; 0x02
    3f1a:	84 30       	cpi	r24, 0x04	; 4
    3f1c:	18 f0       	brcs	.+6      	; 0x3f24 <BUTTON_Init+0x2a>
		BUTTON_Driver_Checker = BUTTON_WRONG_PORT_NUMBER;
    3f1e:	82 e0       	ldi	r24, 0x02	; 2
    3f20:	89 83       	std	Y+1, r24	; 0x01
    3f22:	06 c0       	rjmp	.+12     	; 0x3f30 <BUTTON_Init+0x36>
	}
	else {
		/* Setup the pin direction as required */
		GPIO_setupPinDirection(port_num, pin_num, PIN_INPUT);
    3f24:	8a 81       	ldd	r24, Y+2	; 0x02
    3f26:	6b 81       	ldd	r22, Y+3	; 0x03
    3f28:	40 e0       	ldi	r20, 0x00	; 0
    3f2a:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <GPIO_setupPinDirection>
		BUTTON_Driver_Checker = BUTTON_OK;
    3f2e:	19 82       	std	Y+1, r1	; 0x01
	}
	return BUTTON_Driver_Checker;
    3f30:	89 81       	ldd	r24, Y+1	; 0x01
}
    3f32:	0f 90       	pop	r0
    3f34:	0f 90       	pop	r0
    3f36:	0f 90       	pop	r0
    3f38:	cf 91       	pop	r28
    3f3a:	df 91       	pop	r29
    3f3c:	08 95       	ret

00003f3e <BUTTON_Read>:
 * Description :
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
uint8 BUTTON_Read(uint8 port_num, uint8 pin_num) {
    3f3e:	df 93       	push	r29
    3f40:	cf 93       	push	r28
    3f42:	00 d0       	rcall	.+0      	; 0x3f44 <BUTTON_Read+0x6>
    3f44:	0f 92       	push	r0
    3f46:	cd b7       	in	r28, 0x3d	; 61
    3f48:	de b7       	in	r29, 0x3e	; 62
    3f4a:	8a 83       	std	Y+2, r24	; 0x02
    3f4c:	6b 83       	std	Y+3, r22	; 0x03

	uint8_t BUTTON_Driver_Checker = NULL;
    3f4e:	19 82       	std	Y+1, r1	; 0x01
		if((pin_num >= NUM_OF_PINS_PER_PORT)) {
    3f50:	8b 81       	ldd	r24, Y+3	; 0x03
    3f52:	88 30       	cpi	r24, 0x08	; 8
    3f54:	18 f0       	brcs	.+6      	; 0x3f5c <BUTTON_Read+0x1e>
			BUTTON_Driver_Checker = BUTTON_WRONG_PIN_NUMBER;
    3f56:	81 e0       	ldi	r24, 0x01	; 1
    3f58:	89 83       	std	Y+1, r24	; 0x01
    3f5a:	0b c0       	rjmp	.+22     	; 0x3f72 <BUTTON_Read+0x34>
		}
		else if((port_num >= NUM_OF_PORTS)) {
    3f5c:	8a 81       	ldd	r24, Y+2	; 0x02
    3f5e:	84 30       	cpi	r24, 0x04	; 4
    3f60:	18 f0       	brcs	.+6      	; 0x3f68 <BUTTON_Read+0x2a>
			BUTTON_Driver_Checker = BUTTON_WRONG_PORT_NUMBER;
    3f62:	82 e0       	ldi	r24, 0x02	; 2
    3f64:	89 83       	std	Y+1, r24	; 0x01
    3f66:	05 c0       	rjmp	.+10     	; 0x3f72 <BUTTON_Read+0x34>
		}
		else {
			/* Setup the pin direction as required */
			GPIO_readPin(port_num, pin_num);
    3f68:	8a 81       	ldd	r24, Y+2	; 0x02
    3f6a:	6b 81       	ldd	r22, Y+3	; 0x03
    3f6c:	0e 94 b0 0f 	call	0x1f60	; 0x1f60 <GPIO_readPin>
			BUTTON_Driver_Checker = BUTTON_OK;
    3f70:	19 82       	std	Y+1, r1	; 0x01
		}
		return GPIO_readPin(port_num, pin_num);
    3f72:	8a 81       	ldd	r24, Y+2	; 0x02
    3f74:	6b 81       	ldd	r22, Y+3	; 0x03
    3f76:	0e 94 b0 0f 	call	0x1f60	; 0x1f60 <GPIO_readPin>
}
    3f7a:	0f 90       	pop	r0
    3f7c:	0f 90       	pop	r0
    3f7e:	0f 90       	pop	r0
    3f80:	cf 91       	pop	r28
    3f82:	df 91       	pop	r29
    3f84:	08 95       	ret

00003f86 <main>:

/*******************************************************************************
 *                              						Application Execution                              					  *
 *******************************************************************************/

int main(void) {
    3f86:	df 93       	push	r29
    3f88:	cf 93       	push	r28
    3f8a:	cd b7       	in	r28, 0x3d	; 61
    3f8c:	de b7       	in	r29, 0x3e	; 62

	// Initializes LED Driver
	LED_Init(PORT_C, PIN_0);
    3f8e:	82 e0       	ldi	r24, 0x02	; 2
    3f90:	60 e0       	ldi	r22, 0x00	; 0
    3f92:	0e 94 e0 13 	call	0x27c0	; 0x27c0 <LED_Init>
	LED_Off(PORT_C, PIN_0);
    3f96:	82 e0       	ldi	r24, 0x02	; 2
    3f98:	60 e0       	ldi	r22, 0x00	; 0
    3f9a:	0e 94 24 14 	call	0x2848	; 0x2848 <LED_Off>


	// Initializes Button Driver
	BUTTON_Init(PORT_D, PIN_2);
    3f9e:	83 e0       	ldi	r24, 0x03	; 3
    3fa0:	62 e0       	ldi	r22, 0x02	; 2
    3fa2:	0e 94 7d 1f 	call	0x3efa	; 0x3efa <BUTTON_Init>
	BUTTON_Read(PORT_D, PIN_2);
    3fa6:	83 e0       	ldi	r24, 0x03	; 3
    3fa8:	62 e0       	ldi	r22, 0x02	; 2
    3faa:	0e 94 9f 1f 	call	0x3f3e	; 0x3f3e <BUTTON_Read>

	// Initializes External Interrupt Driver
	EXT_INTERRUPT_Init();
    3fae:	0e 94 47 11 	call	0x228e	; 0x228e <EXT_INTERRUPT_Init>
    3fb2:	ff cf       	rjmp	.-2      	; 0x3fb2 <main+0x2c>

00003fb4 <__vector_1>:

	}
}

// The Interrupt Service Routine that will execute the Interrupt
ISR (INT0_vect) {
    3fb4:	1f 92       	push	r1
    3fb6:	0f 92       	push	r0
    3fb8:	0f b6       	in	r0, 0x3f	; 63
    3fba:	0f 92       	push	r0
    3fbc:	11 24       	eor	r1, r1
    3fbe:	2f 93       	push	r18
    3fc0:	3f 93       	push	r19
    3fc2:	4f 93       	push	r20
    3fc4:	5f 93       	push	r21
    3fc6:	6f 93       	push	r22
    3fc8:	7f 93       	push	r23
    3fca:	8f 93       	push	r24
    3fcc:	9f 93       	push	r25
    3fce:	af 93       	push	r26
    3fd0:	bf 93       	push	r27
    3fd2:	ef 93       	push	r30
    3fd4:	ff 93       	push	r31
    3fd6:	df 93       	push	r29
    3fd8:	cf 93       	push	r28
    3fda:	cd b7       	in	r28, 0x3d	; 61
    3fdc:	de b7       	in	r29, 0x3e	; 62
	LED_Toggle(PORT_C, PIN_0);
    3fde:	82 e0       	ldi	r24, 0x02	; 2
    3fe0:	60 e0       	ldi	r22, 0x00	; 0
    3fe2:	0e 94 46 14 	call	0x288c	; 0x288c <LED_Toggle>
}
    3fe6:	cf 91       	pop	r28
    3fe8:	df 91       	pop	r29
    3fea:	ff 91       	pop	r31
    3fec:	ef 91       	pop	r30
    3fee:	bf 91       	pop	r27
    3ff0:	af 91       	pop	r26
    3ff2:	9f 91       	pop	r25
    3ff4:	8f 91       	pop	r24
    3ff6:	7f 91       	pop	r23
    3ff8:	6f 91       	pop	r22
    3ffa:	5f 91       	pop	r21
    3ffc:	4f 91       	pop	r20
    3ffe:	3f 91       	pop	r19
    4000:	2f 91       	pop	r18
    4002:	0f 90       	pop	r0
    4004:	0f be       	out	0x3f, r0	; 63
    4006:	0f 90       	pop	r0
    4008:	1f 90       	pop	r1
    400a:	18 95       	reti

0000400c <__mulsi3>:
    400c:	62 9f       	mul	r22, r18
    400e:	d0 01       	movw	r26, r0
    4010:	73 9f       	mul	r23, r19
    4012:	f0 01       	movw	r30, r0
    4014:	82 9f       	mul	r24, r18
    4016:	e0 0d       	add	r30, r0
    4018:	f1 1d       	adc	r31, r1
    401a:	64 9f       	mul	r22, r20
    401c:	e0 0d       	add	r30, r0
    401e:	f1 1d       	adc	r31, r1
    4020:	92 9f       	mul	r25, r18
    4022:	f0 0d       	add	r31, r0
    4024:	83 9f       	mul	r24, r19
    4026:	f0 0d       	add	r31, r0
    4028:	74 9f       	mul	r23, r20
    402a:	f0 0d       	add	r31, r0
    402c:	65 9f       	mul	r22, r21
    402e:	f0 0d       	add	r31, r0
    4030:	99 27       	eor	r25, r25
    4032:	72 9f       	mul	r23, r18
    4034:	b0 0d       	add	r27, r0
    4036:	e1 1d       	adc	r30, r1
    4038:	f9 1f       	adc	r31, r25
    403a:	63 9f       	mul	r22, r19
    403c:	b0 0d       	add	r27, r0
    403e:	e1 1d       	adc	r30, r1
    4040:	f9 1f       	adc	r31, r25
    4042:	bd 01       	movw	r22, r26
    4044:	cf 01       	movw	r24, r30
    4046:	11 24       	eor	r1, r1
    4048:	08 95       	ret

0000404a <__udivmodsi4>:
    404a:	a1 e2       	ldi	r26, 0x21	; 33
    404c:	1a 2e       	mov	r1, r26
    404e:	aa 1b       	sub	r26, r26
    4050:	bb 1b       	sub	r27, r27
    4052:	fd 01       	movw	r30, r26
    4054:	0d c0       	rjmp	.+26     	; 0x4070 <__udivmodsi4_ep>

00004056 <__udivmodsi4_loop>:
    4056:	aa 1f       	adc	r26, r26
    4058:	bb 1f       	adc	r27, r27
    405a:	ee 1f       	adc	r30, r30
    405c:	ff 1f       	adc	r31, r31
    405e:	a2 17       	cp	r26, r18
    4060:	b3 07       	cpc	r27, r19
    4062:	e4 07       	cpc	r30, r20
    4064:	f5 07       	cpc	r31, r21
    4066:	20 f0       	brcs	.+8      	; 0x4070 <__udivmodsi4_ep>
    4068:	a2 1b       	sub	r26, r18
    406a:	b3 0b       	sbc	r27, r19
    406c:	e4 0b       	sbc	r30, r20
    406e:	f5 0b       	sbc	r31, r21

00004070 <__udivmodsi4_ep>:
    4070:	66 1f       	adc	r22, r22
    4072:	77 1f       	adc	r23, r23
    4074:	88 1f       	adc	r24, r24
    4076:	99 1f       	adc	r25, r25
    4078:	1a 94       	dec	r1
    407a:	69 f7       	brne	.-38     	; 0x4056 <__udivmodsi4_loop>
    407c:	60 95       	com	r22
    407e:	70 95       	com	r23
    4080:	80 95       	com	r24
    4082:	90 95       	com	r25
    4084:	9b 01       	movw	r18, r22
    4086:	ac 01       	movw	r20, r24
    4088:	bd 01       	movw	r22, r26
    408a:	cf 01       	movw	r24, r30
    408c:	08 95       	ret

0000408e <__prologue_saves__>:
    408e:	2f 92       	push	r2
    4090:	3f 92       	push	r3
    4092:	4f 92       	push	r4
    4094:	5f 92       	push	r5
    4096:	6f 92       	push	r6
    4098:	7f 92       	push	r7
    409a:	8f 92       	push	r8
    409c:	9f 92       	push	r9
    409e:	af 92       	push	r10
    40a0:	bf 92       	push	r11
    40a2:	cf 92       	push	r12
    40a4:	df 92       	push	r13
    40a6:	ef 92       	push	r14
    40a8:	ff 92       	push	r15
    40aa:	0f 93       	push	r16
    40ac:	1f 93       	push	r17
    40ae:	cf 93       	push	r28
    40b0:	df 93       	push	r29
    40b2:	cd b7       	in	r28, 0x3d	; 61
    40b4:	de b7       	in	r29, 0x3e	; 62
    40b6:	ca 1b       	sub	r28, r26
    40b8:	db 0b       	sbc	r29, r27
    40ba:	0f b6       	in	r0, 0x3f	; 63
    40bc:	f8 94       	cli
    40be:	de bf       	out	0x3e, r29	; 62
    40c0:	0f be       	out	0x3f, r0	; 63
    40c2:	cd bf       	out	0x3d, r28	; 61
    40c4:	09 94       	ijmp

000040c6 <__epilogue_restores__>:
    40c6:	2a 88       	ldd	r2, Y+18	; 0x12
    40c8:	39 88       	ldd	r3, Y+17	; 0x11
    40ca:	48 88       	ldd	r4, Y+16	; 0x10
    40cc:	5f 84       	ldd	r5, Y+15	; 0x0f
    40ce:	6e 84       	ldd	r6, Y+14	; 0x0e
    40d0:	7d 84       	ldd	r7, Y+13	; 0x0d
    40d2:	8c 84       	ldd	r8, Y+12	; 0x0c
    40d4:	9b 84       	ldd	r9, Y+11	; 0x0b
    40d6:	aa 84       	ldd	r10, Y+10	; 0x0a
    40d8:	b9 84       	ldd	r11, Y+9	; 0x09
    40da:	c8 84       	ldd	r12, Y+8	; 0x08
    40dc:	df 80       	ldd	r13, Y+7	; 0x07
    40de:	ee 80       	ldd	r14, Y+6	; 0x06
    40e0:	fd 80       	ldd	r15, Y+5	; 0x05
    40e2:	0c 81       	ldd	r16, Y+4	; 0x04
    40e4:	1b 81       	ldd	r17, Y+3	; 0x03
    40e6:	aa 81       	ldd	r26, Y+2	; 0x02
    40e8:	b9 81       	ldd	r27, Y+1	; 0x01
    40ea:	ce 0f       	add	r28, r30
    40ec:	d1 1d       	adc	r29, r1
    40ee:	0f b6       	in	r0, 0x3f	; 63
    40f0:	f8 94       	cli
    40f2:	de bf       	out	0x3e, r29	; 62
    40f4:	0f be       	out	0x3f, r0	; 63
    40f6:	cd bf       	out	0x3d, r28	; 61
    40f8:	ed 01       	movw	r28, r26
    40fa:	08 95       	ret

000040fc <itoa>:
    40fc:	fb 01       	movw	r30, r22
    40fe:	9f 01       	movw	r18, r30
    4100:	e8 94       	clt
    4102:	42 30       	cpi	r20, 0x02	; 2
    4104:	c4 f0       	brlt	.+48     	; 0x4136 <itoa+0x3a>
    4106:	45 32       	cpi	r20, 0x25	; 37
    4108:	b4 f4       	brge	.+44     	; 0x4136 <itoa+0x3a>
    410a:	4a 30       	cpi	r20, 0x0A	; 10
    410c:	29 f4       	brne	.+10     	; 0x4118 <itoa+0x1c>
    410e:	97 fb       	bst	r25, 7
    4110:	1e f4       	brtc	.+6      	; 0x4118 <itoa+0x1c>
    4112:	90 95       	com	r25
    4114:	81 95       	neg	r24
    4116:	9f 4f       	sbci	r25, 0xFF	; 255
    4118:	64 2f       	mov	r22, r20
    411a:	77 27       	eor	r23, r23
    411c:	0e 94 2b 21 	call	0x4256	; 0x4256 <__udivmodhi4>
    4120:	80 5d       	subi	r24, 0xD0	; 208
    4122:	8a 33       	cpi	r24, 0x3A	; 58
    4124:	0c f0       	brlt	.+2      	; 0x4128 <itoa+0x2c>
    4126:	89 5d       	subi	r24, 0xD9	; 217
    4128:	81 93       	st	Z+, r24
    412a:	cb 01       	movw	r24, r22
    412c:	00 97       	sbiw	r24, 0x00	; 0
    412e:	a1 f7       	brne	.-24     	; 0x4118 <itoa+0x1c>
    4130:	16 f4       	brtc	.+4      	; 0x4136 <itoa+0x3a>
    4132:	5d e2       	ldi	r21, 0x2D	; 45
    4134:	51 93       	st	Z+, r21
    4136:	10 82       	st	Z, r1
    4138:	c9 01       	movw	r24, r18
    413a:	0c 94 f9 20 	jmp	0x41f2	; 0x41f2 <strrev>

0000413e <floor>:
    413e:	3b d0       	rcall	.+118    	; 0x41b6 <__fp_trunc>
    4140:	80 f0       	brcs	.+32     	; 0x4162 <floor+0x24>
    4142:	9f 37       	cpi	r25, 0x7F	; 127
    4144:	40 f4       	brcc	.+16     	; 0x4156 <floor+0x18>
    4146:	91 11       	cpse	r25, r1
    4148:	0e f0       	brts	.+2      	; 0x414c <floor+0xe>
    414a:	4d c0       	rjmp	.+154    	; 0x41e6 <__fp_szero>
    414c:	60 e0       	ldi	r22, 0x00	; 0
    414e:	70 e0       	ldi	r23, 0x00	; 0
    4150:	80 e8       	ldi	r24, 0x80	; 128
    4152:	9f eb       	ldi	r25, 0xBF	; 191
    4154:	08 95       	ret
    4156:	26 f4       	brtc	.+8      	; 0x4160 <floor+0x22>
    4158:	1b 16       	cp	r1, r27
    415a:	61 1d       	adc	r22, r1
    415c:	71 1d       	adc	r23, r1
    415e:	81 1d       	adc	r24, r1
    4160:	01 c0       	rjmp	.+2      	; 0x4164 <__fp_mintl>
    4162:	1b c0       	rjmp	.+54     	; 0x419a <__fp_mpack>

00004164 <__fp_mintl>:
    4164:	88 23       	and	r24, r24
    4166:	71 f4       	brne	.+28     	; 0x4184 <__fp_mintl+0x20>
    4168:	77 23       	and	r23, r23
    416a:	21 f0       	breq	.+8      	; 0x4174 <__fp_mintl+0x10>
    416c:	98 50       	subi	r25, 0x08	; 8
    416e:	87 2b       	or	r24, r23
    4170:	76 2f       	mov	r23, r22
    4172:	07 c0       	rjmp	.+14     	; 0x4182 <__fp_mintl+0x1e>
    4174:	66 23       	and	r22, r22
    4176:	11 f4       	brne	.+4      	; 0x417c <__fp_mintl+0x18>
    4178:	99 27       	eor	r25, r25
    417a:	0d c0       	rjmp	.+26     	; 0x4196 <__fp_mintl+0x32>
    417c:	90 51       	subi	r25, 0x10	; 16
    417e:	86 2b       	or	r24, r22
    4180:	70 e0       	ldi	r23, 0x00	; 0
    4182:	60 e0       	ldi	r22, 0x00	; 0
    4184:	2a f0       	brmi	.+10     	; 0x4190 <__fp_mintl+0x2c>
    4186:	9a 95       	dec	r25
    4188:	66 0f       	add	r22, r22
    418a:	77 1f       	adc	r23, r23
    418c:	88 1f       	adc	r24, r24
    418e:	da f7       	brpl	.-10     	; 0x4186 <__fp_mintl+0x22>
    4190:	88 0f       	add	r24, r24
    4192:	96 95       	lsr	r25
    4194:	87 95       	ror	r24
    4196:	97 f9       	bld	r25, 7
    4198:	08 95       	ret

0000419a <__fp_mpack>:
    419a:	9f 3f       	cpi	r25, 0xFF	; 255
    419c:	31 f0       	breq	.+12     	; 0x41aa <__fp_mpack_finite+0xc>

0000419e <__fp_mpack_finite>:
    419e:	91 50       	subi	r25, 0x01	; 1
    41a0:	20 f4       	brcc	.+8      	; 0x41aa <__fp_mpack_finite+0xc>
    41a2:	87 95       	ror	r24
    41a4:	77 95       	ror	r23
    41a6:	67 95       	ror	r22
    41a8:	b7 95       	ror	r27
    41aa:	88 0f       	add	r24, r24
    41ac:	91 1d       	adc	r25, r1
    41ae:	96 95       	lsr	r25
    41b0:	87 95       	ror	r24
    41b2:	97 f9       	bld	r25, 7
    41b4:	08 95       	ret

000041b6 <__fp_trunc>:
    41b6:	35 d0       	rcall	.+106    	; 0x4222 <__fp_splitA>
    41b8:	a0 f0       	brcs	.+40     	; 0x41e2 <__fp_trunc+0x2c>
    41ba:	be e7       	ldi	r27, 0x7E	; 126
    41bc:	b9 17       	cp	r27, r25
    41be:	88 f4       	brcc	.+34     	; 0x41e2 <__fp_trunc+0x2c>
    41c0:	bb 27       	eor	r27, r27
    41c2:	9f 38       	cpi	r25, 0x8F	; 143
    41c4:	60 f4       	brcc	.+24     	; 0x41de <__fp_trunc+0x28>
    41c6:	16 16       	cp	r1, r22
    41c8:	b1 1d       	adc	r27, r1
    41ca:	67 2f       	mov	r22, r23
    41cc:	78 2f       	mov	r23, r24
    41ce:	88 27       	eor	r24, r24
    41d0:	98 5f       	subi	r25, 0xF8	; 248
    41d2:	f7 cf       	rjmp	.-18     	; 0x41c2 <__fp_trunc+0xc>
    41d4:	86 95       	lsr	r24
    41d6:	77 95       	ror	r23
    41d8:	67 95       	ror	r22
    41da:	b1 1d       	adc	r27, r1
    41dc:	93 95       	inc	r25
    41de:	96 39       	cpi	r25, 0x96	; 150
    41e0:	c8 f3       	brcs	.-14     	; 0x41d4 <__fp_trunc+0x1e>
    41e2:	08 95       	ret

000041e4 <__fp_zero>:
    41e4:	e8 94       	clt

000041e6 <__fp_szero>:
    41e6:	bb 27       	eor	r27, r27
    41e8:	66 27       	eor	r22, r22
    41ea:	77 27       	eor	r23, r23
    41ec:	cb 01       	movw	r24, r22
    41ee:	97 f9       	bld	r25, 7
    41f0:	08 95       	ret

000041f2 <strrev>:
    41f2:	dc 01       	movw	r26, r24
    41f4:	fc 01       	movw	r30, r24
    41f6:	67 2f       	mov	r22, r23
    41f8:	71 91       	ld	r23, Z+
    41fa:	77 23       	and	r23, r23
    41fc:	e1 f7       	brne	.-8      	; 0x41f6 <strrev+0x4>
    41fe:	32 97       	sbiw	r30, 0x02	; 2
    4200:	04 c0       	rjmp	.+8      	; 0x420a <strrev+0x18>
    4202:	7c 91       	ld	r23, X
    4204:	6d 93       	st	X+, r22
    4206:	70 83       	st	Z, r23
    4208:	62 91       	ld	r22, -Z
    420a:	ae 17       	cp	r26, r30
    420c:	bf 07       	cpc	r27, r31
    420e:	c8 f3       	brcs	.-14     	; 0x4202 <strrev+0x10>
    4210:	08 95       	ret

00004212 <__fp_split3>:
    4212:	57 fd       	sbrc	r21, 7
    4214:	90 58       	subi	r25, 0x80	; 128
    4216:	44 0f       	add	r20, r20
    4218:	55 1f       	adc	r21, r21
    421a:	59 f0       	breq	.+22     	; 0x4232 <__fp_splitA+0x10>
    421c:	5f 3f       	cpi	r21, 0xFF	; 255
    421e:	71 f0       	breq	.+28     	; 0x423c <__fp_splitA+0x1a>
    4220:	47 95       	ror	r20

00004222 <__fp_splitA>:
    4222:	88 0f       	add	r24, r24
    4224:	97 fb       	bst	r25, 7
    4226:	99 1f       	adc	r25, r25
    4228:	61 f0       	breq	.+24     	; 0x4242 <__fp_splitA+0x20>
    422a:	9f 3f       	cpi	r25, 0xFF	; 255
    422c:	79 f0       	breq	.+30     	; 0x424c <__fp_splitA+0x2a>
    422e:	87 95       	ror	r24
    4230:	08 95       	ret
    4232:	12 16       	cp	r1, r18
    4234:	13 06       	cpc	r1, r19
    4236:	14 06       	cpc	r1, r20
    4238:	55 1f       	adc	r21, r21
    423a:	f2 cf       	rjmp	.-28     	; 0x4220 <__fp_split3+0xe>
    423c:	46 95       	lsr	r20
    423e:	f1 df       	rcall	.-30     	; 0x4222 <__fp_splitA>
    4240:	08 c0       	rjmp	.+16     	; 0x4252 <__fp_splitA+0x30>
    4242:	16 16       	cp	r1, r22
    4244:	17 06       	cpc	r1, r23
    4246:	18 06       	cpc	r1, r24
    4248:	99 1f       	adc	r25, r25
    424a:	f1 cf       	rjmp	.-30     	; 0x422e <__fp_splitA+0xc>
    424c:	86 95       	lsr	r24
    424e:	71 05       	cpc	r23, r1
    4250:	61 05       	cpc	r22, r1
    4252:	08 94       	sec
    4254:	08 95       	ret

00004256 <__udivmodhi4>:
    4256:	aa 1b       	sub	r26, r26
    4258:	bb 1b       	sub	r27, r27
    425a:	51 e1       	ldi	r21, 0x11	; 17
    425c:	07 c0       	rjmp	.+14     	; 0x426c <__udivmodhi4_ep>

0000425e <__udivmodhi4_loop>:
    425e:	aa 1f       	adc	r26, r26
    4260:	bb 1f       	adc	r27, r27
    4262:	a6 17       	cp	r26, r22
    4264:	b7 07       	cpc	r27, r23
    4266:	10 f0       	brcs	.+4      	; 0x426c <__udivmodhi4_ep>
    4268:	a6 1b       	sub	r26, r22
    426a:	b7 0b       	sbc	r27, r23

0000426c <__udivmodhi4_ep>:
    426c:	88 1f       	adc	r24, r24
    426e:	99 1f       	adc	r25, r25
    4270:	5a 95       	dec	r21
    4272:	a9 f7       	brne	.-22     	; 0x425e <__udivmodhi4_loop>
    4274:	80 95       	com	r24
    4276:	90 95       	com	r25
    4278:	bc 01       	movw	r22, r24
    427a:	cd 01       	movw	r24, r26
    427c:	08 95       	ret

0000427e <_exit>:
    427e:	f8 94       	cli

00004280 <__stop_program>:
    4280:	ff cf       	rjmp	.-2      	; 0x4280 <__stop_program>
