<?xml version="1.0"?>
<system>
	<config>
		<boolean name="iommu_enabled" value="false"/>
	</config>

	<include href="kernel_diagnostics.xml"/>

	<memory>
		<memory name="base_hw|ram" size="16#0f90_0000#" alignment="16#0020_0000#" caching="WB"/>
	</memory>

	<events>
		<event name="resume_base_hw_1" mode="switch"/>
		<event name="timer_base_hw_1" mode="self"/>
		<event name="trap_to_sm_1" mode="switch"/>
	</events>

	<channels>
		<channel name="time_info" size="16#1000#"/>
		<channel name="debuglog_subject1" size="16#0002_0000#"/>
		<channel name="debuglog_subject4" size="16#0002_0000#"/>
	</channels>

	<components>
		<component name="base_hw">
			<binary filename="base_hw" size="16#0087_0000#" virtualAddress="16#0020_0000#"/>
		</component>
	</components>

	<subjects>
		<include href="subject_time.xml"/>

		<subject name="base_hw_sm" profile="native">
			<events>
				<source>
					<group name="vmcall">
						<event id="4" logical="resume_base_hw" physical="resume_base_hw_1"/>
					</group>
				</source>
				<target>
					<event physical="trap_to_sm_1" logical="handle_base_hw_trap">
						<inject_interrupt vector="36"/>
					</event>
				</target>
			</events>
			<monitor>
				<state subject="base_hw" logical="monitor_state" virtualAddress="16#001e_0000#" writable="true"/>
			</monitor>
			<component ref="sm">
				<map logical="time_info" physical="time_info"/>
				<map logical="debuglog" physical="debuglog_subject1"/>
			</component>
		</subject>

		<subject name="base_hw" profile="vm">
			<vcpu>
				<registers>
					<gpr>
						<rip>16#0020_000c#</rip>
						<rsp>16#0000#</rsp>
					</gpr>
				</registers>
			</vcpu>
			<memory>
				<memory logical="ram" physical="base_hw|ram" virtualAddress="16#00e7_0000#" writable="true" executable="true"/>
			</memory>
			<events>
				<source>
					<group name="vmx_exit">
						<default physical="trap_to_sm_1"/>
					</group>
					<group name="vmcall">
						<event id="31" logical="timer" physical="timer_base_hw_1"/>
					</group>
				</source>
				<target>
					<event logical="resume_after_trap" physical="resume_base_hw_1"/>
					<event logical="timer" physical="timer_base_hw_1">
						<inject_interrupt vector="32"/>
					</event>
				</target>
			</events>
			<component ref="base_hw"/>
		</subject>

		<subject name="dbgserver" profile="native">
			<events/>
			<component ref="dbgserver">
				<map logical="log_channel1" physical="debuglog_subject1"/>
				<map logical="log_channel2" physical="debuglog_subject4"/>
				<map logical="debugconsole" physical="serial_controller_1">
					<map logical="port" physical="ioport1"/>
				</map>
			</component>
		</subject>
	</subjects>

	<scheduling tickRate="10000">
		<majorFrame>
			<cpu id="0">
				<minorFrame subject="base_hw" ticks="10"/>
				<minorFrame subject="base_hw" ticks="110"/>
			</cpu>
			<cpu id="1">
				<minorFrame subject="time" ticks="8"/>
				<minorFrame subject="tau0" ticks="2"/>
				<minorFrame subject="dbgserver" ticks="110"/>
			</cpu>
		</majorFrame>
		<majorFrame>
			<cpu id="0">
				<minorFrame subject="base_hw" ticks="120"/>
			</cpu>
			<cpu id="1">
				<minorFrame subject="tau0" ticks="20"/>
				<minorFrame subject="dbgserver" ticks="100"/>
			</cpu>
		</majorFrame>
	</scheduling>

</system>
