*.include "../../nominal.jsim"
*.include "../../stdcell.jsim"
*.include "../../lab6ctl.jsim" 

.subckt ctl reset id[31:26] ra2sel bsel alufn[5:0] wdsel[1:0] werf moe wr
Xctl vdd 0 0 id[31:26]
+ pcsel[2:0] wasel asel ra2sel bsel alufn[5:0] wdsel[1:0] werf moe xwr
+ $memory width=18 nlocations=64 contents=(
+ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
+ 0b000000100000010110 //LD=0x011000
+ 0b000001100000000001 //ST=0x011001
+ 0
+ 0b010000000000000100 //JMP=0x011011
+ 0 0 0 0
+ 0b000000000000001100 //ADD=0x100000
+ 0b000000000000101100 //SUB=0x100001
+ 0 0
+ 0b000000011001101100 //CMPEQ=0x100100
+ 0b000000011010101100 //CMPLT=0x100101
+ 0b000000011011101100 //CMPLE=0x100110
+ 0
+ 0b000000001100001100 //AND=0x101000
+ 0b000000001111001100 //OR=0x101001
+ 0b000000001011001100 //XOR=0x101010
+ 0
+ 0b000000010000001100 //SHL=0x101100
+ 0b000000010000101100 //SHR=0x101101
+ 0b000000010001101100 //SRA=0x101110
+ 0
+ 0b000000100000001100 //ADDC=0x110000
+ 0b000000100000101100 //SUBC=0x110001
+ 0 0
+ 0b000000111001101100 //CMPEQC=0x110100
+ 0b000000111010101100 //CMPLTC=0x110101
+ 0b000000111011101100 //CMPLEC=0x110110
+ 0
+ 0b000000101100001100 //ANDC=0x111000
+ 0b000000101111001100 //ORC=0x111001
+ 0b000000101011001100 //XORC=0x111010
+ 0
+ 0b000000110000001100 //SHLC=0x111100
+ 0b000000110000101100 //SHRC=0x111101
+ 0b000000110001101100 //SRAC=0x111110
+ 0
+ )
Xresetmux reset xwr 0 wr mux2
.ends