Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec  2 12:00:54 2024
| Host         : GOSU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ADT_toplevel_timing_summary_routed.rpt -pb ADT_toplevel_timing_summary_routed.pb -rpx ADT_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : ADT_toplevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     5           
LUTAR-1    Warning           LUT drives async reset alert    8           
TIMING-18  Warning           Missing input or output delay   7           
TIMING-20  Warning           Non-clocked latch               24          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (196)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (29)
5. checking no_input_delay (3)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (196)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ADT/present_state_reg[0]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: ADT/present_state_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ADT/present_state_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ADT/present_state_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: TWICtl/DONE_O_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (29)
-------------------------------------------------
 There are 29 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.220        0.000                      0                  254        0.178        0.000                      0                  254        4.500        0.000                       0                   133  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.220        0.000                      0                  218        0.178        0.000                      0                  218        4.500        0.000                       0                   133  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.289        0.000                      0                   36        0.868        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/dataByte_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.213ns (28.290%)  route 3.075ns (71.710%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.695     5.297    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y128         FDSE                                         r  TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDSE (Prop_fdse_C_Q)         0.518     5.815 f  TWICtl/sclCnt_reg[0]/Q
                         net (fo=2, routed)           0.986     6.801    TWICtl/sclCnt_reg[0]
    SLICE_X3Y129         LUT5 (Prop_lut5_I0_O)        0.124     6.925 f  TWICtl/subState[1]_i_3/O
                         net (fo=1, routed)           0.151     7.076    TWICtl/subState[1]_i_3_n_0
    SLICE_X3Y129         LUT5 (Prop_lut5_I0_O)        0.124     7.200 f  TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.628     7.829    TWICtl/subState[1]_i_2_n_0
    SLICE_X5Y128         LUT5 (Prop_lut5_I4_O)        0.120     7.949 f  TWICtl/dataByte[6]_i_4/O
                         net (fo=4, routed)           0.671     8.620    TWICtl/dataByte[6]_i_4_n_0
    SLICE_X4Y128         LUT6 (Prop_lut6_I2_O)        0.327     8.947 r  TWICtl/dataByte[7]_i_1/O
                         net (fo=4, routed)           0.638     9.585    TWICtl/dataByte[7]_i_1_n_0
    SLICE_X3Y125         FDSE                                         r  TWICtl/dataByte_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.572    14.994    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X3Y125         FDSE                                         r  TWICtl/dataByte_reg[1]/C
                         clock pessimism              0.275    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y125         FDSE (Setup_fdse_C_S)       -0.429    14.805    TWICtl/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/dataByte_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.213ns (28.290%)  route 3.075ns (71.710%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.695     5.297    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y128         FDSE                                         r  TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDSE (Prop_fdse_C_Q)         0.518     5.815 f  TWICtl/sclCnt_reg[0]/Q
                         net (fo=2, routed)           0.986     6.801    TWICtl/sclCnt_reg[0]
    SLICE_X3Y129         LUT5 (Prop_lut5_I0_O)        0.124     6.925 f  TWICtl/subState[1]_i_3/O
                         net (fo=1, routed)           0.151     7.076    TWICtl/subState[1]_i_3_n_0
    SLICE_X3Y129         LUT5 (Prop_lut5_I0_O)        0.124     7.200 f  TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.628     7.829    TWICtl/subState[1]_i_2_n_0
    SLICE_X5Y128         LUT5 (Prop_lut5_I4_O)        0.120     7.949 f  TWICtl/dataByte[6]_i_4/O
                         net (fo=4, routed)           0.671     8.620    TWICtl/dataByte[6]_i_4_n_0
    SLICE_X4Y128         LUT6 (Prop_lut6_I2_O)        0.327     8.947 r  TWICtl/dataByte[7]_i_1/O
                         net (fo=4, routed)           0.638     9.585    TWICtl/dataByte[7]_i_1_n_0
    SLICE_X3Y125         FDSE                                         r  TWICtl/dataByte_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.572    14.994    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X3Y125         FDSE                                         r  TWICtl/dataByte_reg[2]/C
                         clock pessimism              0.275    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y125         FDSE (Setup_fdse_C_S)       -0.429    14.805    TWICtl/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/dataByte_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.213ns (28.290%)  route 3.075ns (71.710%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.695     5.297    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y128         FDSE                                         r  TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDSE (Prop_fdse_C_Q)         0.518     5.815 f  TWICtl/sclCnt_reg[0]/Q
                         net (fo=2, routed)           0.986     6.801    TWICtl/sclCnt_reg[0]
    SLICE_X3Y129         LUT5 (Prop_lut5_I0_O)        0.124     6.925 f  TWICtl/subState[1]_i_3/O
                         net (fo=1, routed)           0.151     7.076    TWICtl/subState[1]_i_3_n_0
    SLICE_X3Y129         LUT5 (Prop_lut5_I0_O)        0.124     7.200 f  TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.628     7.829    TWICtl/subState[1]_i_2_n_0
    SLICE_X5Y128         LUT5 (Prop_lut5_I4_O)        0.120     7.949 f  TWICtl/dataByte[6]_i_4/O
                         net (fo=4, routed)           0.671     8.620    TWICtl/dataByte[6]_i_4_n_0
    SLICE_X4Y128         LUT6 (Prop_lut6_I2_O)        0.327     8.947 r  TWICtl/dataByte[7]_i_1/O
                         net (fo=4, routed)           0.638     9.585    TWICtl/dataByte[7]_i_1_n_0
    SLICE_X3Y125         FDSE                                         r  TWICtl/dataByte_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.572    14.994    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X3Y125         FDSE                                         r  TWICtl/dataByte_reg[4]/C
                         clock pessimism              0.275    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y125         FDSE (Setup_fdse_C_S)       -0.429    14.805    TWICtl/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/dataByte_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.213ns (28.290%)  route 3.075ns (71.710%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.695     5.297    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y128         FDSE                                         r  TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDSE (Prop_fdse_C_Q)         0.518     5.815 f  TWICtl/sclCnt_reg[0]/Q
                         net (fo=2, routed)           0.986     6.801    TWICtl/sclCnt_reg[0]
    SLICE_X3Y129         LUT5 (Prop_lut5_I0_O)        0.124     6.925 f  TWICtl/subState[1]_i_3/O
                         net (fo=1, routed)           0.151     7.076    TWICtl/subState[1]_i_3_n_0
    SLICE_X3Y129         LUT5 (Prop_lut5_I0_O)        0.124     7.200 f  TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.628     7.829    TWICtl/subState[1]_i_2_n_0
    SLICE_X5Y128         LUT5 (Prop_lut5_I4_O)        0.120     7.949 f  TWICtl/dataByte[6]_i_4/O
                         net (fo=4, routed)           0.671     8.620    TWICtl/dataByte[6]_i_4_n_0
    SLICE_X4Y128         LUT6 (Prop_lut6_I2_O)        0.327     8.947 r  TWICtl/dataByte[7]_i_1/O
                         net (fo=4, routed)           0.638     9.585    TWICtl/dataByte[7]_i_1_n_0
    SLICE_X3Y125         FDSE                                         r  TWICtl/dataByte_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.572    14.994    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X3Y125         FDSE                                         r  TWICtl/dataByte_reg[7]/C
                         clock pessimism              0.275    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y125         FDSE (Setup_fdse_C_S)       -0.429    14.805    TWICtl/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.299ns  (required time - arrival time)
  Source:                 TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.213ns (27.364%)  route 3.220ns (72.636%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.695     5.297    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y128         FDSE                                         r  TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDSE (Prop_fdse_C_Q)         0.518     5.815 f  TWICtl/sclCnt_reg[0]/Q
                         net (fo=2, routed)           0.986     6.801    TWICtl/sclCnt_reg[0]
    SLICE_X3Y129         LUT5 (Prop_lut5_I0_O)        0.124     6.925 f  TWICtl/subState[1]_i_3/O
                         net (fo=1, routed)           0.151     7.076    TWICtl/subState[1]_i_3_n_0
    SLICE_X3Y129         LUT5 (Prop_lut5_I0_O)        0.124     7.200 f  TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.628     7.829    TWICtl/subState[1]_i_2_n_0
    SLICE_X5Y128         LUT5 (Prop_lut5_I4_O)        0.120     7.949 f  TWICtl/dataByte[6]_i_4/O
                         net (fo=4, routed)           0.664     8.613    TWICtl/dataByte[6]_i_4_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I3_O)        0.327     8.940 r  TWICtl/dataByte[6]_i_1/O
                         net (fo=8, routed)           0.790     9.730    TWICtl/dataByte[6]_i_1_n_0
    SLICE_X3Y125         FDSE                                         r  TWICtl/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.572    14.994    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X3Y125         FDSE                                         r  TWICtl/dataByte_reg[1]/C
                         clock pessimism              0.275    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y125         FDSE (Setup_fdse_C_CE)      -0.205    15.029    TWICtl/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  5.299    

Slack (MET) :             5.299ns  (required time - arrival time)
  Source:                 TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.213ns (27.364%)  route 3.220ns (72.636%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.695     5.297    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y128         FDSE                                         r  TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDSE (Prop_fdse_C_Q)         0.518     5.815 f  TWICtl/sclCnt_reg[0]/Q
                         net (fo=2, routed)           0.986     6.801    TWICtl/sclCnt_reg[0]
    SLICE_X3Y129         LUT5 (Prop_lut5_I0_O)        0.124     6.925 f  TWICtl/subState[1]_i_3/O
                         net (fo=1, routed)           0.151     7.076    TWICtl/subState[1]_i_3_n_0
    SLICE_X3Y129         LUT5 (Prop_lut5_I0_O)        0.124     7.200 f  TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.628     7.829    TWICtl/subState[1]_i_2_n_0
    SLICE_X5Y128         LUT5 (Prop_lut5_I4_O)        0.120     7.949 f  TWICtl/dataByte[6]_i_4/O
                         net (fo=4, routed)           0.664     8.613    TWICtl/dataByte[6]_i_4_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I3_O)        0.327     8.940 r  TWICtl/dataByte[6]_i_1/O
                         net (fo=8, routed)           0.790     9.730    TWICtl/dataByte[6]_i_1_n_0
    SLICE_X3Y125         FDSE                                         r  TWICtl/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.572    14.994    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X3Y125         FDSE                                         r  TWICtl/dataByte_reg[2]/C
                         clock pessimism              0.275    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y125         FDSE (Setup_fdse_C_CE)      -0.205    15.029    TWICtl/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  5.299    

Slack (MET) :             5.299ns  (required time - arrival time)
  Source:                 TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.213ns (27.364%)  route 3.220ns (72.636%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.695     5.297    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y128         FDSE                                         r  TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDSE (Prop_fdse_C_Q)         0.518     5.815 f  TWICtl/sclCnt_reg[0]/Q
                         net (fo=2, routed)           0.986     6.801    TWICtl/sclCnt_reg[0]
    SLICE_X3Y129         LUT5 (Prop_lut5_I0_O)        0.124     6.925 f  TWICtl/subState[1]_i_3/O
                         net (fo=1, routed)           0.151     7.076    TWICtl/subState[1]_i_3_n_0
    SLICE_X3Y129         LUT5 (Prop_lut5_I0_O)        0.124     7.200 f  TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.628     7.829    TWICtl/subState[1]_i_2_n_0
    SLICE_X5Y128         LUT5 (Prop_lut5_I4_O)        0.120     7.949 f  TWICtl/dataByte[6]_i_4/O
                         net (fo=4, routed)           0.664     8.613    TWICtl/dataByte[6]_i_4_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I3_O)        0.327     8.940 r  TWICtl/dataByte[6]_i_1/O
                         net (fo=8, routed)           0.790     9.730    TWICtl/dataByte[6]_i_1_n_0
    SLICE_X3Y125         FDSE                                         r  TWICtl/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.572    14.994    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X3Y125         FDSE                                         r  TWICtl/dataByte_reg[4]/C
                         clock pessimism              0.275    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y125         FDSE (Setup_fdse_C_CE)      -0.205    15.029    TWICtl/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  5.299    

Slack (MET) :             5.299ns  (required time - arrival time)
  Source:                 TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.213ns (27.364%)  route 3.220ns (72.636%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.695     5.297    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y128         FDSE                                         r  TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDSE (Prop_fdse_C_Q)         0.518     5.815 f  TWICtl/sclCnt_reg[0]/Q
                         net (fo=2, routed)           0.986     6.801    TWICtl/sclCnt_reg[0]
    SLICE_X3Y129         LUT5 (Prop_lut5_I0_O)        0.124     6.925 f  TWICtl/subState[1]_i_3/O
                         net (fo=1, routed)           0.151     7.076    TWICtl/subState[1]_i_3_n_0
    SLICE_X3Y129         LUT5 (Prop_lut5_I0_O)        0.124     7.200 f  TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.628     7.829    TWICtl/subState[1]_i_2_n_0
    SLICE_X5Y128         LUT5 (Prop_lut5_I4_O)        0.120     7.949 f  TWICtl/dataByte[6]_i_4/O
                         net (fo=4, routed)           0.664     8.613    TWICtl/dataByte[6]_i_4_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I3_O)        0.327     8.940 r  TWICtl/dataByte[6]_i_1/O
                         net (fo=8, routed)           0.790     9.730    TWICtl/dataByte[6]_i_1_n_0
    SLICE_X3Y125         FDSE                                         r  TWICtl/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.572    14.994    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X3Y125         FDSE                                         r  TWICtl/dataByte_reg[7]/C
                         clock pessimism              0.275    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y125         FDSE (Setup_fdse_C_CE)      -0.205    15.029    TWICtl/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  5.299    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 1.213ns (29.009%)  route 2.969ns (70.991%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.695     5.297    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y128         FDSE                                         r  TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDSE (Prop_fdse_C_Q)         0.518     5.815 f  TWICtl/sclCnt_reg[0]/Q
                         net (fo=2, routed)           0.986     6.801    TWICtl/sclCnt_reg[0]
    SLICE_X3Y129         LUT5 (Prop_lut5_I0_O)        0.124     6.925 f  TWICtl/subState[1]_i_3/O
                         net (fo=1, routed)           0.151     7.076    TWICtl/subState[1]_i_3_n_0
    SLICE_X3Y129         LUT5 (Prop_lut5_I0_O)        0.124     7.200 f  TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.628     7.829    TWICtl/subState[1]_i_2_n_0
    SLICE_X5Y128         LUT5 (Prop_lut5_I4_O)        0.120     7.949 f  TWICtl/dataByte[6]_i_4/O
                         net (fo=4, routed)           0.664     8.613    TWICtl/dataByte[6]_i_4_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I3_O)        0.327     8.940 r  TWICtl/dataByte[6]_i_1/O
                         net (fo=8, routed)           0.539     9.479    TWICtl/dataByte[6]_i_1_n_0
    SLICE_X5Y127         FDRE                                         r  TWICtl/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.573    14.995    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y127         FDRE                                         r  TWICtl/dataByte_reg[0]/C
                         clock pessimism              0.259    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X5Y127         FDRE (Setup_fdre_C_CE)      -0.205    15.014    TWICtl/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 1.213ns (29.009%)  route 2.969ns (70.991%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.695     5.297    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y128         FDSE                                         r  TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDSE (Prop_fdse_C_Q)         0.518     5.815 f  TWICtl/sclCnt_reg[0]/Q
                         net (fo=2, routed)           0.986     6.801    TWICtl/sclCnt_reg[0]
    SLICE_X3Y129         LUT5 (Prop_lut5_I0_O)        0.124     6.925 f  TWICtl/subState[1]_i_3/O
                         net (fo=1, routed)           0.151     7.076    TWICtl/subState[1]_i_3_n_0
    SLICE_X3Y129         LUT5 (Prop_lut5_I0_O)        0.124     7.200 f  TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.628     7.829    TWICtl/subState[1]_i_2_n_0
    SLICE_X5Y128         LUT5 (Prop_lut5_I4_O)        0.120     7.949 f  TWICtl/dataByte[6]_i_4/O
                         net (fo=4, routed)           0.664     8.613    TWICtl/dataByte[6]_i_4_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I3_O)        0.327     8.940 r  TWICtl/dataByte[6]_i_1/O
                         net (fo=8, routed)           0.539     9.479    TWICtl/dataByte[6]_i_1_n_0
    SLICE_X5Y127         FDRE                                         r  TWICtl/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.573    14.995    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y127         FDRE                                         r  TWICtl/dataByte_reg[3]/C
                         clock pessimism              0.259    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X5Y127         FDRE (Setup_fdre_C_CE)      -0.205    15.014    TWICtl/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                  5.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 CLK_DIV/div_clk.count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/sclki_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.603     1.522    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  CLK_DIV/div_clk.count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  CLK_DIV/div_clk.count_reg[19]/Q
                         net (fo=3, routed)           0.073     1.759    CLK_DIV/count[19]
    SLICE_X3Y90          LUT6 (Prop_lut6_I3_O)        0.045     1.804 r  CLK_DIV/sclki_i_1/O
                         net (fo=1, routed)           0.000     1.804    CLK_DIV/sclki_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  CLK_DIV/sclki_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.876     2.041    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
                         clock pessimism             -0.505     1.535    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.091     1.626    CLK_DIV/sclki_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 TWICtl/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/ERR_O_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.419%)  route 0.156ns (45.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.588     1.507    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  TWICtl/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  TWICtl/FSM_gray_state_reg[1]/Q
                         net (fo=31, routed)          0.156     1.804    TWICtl/state[1]
    SLICE_X2Y127         LUT4 (Prop_lut4_I2_O)        0.045     1.849 r  TWICtl/ERR_O_i_2/O
                         net (fo=1, routed)           0.000     1.849    TWICtl/ERR_O_i_2_n_0
    SLICE_X2Y127         FDSE                                         r  TWICtl/ERR_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.858     2.023    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y127         FDSE                                         r  TWICtl/ERR_O_reg/C
                         clock pessimism             -0.502     1.520    
    SLICE_X2Y127         FDSE (Hold_fdse_C_D)         0.120     1.640    TWICtl/ERR_O_reg
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 TWICtl/dataByte_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/dataByte_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.585     1.504    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X3Y125         FDSE                                         r  TWICtl/dataByte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  TWICtl/dataByte_reg[1]/Q
                         net (fo=3, routed)           0.168     1.814    TWICtl/D[1]
    SLICE_X3Y125         LUT2 (Prop_lut2_I1_O)        0.042     1.856 r  TWICtl/dataByte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.856    TWICtl/dataByte[2]_i_1_n_0
    SLICE_X3Y125         FDSE                                         r  TWICtl/dataByte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.855     2.020    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X3Y125         FDSE                                         r  TWICtl/dataByte_reg[2]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X3Y125         FDSE (Hold_fdse_C_D)         0.107     1.611    TWICtl/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 TWICtl/dataByte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/dataByte_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.190ns (46.740%)  route 0.217ns (53.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.587     1.506    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  TWICtl/dataByte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  TWICtl/dataByte_reg[6]/Q
                         net (fo=3, routed)           0.217     1.864    TWICtl/D[6]
    SLICE_X3Y125         LUT2 (Prop_lut2_I1_O)        0.049     1.913 r  TWICtl/dataByte[7]_i_2/O
                         net (fo=1, routed)           0.000     1.913    TWICtl/dataByte[7]_i_2_n_0
    SLICE_X3Y125         FDSE                                         r  TWICtl/dataByte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.855     2.020    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X3Y125         FDSE                                         r  TWICtl/dataByte_reg[7]/C
                         clock pessimism             -0.479     1.540    
    SLICE_X3Y125         FDSE (Hold_fdse_C_D)         0.107     1.647    TWICtl/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 CLK_DIV/div_clk.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_clk.count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.601     1.520    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  CLK_DIV/div_clk.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  CLK_DIV/div_clk.count_reg[7]/Q
                         net (fo=2, routed)           0.126     1.810    CLK_DIV/count[7]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  CLK_DIV/count0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.920    CLK_DIV/p_1_in[7]
    SLICE_X2Y87          FDRE                                         r  CLK_DIV/div_clk.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.873     2.038    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  CLK_DIV/div_clk.count_reg[7]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.134     1.654    CLK_DIV/div_clk.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK_DIV/div_clk.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_clk.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.600     1.519    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  CLK_DIV/div_clk.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  CLK_DIV/div_clk.count_reg[3]/Q
                         net (fo=2, routed)           0.127     1.810    CLK_DIV/count[3]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  CLK_DIV/count0_carry/O[2]
                         net (fo=1, routed)           0.000     1.920    CLK_DIV/p_1_in[3]
    SLICE_X2Y86          FDRE                                         r  CLK_DIV/div_clk.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.872     2.037    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  CLK_DIV/div_clk.count_reg[3]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.134     1.653    CLK_DIV/div_clk.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK_DIV/div_clk.count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_clk.count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.603     1.522    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  CLK_DIV/div_clk.count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  CLK_DIV/div_clk.count_reg[23]/Q
                         net (fo=2, routed)           0.127     1.813    CLK_DIV/count[23]
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.923 r  CLK_DIV/count0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.923    CLK_DIV/p_1_in[23]
    SLICE_X2Y91          FDRE                                         r  CLK_DIV/div_clk.count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.876     2.041    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  CLK_DIV/div_clk.count_reg[23]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.134     1.656    CLK_DIV/div_clk.count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 TWICtl/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/subState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.308%)  route 0.216ns (53.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.588     1.507    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  TWICtl/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  TWICtl/FSM_gray_state_reg[1]/Q
                         net (fo=31, routed)          0.216     1.864    TWICtl/state[1]
    SLICE_X2Y126         LUT6 (Prop_lut6_I4_O)        0.045     1.909 r  TWICtl/subState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.909    TWICtl/subState[1]_i_1_n_0
    SLICE_X2Y126         FDRE                                         r  TWICtl/subState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.855     2.021    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y126         FDRE                                         r  TWICtl/subState_reg[1]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X2Y126         FDRE (Hold_fdre_C_D)         0.121     1.639    TWICtl/subState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 TWICtl/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/dataByte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.375%)  route 0.176ns (48.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.587     1.506    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  TWICtl/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  TWICtl/dataByte_reg[5]/Q
                         net (fo=3, routed)           0.176     1.823    TWICtl/D[5]
    SLICE_X4Y127         LUT6 (Prop_lut6_I5_O)        0.045     1.868 r  TWICtl/dataByte[6]_i_2/O
                         net (fo=1, routed)           0.000     1.868    TWICtl/dataByte[6]_i_2_n_0
    SLICE_X4Y127         FDRE                                         r  TWICtl/dataByte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.854     2.020    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  TWICtl/dataByte_reg[6]/C
                         clock pessimism             -0.513     1.506    
    SLICE_X4Y127         FDRE (Hold_fdre_C_D)         0.092     1.598    TWICtl/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 CLK_DIV/div_clk.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_clk.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.601     1.520    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  CLK_DIV/div_clk.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  CLK_DIV/div_clk.count_reg[0]/Q
                         net (fo=3, routed)           0.179     1.841    CLK_DIV/count[0]
    SLICE_X3Y87          LUT1 (Prop_lut1_I0_O)        0.045     1.886 r  CLK_DIV/div_clk.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.886    CLK_DIV/p_1_in[0]
    SLICE_X3Y87          FDRE                                         r  CLK_DIV/div_clk.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.873     2.038    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  CLK_DIV/div_clk.count_reg[0]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.091     1.611    CLK_DIV/div_clk.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SYS_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SYS_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y116    ADT/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y118    ADT/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y118    ADT/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y119    ADT/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y119    ADT/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y119    ADT/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y119    ADT/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y120    ADT/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y120    ADT/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y116    ADT/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y116    ADT/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y118    ADT/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y118    ADT/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y118    ADT/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y118    ADT/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y119    ADT/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y119    ADT/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y119    ADT/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y119    ADT/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y116    ADT/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y116    ADT/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y118    ADT/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y118    ADT/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y118    ADT/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y118    ADT/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y119    ADT/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y119    ADT/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y119    ADT/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y119    ADT/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.868ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.289ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/present_state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.580ns (14.354%)  route 3.461ns (85.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.723     5.326    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.242     7.024    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y118         LUT2 (Prop_lut2_I0_O)        0.124     7.148 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          2.219     9.366    ADT/present_state_reg[0]_0
    SLICE_X9Y127         FDCE                                         f  ADT/present_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.494    14.916    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X9Y127         FDCE                                         r  ADT/present_state_reg[0]/C
                         clock pessimism              0.180    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X9Y127         FDCE (Recov_fdce_C_CLR)     -0.405    14.656    ADT/present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  5.289    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/present_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 0.580ns (14.616%)  route 3.388ns (85.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.723     5.326    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.242     7.024    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y118         LUT2 (Prop_lut2_I0_O)        0.124     7.148 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          2.146     9.294    ADT/present_state_reg[0]_0
    SLICE_X9Y130         FDCE                                         f  ADT/present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.497    14.919    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X9Y130         FDCE                                         r  ADT/present_state_reg[3]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X9Y130         FDCE (Recov_fdce_C_CLR)     -0.405    14.659    ADT/present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/present_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.580ns (15.436%)  route 3.177ns (84.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.723     5.326    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.242     7.024    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y118         LUT2 (Prop_lut2_I0_O)        0.124     7.148 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          1.935     9.083    ADT/present_state_reg[0]_0
    SLICE_X6Y129         FDCE                                         f  ADT/present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.576    14.998    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y129         FDCE                                         r  ADT/present_state_reg[2]/C
                         clock pessimism              0.180    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X6Y129         FDCE (Recov_fdce_C_CLR)     -0.319    14.824    ADT/present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.747ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/present_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.580ns (15.800%)  route 3.091ns (84.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.723     5.326    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.242     7.024    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y118         LUT2 (Prop_lut2_I0_O)        0.124     7.148 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          1.849     8.997    ADT/present_state_reg[0]_0
    SLICE_X8Y128         FDCE                                         f  ADT/present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.496    14.918    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y128         FDCE                                         r  ADT/present_state_reg[1]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X8Y128         FDCE (Recov_fdce_C_CLR)     -0.319    14.744    ADT/present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  5.747    

Slack (MET) :             6.161ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.580ns (17.402%)  route 2.753ns (82.598%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.723     5.326    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.242     7.024    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y118         LUT2 (Prop_lut2_I0_O)        0.124     7.148 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          1.511     8.659    ADT/present_state_reg[0]_0
    SLICE_X6Y123         FDCE                                         f  ADT/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.572    14.994    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y123         FDCE                                         r  ADT/counter_reg[28]/C
                         clock pessimism              0.180    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X6Y123         FDCE (Recov_fdce_C_CLR)     -0.319    14.820    ADT/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  6.161    

Slack (MET) :             6.161ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.580ns (17.402%)  route 2.753ns (82.598%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.723     5.326    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.242     7.024    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y118         LUT2 (Prop_lut2_I0_O)        0.124     7.148 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          1.511     8.659    ADT/present_state_reg[0]_0
    SLICE_X6Y123         FDCE                                         f  ADT/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.572    14.994    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y123         FDCE                                         r  ADT/counter_reg[29]/C
                         clock pessimism              0.180    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X6Y123         FDCE (Recov_fdce_C_CLR)     -0.319    14.820    ADT/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  6.161    

Slack (MET) :             6.161ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.580ns (17.402%)  route 2.753ns (82.598%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.723     5.326    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.242     7.024    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y118         LUT2 (Prop_lut2_I0_O)        0.124     7.148 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          1.511     8.659    ADT/present_state_reg[0]_0
    SLICE_X6Y123         FDCE                                         f  ADT/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.572    14.994    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y123         FDCE                                         r  ADT/counter_reg[30]/C
                         clock pessimism              0.180    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X6Y123         FDCE (Recov_fdce_C_CLR)     -0.319    14.820    ADT/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  6.161    

Slack (MET) :             6.161ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.580ns (17.402%)  route 2.753ns (82.598%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.723     5.326    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.242     7.024    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y118         LUT2 (Prop_lut2_I0_O)        0.124     7.148 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          1.511     8.659    ADT/present_state_reg[0]_0
    SLICE_X6Y123         FDCE                                         f  ADT/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.572    14.994    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y123         FDCE                                         r  ADT/counter_reg[31]/C
                         clock pessimism              0.180    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X6Y123         FDCE (Recov_fdce_C_CLR)     -0.319    14.820    ADT/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  6.161    

Slack (MET) :             6.300ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.580ns (18.155%)  route 2.615ns (81.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.723     5.326    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.242     7.024    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y118         LUT2 (Prop_lut2_I0_O)        0.124     7.148 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          1.373     8.520    ADT/present_state_reg[0]_0
    SLICE_X6Y122         FDCE                                         f  ADT/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.573    14.995    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  ADT/counter_reg[24]/C
                         clock pessimism              0.180    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X6Y122         FDCE (Recov_fdce_C_CLR)     -0.319    14.821    ADT/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                  6.300    

Slack (MET) :             6.300ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.580ns (18.155%)  route 2.615ns (81.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.723     5.326    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.242     7.024    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y118         LUT2 (Prop_lut2_I0_O)        0.124     7.148 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          1.373     8.520    ADT/present_state_reg[0]_0
    SLICE_X6Y122         FDCE                                         f  ADT/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.573    14.995    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  ADT/counter_reg[25]/C
                         clock pessimism              0.180    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X6Y122         FDCE (Recov_fdce_C_CLR)     -0.319    14.821    ADT/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                  6.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.186ns (17.604%)  route 0.871ns (82.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.603     1.522    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.590     2.253    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y118         LUT2 (Prop_lut2_I0_O)        0.045     2.298 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          0.281     2.579    ADT/present_state_reg[0]_0
    SLICE_X6Y118         FDCE                                         f  ADT/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.859     2.024    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y118         FDCE                                         r  ADT/counter_reg[10]/C
                         clock pessimism             -0.245     1.778    
    SLICE_X6Y118         FDCE (Remov_fdce_C_CLR)     -0.067     1.711    ADT/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.186ns (17.604%)  route 0.871ns (82.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.603     1.522    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.590     2.253    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y118         LUT2 (Prop_lut2_I0_O)        0.045     2.298 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          0.281     2.579    ADT/present_state_reg[0]_0
    SLICE_X6Y118         FDCE                                         f  ADT/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.859     2.024    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y118         FDCE                                         r  ADT/counter_reg[11]/C
                         clock pessimism             -0.245     1.778    
    SLICE_X6Y118         FDCE (Remov_fdce_C_CLR)     -0.067     1.711    ADT/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.186ns (17.604%)  route 0.871ns (82.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.603     1.522    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.590     2.253    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y118         LUT2 (Prop_lut2_I0_O)        0.045     2.298 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          0.281     2.579    ADT/present_state_reg[0]_0
    SLICE_X6Y118         FDCE                                         f  ADT/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.859     2.024    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y118         FDCE                                         r  ADT/counter_reg[8]/C
                         clock pessimism             -0.245     1.778    
    SLICE_X6Y118         FDCE (Remov_fdce_C_CLR)     -0.067     1.711    ADT/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.186ns (17.604%)  route 0.871ns (82.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.603     1.522    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.590     2.253    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y118         LUT2 (Prop_lut2_I0_O)        0.045     2.298 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          0.281     2.579    ADT/present_state_reg[0]_0
    SLICE_X6Y118         FDCE                                         f  ADT/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.859     2.024    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y118         FDCE                                         r  ADT/counter_reg[9]/C
                         clock pessimism             -0.245     1.778    
    SLICE_X6Y118         FDCE (Remov_fdce_C_CLR)     -0.067     1.711    ADT/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.186ns (16.750%)  route 0.924ns (83.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.603     1.522    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.590     2.253    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y118         LUT2 (Prop_lut2_I0_O)        0.045     2.298 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          0.334     2.633    ADT/present_state_reg[0]_0
    SLICE_X6Y117         FDCE                                         f  ADT/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.859     2.025    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y117         FDCE                                         r  ADT/counter_reg[4]/C
                         clock pessimism             -0.245     1.779    
    SLICE_X6Y117         FDCE (Remov_fdce_C_CLR)     -0.067     1.712    ADT/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.186ns (16.750%)  route 0.924ns (83.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.603     1.522    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.590     2.253    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y118         LUT2 (Prop_lut2_I0_O)        0.045     2.298 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          0.334     2.633    ADT/present_state_reg[0]_0
    SLICE_X6Y117         FDCE                                         f  ADT/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.859     2.025    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y117         FDCE                                         r  ADT/counter_reg[5]/C
                         clock pessimism             -0.245     1.779    
    SLICE_X6Y117         FDCE (Remov_fdce_C_CLR)     -0.067     1.712    ADT/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.186ns (16.750%)  route 0.924ns (83.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.603     1.522    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.590     2.253    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y118         LUT2 (Prop_lut2_I0_O)        0.045     2.298 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          0.334     2.633    ADT/present_state_reg[0]_0
    SLICE_X6Y117         FDCE                                         f  ADT/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.859     2.025    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y117         FDCE                                         r  ADT/counter_reg[6]/C
                         clock pessimism             -0.245     1.779    
    SLICE_X6Y117         FDCE (Remov_fdce_C_CLR)     -0.067     1.712    ADT/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.186ns (16.750%)  route 0.924ns (83.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.603     1.522    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.590     2.253    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y118         LUT2 (Prop_lut2_I0_O)        0.045     2.298 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          0.334     2.633    ADT/present_state_reg[0]_0
    SLICE_X6Y117         FDCE                                         f  ADT/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.859     2.025    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y117         FDCE                                         r  ADT/counter_reg[7]/C
                         clock pessimism             -0.245     1.779    
    SLICE_X6Y117         FDCE (Remov_fdce_C_CLR)     -0.067     1.712    ADT/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.932ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.186ns (16.609%)  route 0.934ns (83.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.603     1.522    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.590     2.253    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y118         LUT2 (Prop_lut2_I0_O)        0.045     2.298 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          0.344     2.642    ADT/present_state_reg[0]_0
    SLICE_X6Y119         FDCE                                         f  ADT/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.857     2.023    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y119         FDCE                                         r  ADT/counter_reg[12]/C
                         clock pessimism             -0.245     1.777    
    SLICE_X6Y119         FDCE (Remov_fdce_C_CLR)     -0.067     1.710    ADT/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.186ns (16.609%)  route 0.934ns (83.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.603     1.522    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.590     2.253    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y118         LUT2 (Prop_lut2_I0_O)        0.045     2.298 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          0.344     2.642    ADT/present_state_reg[0]_0
    SLICE_X6Y119         FDCE                                         f  ADT/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.857     2.023    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y119         FDCE                                         r  ADT/counter_reg[13]/C
                         clock pessimism             -0.245     1.777    
    SLICE_X6Y119         FDCE (Remov_fdce_C_CLR)     -0.067     1.710    ADT/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.932    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.272ns  (logic 4.330ns (52.343%)  route 3.942ns (47.657%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[15]/G
    SLICE_X1Y121         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  ADT/DATA_OUT_reg[15]/Q
                         net (fo=1, routed)           3.942     4.703    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569     8.272 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.272    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.116ns  (logic 4.315ns (53.168%)  route 3.801ns (46.832%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[13]/G
    SLICE_X0Y119         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  ADT/DATA_OUT_reg[13]/Q
                         net (fo=1, routed)           3.801     4.562    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554     8.116 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.116    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.084ns  (logic 4.331ns (53.579%)  route 3.753ns (46.421%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[14]/G
    SLICE_X1Y121         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  ADT/DATA_OUT_reg[14]/Q
                         net (fo=1, routed)           3.753     4.514    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570     8.084 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.084    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.982ns  (logic 4.313ns (54.038%)  route 3.669ns (45.962%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[10]/G
    SLICE_X0Y119         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  ADT/DATA_OUT_reg[10]/Q
                         net (fo=1, routed)           3.669     4.430    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552     7.982 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.982    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.851ns  (logic 4.309ns (54.883%)  route 3.542ns (45.117%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[8]/G
    SLICE_X1Y121         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  ADT/DATA_OUT_reg[8]/Q
                         net (fo=1, routed)           3.542     4.303    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548     7.851 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.851    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.846ns  (logic 4.313ns (54.968%)  route 3.533ns (45.032%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[12]/G
    SLICE_X0Y119         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  ADT/DATA_OUT_reg[12]/Q
                         net (fo=1, routed)           3.533     4.294    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552     7.846 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.846    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.797ns  (logic 4.111ns (52.725%)  route 3.686ns (47.275%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[5]/G
    SLICE_X1Y119         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ADT/DATA_OUT_reg[5]/Q
                         net (fo=1, routed)           3.686     4.245    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552     7.797 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.797    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.699ns  (logic 4.114ns (53.440%)  route 3.585ns (46.560%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[7]/G
    SLICE_X3Y121         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ADT/DATA_OUT_reg[7]/Q
                         net (fo=1, routed)           3.585     4.144    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555     7.699 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.699    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.672ns  (logic 4.292ns (55.945%)  route 3.380ns (44.055%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[11]/G
    SLICE_X0Y119         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  ADT/DATA_OUT_reg[11]/Q
                         net (fo=1, routed)           3.380     4.141    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.531     7.672 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.672    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.501ns  (logic 4.114ns (54.847%)  route 3.387ns (45.153%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[6]/G
    SLICE_X1Y120         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ADT/DATA_OUT_reg[6]/Q
                         net (fo=1, routed)           3.387     3.946    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555     7.501 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.501    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.379ns (78.929%)  route 0.368ns (21.071%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[0]/G
    SLICE_X1Y120         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/DATA_OUT_reg[0]/Q
                         net (fo=1, routed)           0.368     0.526    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.748 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.748    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.411ns (77.639%)  route 0.406ns (22.361%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[2]/G
    SLICE_X1Y119         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/DATA_OUT_reg[2]/Q
                         net (fo=1, routed)           0.406     0.564    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     1.818 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.818    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.394ns (68.519%)  route 0.641ns (31.481%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[1]/G
    SLICE_X3Y121         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/DATA_OUT_reg[1]/Q
                         net (fo=1, routed)           0.641     0.799    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.035 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.035    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.198ns  (logic 1.409ns (64.108%)  route 0.789ns (35.892%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[3]/G
    SLICE_X1Y119         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/DATA_OUT_reg[3]/Q
                         net (fo=1, routed)           0.789     0.947    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.198 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.198    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.410ns (62.792%)  route 0.836ns (37.208%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[4]/G
    SLICE_X1Y119         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/DATA_OUT_reg[4]/Q
                         net (fo=1, routed)           0.836     0.994    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     2.246 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.246    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.379ns  (logic 1.495ns (62.833%)  route 0.884ns (37.167%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[9]/G
    SLICE_X2Y121         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  ADT/DATA_OUT_reg[9]/Q
                         net (fo=1, routed)           0.884     1.124    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     2.379 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.379    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.495ns  (logic 1.414ns (56.648%)  route 1.082ns (43.352%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[6]/G
    SLICE_X1Y120         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/DATA_OUT_reg[6]/Q
                         net (fo=1, routed)           1.082     1.240    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     2.495 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.495    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.539ns  (logic 1.452ns (57.189%)  route 1.087ns (42.811%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[11]/G
    SLICE_X0Y119         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  ADT/DATA_OUT_reg[11]/Q
                         net (fo=1, routed)           1.087     1.307    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     2.539 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.539    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.577ns  (logic 1.414ns (54.856%)  route 1.164ns (45.144%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[7]/G
    SLICE_X3Y121         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/DATA_OUT_reg[7]/Q
                         net (fo=1, routed)           1.164     1.322    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     2.577 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.577    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.601ns  (logic 1.472ns (56.618%)  route 1.128ns (43.382%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[12]/G
    SLICE_X0Y119         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  ADT/DATA_OUT_reg[12]/Q
                         net (fo=1, routed)           1.128     1.348    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     2.601 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.601    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TWICtl/ERR_O_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.353ns  (logic 4.039ns (54.928%)  route 3.314ns (45.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.692     5.294    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y127         FDSE                                         r  TWICtl/ERR_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDSE (Prop_fdse_C_Q)         0.518     5.812 r  TWICtl/ERR_O_reg/Q
                         net (fo=1, routed)           3.314     9.126    LED16_G_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.521    12.647 r  LED16_G_OBUF_inst/O
                         net (fo=0)                   0.000    12.647    LED16_G
    M16                                                               r  LED16_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/rSda_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD2_SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.149ns  (logic 3.998ns (65.020%)  route 2.151ns (34.980%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.695     5.297    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  TWICtl/rSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.456     5.753 f  TWICtl/rSda_reg/Q
                         net (fo=4, routed)           2.151     7.904    AD2_SDA_IOBUF_inst/T
    H14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.542    11.447 r  AD2_SDA_IOBUF_inst/OBUFT/O
                         net (fo=2, unset)            0.000    11.447    AD2_SDA
    H14                                                               r  AD2_SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED17_R
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.092ns  (logic 3.980ns (65.333%)  route 2.112ns (34.667%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.723     5.326    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           2.112     7.893    LED17_R_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.524    11.417 r  LED17_R_OBUF_inst/O
                         net (fo=0)                   0.000    11.417    LED17_R
    N16                                                               r  LED17_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/next_state[1]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.094ns  (logic 1.810ns (29.701%)  route 4.284ns (70.299%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.700     5.302    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y116         FDCE                                         r  ADT/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDCE (Prop_fdce_C_Q)         0.518     5.820 f  ADT/counter_reg[2]/Q
                         net (fo=10, routed)          1.126     6.946    ADT/counter_reg[2]
    SLICE_X4Y119         LUT2 (Prop_lut2_I1_O)        0.124     7.070 r  ADT/next_state[2]_LDC_i_36/O
                         net (fo=1, routed)           0.000     7.070    ADT/next_state[2]_LDC_i_36_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.620 r  ADT/next_state[2]_LDC_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.620    ADT/next_state[2]_LDC_i_22_n_0
    SLICE_X4Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.734 r  ADT/next_state[2]_LDC_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.734    ADT/next_state[2]_LDC_i_13_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.848 r  ADT/next_state[2]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.848    ADT/next_state[2]_LDC_i_4_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.962 r  ADT/next_state[2]_LDC_i_3/CO[3]
                         net (fo=6, routed)           1.718     9.680    ADT/next_state[2]_LDC_i_3_n_0
    SLICE_X7Y127         LUT6 (Prop_lut6_I3_O)        0.124     9.804 r  ADT/next_state[1]_LDC_i_3/O
                         net (fo=1, routed)           0.667    10.471    ADT/next_state[1]_LDC_i_3_n_0
    SLICE_X7Y127         LUT5 (Prop_lut5_I4_O)        0.152    10.623 f  ADT/next_state[1]_LDC_i_1/O
                         net (fo=2, routed)           0.773    11.396    ADT/next_state[1]_LDC_i_1_n_0
    SLICE_X8Y129         FDPE                                         f  ADT/next_state[1]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/rScl_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD2_SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.849ns  (logic 3.986ns (68.147%)  route 1.863ns (31.853%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.691     5.293    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  TWICtl/rScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.456     5.749 f  TWICtl/rScl_reg/Q
                         net (fo=3, routed)           1.863     7.612    AD2_SCL_IOBUF_inst/T
    G16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.530    11.143 r  AD2_SCL_IOBUF_inst/OBUFT/O
                         net (fo=2, unset)            0.000    11.143    AD2_SCL
    G16                                                               r  AD2_SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/next_state[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.735ns  (logic 1.774ns (30.934%)  route 3.961ns (69.066%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.700     5.302    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y116         FDCE                                         r  ADT/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDCE (Prop_fdce_C_Q)         0.518     5.820 f  ADT/counter_reg[3]/Q
                         net (fo=10, routed)          1.499     7.319    ADT/counter_reg[3]
    SLICE_X8Y120         LUT2 (Prop_lut2_I0_O)        0.124     7.443 r  ADT/next_state[0]_LDC_i_39/O
                         net (fo=1, routed)           0.000     7.443    ADT/next_state[0]_LDC_i_39_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.976 r  ADT/next_state[0]_LDC_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.976    ADT/next_state[0]_LDC_i_24_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.093 r  ADT/next_state[0]_LDC_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.093    ADT/next_state[0]_LDC_i_15_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.210 r  ADT/next_state[0]_LDC_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.210    ADT/next_state[0]_LDC_i_6_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.327 r  ADT/next_state[0]_LDC_i_3/CO[3]
                         net (fo=4, routed)           1.457     9.784    ADT/next_state[0]_LDC_i_3_n_0
    SLICE_X7Y127         LUT5 (Prop_lut5_I2_O)        0.124     9.908 r  ADT/next_state[1]_LDC_i_5/O
                         net (fo=1, routed)           0.665    10.573    ADT/next_state[1]_LDC_i_5_n_0
    SLICE_X7Y127         LUT6 (Prop_lut6_I4_O)        0.124    10.697 f  ADT/next_state[1]_LDC_i_2/O
                         net (fo=1, routed)           0.340    11.037    ADT/next_state[1]_LDC_i_2_n_0
    SLICE_X7Y128         LDCE                                         f  ADT/next_state[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/next_state[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.541ns  (logic 1.782ns (32.162%)  route 3.759ns (67.838%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.700     5.302    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y116         FDCE                                         r  ADT/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDCE (Prop_fdce_C_Q)         0.518     5.820 f  ADT/counter_reg[2]/Q
                         net (fo=10, routed)          0.988     6.808    ADT/counter_reg[2]
    SLICE_X5Y118         LUT2 (Prop_lut2_I1_O)        0.124     6.932 r  ADT/reset_counter8_carry_i_7/O
                         net (fo=1, routed)           0.000     6.932    ADT/reset_counter8_carry_i_7_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.482 r  ADT/reset_counter8_carry/CO[3]
                         net (fo=1, routed)           0.000     7.482    ADT/reset_counter8_carry_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.596 r  ADT/reset_counter8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.596    ADT/reset_counter8_carry__0_n_0
    SLICE_X5Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.710 r  ADT/reset_counter8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.710    ADT/reset_counter8_carry__1_n_0
    SLICE_X5Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.824 r  ADT/reset_counter8_carry__2/CO[3]
                         net (fo=2, routed)           1.338     9.163    ADT/reset_counter8_carry__2_n_0
    SLICE_X6Y126         LUT6 (Prop_lut6_I0_O)        0.124     9.287 r  ADT/next_state[0]_LDC_i_5/O
                         net (fo=1, routed)           0.754    10.040    ADT/next_state[0]_LDC_i_5_n_0
    SLICE_X8Y126         LUT5 (Prop_lut5_I0_O)        0.124    10.164 f  ADT/next_state[0]_LDC_i_2/O
                         net (fo=2, routed)           0.678    10.843    ADT/next_state[0]_LDC_i_2_n_0
    SLICE_X8Y127         LDCE                                         f  ADT/next_state[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/next_state[0]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.401ns  (logic 1.782ns (32.995%)  route 3.619ns (67.005%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.700     5.302    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y116         FDCE                                         r  ADT/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDCE (Prop_fdce_C_Q)         0.518     5.820 f  ADT/counter_reg[2]/Q
                         net (fo=10, routed)          0.988     6.808    ADT/counter_reg[2]
    SLICE_X5Y118         LUT2 (Prop_lut2_I1_O)        0.124     6.932 r  ADT/reset_counter8_carry_i_7/O
                         net (fo=1, routed)           0.000     6.932    ADT/reset_counter8_carry_i_7_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.482 r  ADT/reset_counter8_carry/CO[3]
                         net (fo=1, routed)           0.000     7.482    ADT/reset_counter8_carry_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.596 r  ADT/reset_counter8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.596    ADT/reset_counter8_carry__0_n_0
    SLICE_X5Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.710 r  ADT/reset_counter8_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.710    ADT/reset_counter8_carry__1_n_0
    SLICE_X5Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.824 r  ADT/reset_counter8_carry__2/CO[3]
                         net (fo=2, routed)           1.338     9.163    ADT/reset_counter8_carry__2_n_0
    SLICE_X6Y126         LUT6 (Prop_lut6_I0_O)        0.124     9.287 r  ADT/next_state[0]_LDC_i_5/O
                         net (fo=1, routed)           0.754    10.040    ADT/next_state[0]_LDC_i_5_n_0
    SLICE_X8Y126         LUT5 (Prop_lut5_I0_O)        0.124    10.164 f  ADT/next_state[0]_LDC_i_2/O
                         net (fo=2, routed)           0.539    10.703    ADT/next_state[0]_LDC_i_2_n_0
    SLICE_X8Y126         FDCE                                         f  ADT/next_state[0]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/next_state[2]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.309ns  (logic 1.658ns (31.233%)  route 3.651ns (68.767%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.700     5.302    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y116         FDCE                                         r  ADT/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDCE (Prop_fdce_C_Q)         0.518     5.820 f  ADT/counter_reg[2]/Q
                         net (fo=10, routed)          1.126     6.946    ADT/counter_reg[2]
    SLICE_X4Y119         LUT2 (Prop_lut2_I1_O)        0.124     7.070 r  ADT/next_state[2]_LDC_i_36/O
                         net (fo=1, routed)           0.000     7.070    ADT/next_state[2]_LDC_i_36_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.620 r  ADT/next_state[2]_LDC_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.620    ADT/next_state[2]_LDC_i_22_n_0
    SLICE_X4Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.734 r  ADT/next_state[2]_LDC_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.734    ADT/next_state[2]_LDC_i_13_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.848 r  ADT/next_state[2]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.848    ADT/next_state[2]_LDC_i_4_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.962 r  ADT/next_state[2]_LDC_i_3/CO[3]
                         net (fo=6, routed)           1.852     9.814    ADT/next_state[2]_LDC_i_3_n_0
    SLICE_X7Y128         LUT5 (Prop_lut5_I1_O)        0.124     9.938 f  ADT/next_state[2]_LDC_i_2/O
                         net (fo=2, routed)           0.673    10.611    ADT/next_state[2]_LDC_i_2_n_0
    SLICE_X7Y130         FDCE                                         f  ADT/next_state[2]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/next_state[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.168ns  (logic 1.658ns (32.084%)  route 3.510ns (67.916%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.700     5.302    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y116         FDCE                                         r  ADT/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDCE (Prop_fdce_C_Q)         0.518     5.820 f  ADT/counter_reg[2]/Q
                         net (fo=10, routed)          1.126     6.946    ADT/counter_reg[2]
    SLICE_X4Y119         LUT2 (Prop_lut2_I1_O)        0.124     7.070 r  ADT/next_state[2]_LDC_i_36/O
                         net (fo=1, routed)           0.000     7.070    ADT/next_state[2]_LDC_i_36_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.620 r  ADT/next_state[2]_LDC_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.620    ADT/next_state[2]_LDC_i_22_n_0
    SLICE_X4Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.734 r  ADT/next_state[2]_LDC_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.734    ADT/next_state[2]_LDC_i_13_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.848 r  ADT/next_state[2]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.848    ADT/next_state[2]_LDC_i_4_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.962 r  ADT/next_state[2]_LDC_i_3/CO[3]
                         net (fo=6, routed)           1.852     9.814    ADT/next_state[2]_LDC_i_3_n_0
    SLICE_X7Y128         LUT5 (Prop_lut5_I1_O)        0.124     9.938 f  ADT/next_state[2]_LDC_i_2/O
                         net (fo=2, routed)           0.532    10.470    ADT/next_state[2]_LDC_i_2_n_0
    SLICE_X7Y129         LDCE                                         f  ADT/next_state[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TWICtl/dataByte_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.141ns (38.385%)  route 0.226ns (61.615%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.585     1.504    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X3Y125         FDSE                                         r  TWICtl/dataByte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  TWICtl/dataByte_reg[1]/Q
                         net (fo=3, routed)           0.226     1.872    ADT/D[1]
    SLICE_X3Y121         LDCE                                         r  ADT/DATA_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.141ns (38.385%)  route 0.226ns (61.615%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.585     1.504    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X3Y125         FDSE                                         r  TWICtl/dataByte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  TWICtl/dataByte_reg[1]/Q
                         net (fo=3, routed)           0.226     1.872    ADT/D[1]
    SLICE_X2Y121         LDCE                                         r  ADT/DATA_OUT_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/A_I_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.462ns  (logic 0.164ns (35.516%)  route 0.298ns (64.484%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.559     1.478    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y128         FDCE                                         r  ADT/present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y128         FDCE (Prop_fdce_C_Q)         0.164     1.642 r  ADT/present_state_reg[1]/Q
                         net (fo=21, routed)          0.298     1.940    ADT/p_1_out[1]
    SLICE_X4Y128         LDCE                                         r  ADT/A_I_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.128ns (29.131%)  route 0.311ns (70.869%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.585     1.504    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X3Y125         FDSE                                         r  TWICtl/dataByte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDSE (Prop_fdse_C_Q)         0.128     1.632 r  TWICtl/dataByte_reg[7]/Q
                         net (fo=3, routed)           0.311     1.944    ADT/D[7]
    SLICE_X3Y121         LDCE                                         r  ADT/DATA_OUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.141ns (32.218%)  route 0.297ns (67.782%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.587     1.506    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  TWICtl/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  TWICtl/dataByte_reg[5]/Q
                         net (fo=3, routed)           0.297     1.944    ADT/D[5]
    SLICE_X1Y119         LDCE                                         r  ADT/DATA_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.141ns (32.003%)  route 0.300ns (67.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.587     1.506    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  TWICtl/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  TWICtl/dataByte_reg[5]/Q
                         net (fo=3, routed)           0.300     1.947    ADT/D[5]
    SLICE_X0Y119         LDCE                                         r  ADT/DATA_OUT_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.141ns (31.657%)  route 0.304ns (68.343%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.587     1.506    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  TWICtl/dataByte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  TWICtl/dataByte_reg[6]/Q
                         net (fo=3, routed)           0.304     1.952    ADT/D[6]
    SLICE_X1Y120         LDCE                                         r  ADT/DATA_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/MSG_I_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.164ns (32.155%)  route 0.346ns (67.845%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.559     1.478    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y128         FDCE                                         r  ADT/present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y128         FDCE (Prop_fdce_C_Q)         0.164     1.642 r  ADT/present_state_reg[1]/Q
                         net (fo=21, routed)          0.346     1.988    ADT/p_1_out[1]
    SLICE_X5Y128         LDCE                                         r  ADT/MSG_I_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.141ns (28.717%)  route 0.350ns (71.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.587     1.506    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y127         FDRE                                         r  TWICtl/dataByte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  TWICtl/dataByte_reg[3]/Q
                         net (fo=3, routed)           0.350     1.997    ADT/D[3]
    SLICE_X0Y119         LDCE                                         r  ADT/DATA_OUT_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.141ns (28.717%)  route 0.350ns (71.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.587     1.506    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y127         FDRE                                         r  TWICtl/dataByte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  TWICtl/dataByte_reg[3]/Q
                         net (fo=3, routed)           0.350     1.997    ADT/D[3]
    SLICE_X1Y119         LDCE                                         r  ADT/DATA_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            85 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/present_state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.913ns  (logic 1.631ns (27.585%)  route 4.282ns (72.415%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.063     3.570    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X0Y118         LUT2 (Prop_lut2_I1_O)        0.124     3.694 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          2.219     5.913    ADT/present_state_reg[0]_0
    SLICE_X9Y127         FDCE                                         f  ADT/present_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.494     4.916    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X9Y127         FDCE                                         r  ADT/present_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/present_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.840ns  (logic 1.631ns (27.927%)  route 4.209ns (72.073%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.063     3.570    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X0Y118         LUT2 (Prop_lut2_I1_O)        0.124     3.694 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          2.146     5.840    ADT/present_state_reg[0]_0
    SLICE_X9Y130         FDCE                                         f  ADT/present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.497     4.919    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X9Y130         FDCE                                         r  ADT/present_state_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/present_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.629ns  (logic 1.631ns (28.974%)  route 3.998ns (71.026%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.063     3.570    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X0Y118         LUT2 (Prop_lut2_I1_O)        0.124     3.694 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          1.935     5.629    ADT/present_state_reg[0]_0
    SLICE_X6Y129         FDCE                                         f  ADT/present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.576     4.998    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y129         FDCE                                         r  ADT/present_state_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/present_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.543ns  (logic 1.631ns (29.426%)  route 3.912ns (70.574%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.063     3.570    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X0Y118         LUT2 (Prop_lut2_I1_O)        0.124     3.694 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          1.849     5.543    ADT/present_state_reg[0]_0
    SLICE_X8Y128         FDCE                                         f  ADT/present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.496     4.918    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y128         FDCE                                         r  ADT/present_state_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.205ns  (logic 1.631ns (31.336%)  route 3.574ns (68.664%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.063     3.570    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X0Y118         LUT2 (Prop_lut2_I1_O)        0.124     3.694 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          1.511     5.205    ADT/present_state_reg[0]_0
    SLICE_X6Y123         FDCE                                         f  ADT/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.572     4.994    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y123         FDCE                                         r  ADT/counter_reg[28]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.205ns  (logic 1.631ns (31.336%)  route 3.574ns (68.664%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.063     3.570    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X0Y118         LUT2 (Prop_lut2_I1_O)        0.124     3.694 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          1.511     5.205    ADT/present_state_reg[0]_0
    SLICE_X6Y123         FDCE                                         f  ADT/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.572     4.994    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y123         FDCE                                         r  ADT/counter_reg[29]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.205ns  (logic 1.631ns (31.336%)  route 3.574ns (68.664%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.063     3.570    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X0Y118         LUT2 (Prop_lut2_I1_O)        0.124     3.694 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          1.511     5.205    ADT/present_state_reg[0]_0
    SLICE_X6Y123         FDCE                                         f  ADT/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.572     4.994    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y123         FDCE                                         r  ADT/counter_reg[30]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.205ns  (logic 1.631ns (31.336%)  route 3.574ns (68.664%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.063     3.570    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X0Y118         LUT2 (Prop_lut2_I1_O)        0.124     3.694 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          1.511     5.205    ADT/present_state_reg[0]_0
    SLICE_X6Y123         FDCE                                         f  ADT/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.572     4.994    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y123         FDCE                                         r  ADT/counter_reg[31]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.066ns  (logic 1.631ns (32.192%)  route 3.435ns (67.808%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.063     3.570    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X0Y118         LUT2 (Prop_lut2_I1_O)        0.124     3.694 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          1.373     5.066    ADT/present_state_reg[0]_0
    SLICE_X6Y122         FDCE                                         f  ADT/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.573     4.995    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  ADT/counter_reg[24]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.066ns  (logic 1.631ns (32.192%)  route 3.435ns (67.808%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.063     3.570    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X0Y118         LUT2 (Prop_lut2_I1_O)        0.124     3.694 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          1.373     5.066    ADT/present_state_reg[0]_0
    SLICE_X6Y122         FDCE                                         f  ADT/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.573     4.995    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  ADT/counter_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADT/next_state[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            ADT/present_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.223ns (73.090%)  route 0.082ns (26.910%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         LDCE                         0.000     0.000 r  ADT/next_state[0]_LDC/G
    SLICE_X8Y127         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ADT/next_state[0]_LDC/Q
                         net (fo=1, routed)           0.082     0.260    ADT/next_state[0]_LDC_n_0
    SLICE_X9Y127         LUT2 (Prop_lut2_I0_O)        0.045     0.305 r  ADT/present_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.305    ADT/present_state[0]_i_1_n_0
    SLICE_X9Y127         FDCE                                         r  ADT/present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.827     1.992    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X9Y127         FDCE                                         r  ADT/present_state_reg[0]/C

Slack:                    inf
  Source:                 ADT/next_state[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            ADT/present_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.265ns (75.262%)  route 0.087ns (24.738%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         LDCE                         0.000     0.000 r  ADT/next_state[2]_LDC/G
    SLICE_X7Y129         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  ADT/next_state[2]_LDC/Q
                         net (fo=1, routed)           0.087     0.307    ADT/next_state[2]_LDC_n_0
    SLICE_X6Y129         LUT2 (Prop_lut2_I0_O)        0.045     0.352 r  ADT/present_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.352    ADT/present_state[2]_i_1_n_0
    SLICE_X6Y129         FDCE                                         r  ADT/present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.856     2.022    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y129         FDCE                                         r  ADT/present_state_reg[2]/C

Slack:                    inf
  Source:                 ADT/next_state[1]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            ADT/present_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.212ns (60.027%)  route 0.141ns (39.973%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDPE                         0.000     0.000 r  ADT/next_state[1]_P/C
    SLICE_X8Y129         FDPE (Prop_fdpe_C_Q)         0.167     0.167 r  ADT/next_state[1]_P/Q
                         net (fo=1, routed)           0.141     0.308    ADT/next_state[1]_P_n_0
    SLICE_X8Y128         LUT2 (Prop_lut2_I1_O)        0.045     0.353 r  ADT/present_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.353    ADT/present_state[1]_i_1_n_0
    SLICE_X8Y128         FDCE                                         r  ADT/present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.828     1.993    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y128         FDCE                                         r  ADT/present_state_reg[1]/C

Slack:                    inf
  Source:                 ADT/next_state[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            ADT/present_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.291ns (77.994%)  route 0.082ns (22.006%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         LDCE                         0.000     0.000 r  ADT/next_state[3]_LDC/G
    SLICE_X8Y130         LDCE (EnToQ_ldce_G_Q)        0.246     0.246 r  ADT/next_state[3]_LDC/Q
                         net (fo=1, routed)           0.082     0.328    ADT/next_state[3]_LDC_n_0
    SLICE_X9Y130         LUT2 (Prop_lut2_I0_O)        0.045     0.373 r  ADT/present_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.373    ADT/present_state[3]_i_1_n_0
    SLICE_X9Y130         FDCE                                         r  ADT/present_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.830     1.995    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X9Y130         FDCE                                         r  ADT/present_state_reg[3]/C

Slack:                    inf
  Source:                 ADT/A_I_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            TWICtl/currAddr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.270ns (56.046%)  route 0.212ns (43.954%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         LDCE                         0.000     0.000 r  ADT/A_I_reg[0]/G
    SLICE_X4Y128         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  ADT/A_I_reg[0]/Q
                         net (fo=4, routed)           0.212     0.437    TWICtl/A_I_sig[0]
    SLICE_X6Y128         LUT6 (Prop_lut6_I0_O)        0.045     0.482 r  TWICtl/currAddr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.482    TWICtl/currAddr[0]_i_1_n_0
    SLICE_X6Y128         FDRE                                         r  TWICtl/currAddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.855     2.021    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X6Y128         FDRE                                         r  TWICtl/currAddr_reg[0]/C

Slack:                    inf
  Source:                 ADT/SRST_reg/G
                            (positive level-sensitive latch)
  Destination:            TWICtl/int_Rst_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.484ns  (logic 0.203ns (41.916%)  route 0.281ns (58.084%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         LDCE                         0.000     0.000 r  ADT/SRST_reg/G
    SLICE_X5Y129         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/SRST_reg/Q
                         net (fo=2, routed)           0.281     0.439    TWICtl/SRST_sig
    SLICE_X6Y128         LUT6 (Prop_lut6_I4_O)        0.045     0.484 r  TWICtl/int_Rst_i_1/O
                         net (fo=1, routed)           0.000     0.484    TWICtl/int_Rst_i_1_n_0
    SLICE_X6Y128         FDRE                                         r  TWICtl/int_Rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.855     2.021    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X6Y128         FDRE                                         r  TWICtl/int_Rst_reg/C

Slack:                    inf
  Source:                 ADT/A_I_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            TWICtl/dataByte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.270ns (54.745%)  route 0.223ns (45.255%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         LDCE                         0.000     0.000 r  ADT/A_I_reg[0]/G
    SLICE_X4Y128         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  ADT/A_I_reg[0]/Q
                         net (fo=4, routed)           0.223     0.448    TWICtl/A_I_sig[0]
    SLICE_X5Y127         LUT6 (Prop_lut6_I2_O)        0.045     0.493 r  TWICtl/dataByte[0]_i_1/O
                         net (fo=1, routed)           0.000     0.493    TWICtl/dataByte[0]_i_1_n_0
    SLICE_X5Y127         FDRE                                         r  TWICtl/dataByte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.854     2.020    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y127         FDRE                                         r  TWICtl/dataByte_reg[0]/C

Slack:                    inf
  Source:                 PULLUP_SDA/O
                            (internal pin)
  Destination:            TWICtl/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.228ns (43.702%)  route 0.294ns (56.298%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                  PULLUP                       0.000     0.000 r  PULLUP_SDA/O
                         net (fo=2, unset)            0.000     0.000    AD2_SCL_IOBUF_inst/IO
    G16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  AD2_SCL_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.294     0.522    TWICtl/AD2_SCL_IBUF
    SLICE_X1Y123         FDRE                                         r  TWICtl/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.855     2.021    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  TWICtl/dScl_reg/C

Slack:                    inf
  Source:                 ADT/STB_I_reg/G
                            (positive level-sensitive latch)
  Destination:            TWICtl/FSM_gray_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.248ns (43.458%)  route 0.323ns (56.542%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y127         LDCE                         0.000     0.000 r  ADT/STB_I_reg/G
    SLICE_X7Y127         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  ADT/STB_I_reg/Q
                         net (fo=5, routed)           0.272     0.430    TWICtl/STB_I_sig
    SLICE_X3Y127         LUT4 (Prop_lut4_I1_O)        0.045     0.475 r  TWICtl/FSM_gray_state[3]_i_9/O
                         net (fo=1, routed)           0.050     0.526    TWICtl/FSM_gray_state[3]_i_9_n_0
    SLICE_X3Y127         LUT6 (Prop_lut6_I1_O)        0.045     0.571 r  TWICtl/FSM_gray_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.571    TWICtl/FSM_gray_state[3]_i_2_n_0
    SLICE_X3Y127         FDRE                                         r  TWICtl/FSM_gray_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.858     2.023    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  TWICtl/FSM_gray_state_reg[3]/C

Slack:                    inf
  Source:                 ADT/reset_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ADT/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.276ns (44.341%)  route 0.346ns (55.659%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDCE                         0.000     0.000 r  ADT/reset_counter_reg/C
    SLICE_X6Y127         FDCE (Prop_fdce_C_Q)         0.167     0.167 f  ADT/reset_counter_reg/Q
                         net (fo=33, routed)          0.346     0.513    ADT/reset_counter
    SLICE_X6Y122         LUT2 (Prop_lut2_I1_O)        0.045     0.558 r  ADT/counter[24]_i_2/O
                         net (fo=1, routed)           0.000     0.558    ADT/counter[24]_i_2_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.622 r  ADT/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.622    ADT/counter_reg[24]_i_1_n_4
    SLICE_X6Y122         FDCE                                         r  ADT/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.854     2.020    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  ADT/counter_reg[27]/C





