# do {anchor_top_tb_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.anchor_top_tb xil_defaultlib.glbl 
# Start time: 15:05:00 on Dec 11,2018
# Loading xil_defaultlib.anchor_top_tb
# Loading xil_defaultlib.anchor_top
# Loading xil_defaultlib.anchor_clk_gen
# Loading unisims_ver.PLLE2_BASE
# Loading unisims_ver.PLLE2_ADV
# Loading unisims_ver.BUFGCE
# Loading xil_defaultlib.anchor_ext_sync
# Loading sv_std.std
# Loading xpm.xpm_cdc_single
# Loading xil_defaultlib.ad9361_dual
# Loading xil_defaultlib.ad9361_cmos_if
# Loading xil_defaultlib.ad9361_dual_spi
# Loading xil_defaultlib.ad9361_dual_axis
# Loading xil_defaultlib.axis_clk_conv_fifo
# Loading xpm.xpm_fifo_async
# Loading xil_defaultlib.axis_distrib
# Loading xil_defaultlib.axis_fan_in
# Loading xil_defaultlib.oh_to_bin
# Loading xil_defaultlib.tag_data_buff
# Loading xpm.xpm_fifo_sync
# Loading xpm.xpm_fifo_base
# Loading xpm.xpm_fifo_rst
# Loading xpm.xpm_fifo_reg_bit
# Loading xpm.xpm_counter_updn
# Loading xil_defaultlib.glbl
# Loading unisims_ver.IDDR
# Loading xil_defaultlib.ad9361_samp_filt
# Loading xpm.xpm_memory_base
# Loading xil_defaultlib.axis_bit_corr
# Loading xil_defaultlib.counter
# Loading xil_defaultlib.axis_cabs_serial
# Loading xil_defaultlib.math_cabs_32
# Loading xil_defaultlib.math_mult_35
# Loading xil_defaultlib.shift_reg
# Loading unisims_ver.DSP48E1
# Loading xil_defaultlib.math_add_96
# Loading xil_defaultlib.math_log2_64
# Loading xil_defaultlib.math_pow2_12
# Loading xil_defaultlib.axis_peak_detn
# Loading xil_defaultlib.axis_to_mem
# Loading xpm.xpm_memory_sdpram
# Loading xil_defaultlib.filt_boxcar
# Loading xpm.xpm_reg_pipe_bit
# Loading xpm.xpm_cdc_sync_rst
# Loading xpm.xpm_cdc_gray
# Loading xpm.xpm_fifo_reg_vec
# Loading xpm.xpm_memory_dpdistram
# Loading unisims_ver.SRL16E
# Loading unisims_ver.SRLC32E
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# ** Warning: Design size of 12670 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# DRC warning : CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders. DSP48E1 instance anchor_top_tb.anchor_top.ad9361_dual.genblk1.ad9361_samp_filt.filt_gen[0].math_cabs.math_add_96.DSP48E1_u at 0.000 ns.
# DRC warning : CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders. DSP48E1 instance anchor_top_tb.anchor_top.ad9361_dual.genblk1.ad9361_samp_filt.filt_gen[1].math_cabs.math_add_96.DSP48E1_u at 0.000 ns.
# DRC warning : CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders. DSP48E1 instance anchor_top_tb.anchor_top.ad9361_dual.genblk1.ad9361_samp_filt.filt_gen[2].math_cabs.math_add_96.DSP48E1_u at 0.000 ns.
# DRC warning : CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders. DSP48E1 instance anchor_top_tb.anchor_top.ad9361_dual.genblk1.ad9361_samp_filt.filt_gen[3].math_cabs.math_add_96.DSP48E1_u at 0.000 ns.
# DRC warning : CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders. DSP48E1 instance anchor_top_tb.anchor_top.genblk1[0].axis_cabs_serial.math_cabs.math_add_96.DSP48E1_u at 0.000 ns.
# DRC warning : CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders. DSP48E1 instance anchor_top_tb.anchor_top.genblk1[1].axis_cabs_serial.math_cabs.math_add_96.DSP48E1_u at 0.000 ns.
# DRC warning : CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders. DSP48E1 instance anchor_top_tb.anchor_top.genblk1[2].axis_cabs_serial.math_cabs.math_add_96.DSP48E1_u at 0.000 ns.
# DRC warning : CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders. DSP48E1 instance anchor_top_tb.anchor_top.genblk1[3].axis_cabs_serial.math_cabs.math_add_96.DSP48E1_u at 0.000 ns.
# DRC warning : CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders. DSP48E1 instance anchor_top_tb.anchor_top.genblk1[4].axis_cabs_serial.math_cabs.math_add_96.DSP48E1_u at 0.000 ns.
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.axis_clk_conv_fifo.axis_sample_fifo.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.axis_clk_conv_fifo.axis_sample_fifo.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_peak_detn.axis_to_mem.xpm_memory_sdpram.xpm_memory_base_inst.config_drc  0
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_peak_detn.axis_to_mem.xpm_memory_sdpram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[1].axis_peak_detn.axis_to_mem.xpm_memory_sdpram.xpm_memory_base_inst.config_drc  0
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[1].axis_peak_detn.axis_to_mem.xpm_memory_sdpram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[2].axis_peak_detn.axis_to_mem.xpm_memory_sdpram.xpm_memory_base_inst.config_drc  0
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[2].axis_peak_detn.axis_to_mem.xpm_memory_sdpram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[3].axis_peak_detn.axis_to_mem.xpm_memory_sdpram.xpm_memory_base_inst.config_drc  0
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[3].axis_peak_detn.axis_to_mem.xpm_memory_sdpram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[4].axis_peak_detn.axis_to_mem.xpm_memory_sdpram.xpm_memory_base_inst.config_drc  0
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[4].axis_peak_detn.axis_to_mem.xpm_memory_sdpram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.tag_data_buff.xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.tag_data_buff.xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
run
add wave -position end  sim:/anchor_top_tb/anchor_top/ad9361_dual/genblk1/ad9361_samp_filt/filt_gen[0]/math_cabs/math_add_96/clk
add wave -position end  sim:/anchor_top_tb/anchor_top/ad9361_dual/genblk1/ad9361_samp_filt/filt_gen[0]/math_cabs/math_add_96/dina
add wave -position end  sim:/anchor_top_tb/anchor_top/ad9361_dual/genblk1/ad9361_samp_filt/filt_gen[0]/math_cabs/math_add_96/dinb
add wave -position end  sim:/anchor_top_tb/anchor_top/ad9361_dual/genblk1/ad9361_samp_filt/filt_gen[0]/math_cabs/math_add_96/dout
add wave -position end  sim:/anchor_top_tb/anchor_top/ad9361_dual/genblk1/ad9361_samp_filt/filt_gen[0]/math_cabs/math_add_96/dina_d
add wave -position end  sim:/anchor_top_tb/anchor_top/ad9361_dual/genblk1/ad9361_samp_filt/filt_gen[0]/math_cabs/math_add_96/dinb_d
add wave -position end  sim:/anchor_top_tb/anchor_top/ad9361_dual/genblk1/ad9361_samp_filt/filt_gen[0]/math_cabs/math_add_96/dout_reg
add wave -position end  sim:/anchor_top_tb/anchor_top/ad9361_dual/genblk1/ad9361_samp_filt/filt_gen[0]/math_cabs/math_add_96/dsp_out
add wave -position end  sim:/anchor_top_tb/anchor_top/ad9361_dual/genblk1/ad9361_samp_filt/filt_gen[0]/math_cabs/math_add_96/carry_out_0
add wave -position end  sim:/anchor_top_tb/anchor_top/ad9361_dual/genblk1/ad9361_samp_filt/filt_gen[0]/math_cabs/math_add_96/carry_out_1
restart
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# DRC warning : CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders. DSP48E1 instance anchor_top_tb.anchor_top.ad9361_dual.genblk1.ad9361_samp_filt.filt_gen[0].math_cabs.math_add_96.DSP48E1_u at 0.000 ns.
# DRC warning : CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders. DSP48E1 instance anchor_top_tb.anchor_top.ad9361_dual.genblk1.ad9361_samp_filt.filt_gen[1].math_cabs.math_add_96.DSP48E1_u at 0.000 ns.
# DRC warning : CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders. DSP48E1 instance anchor_top_tb.anchor_top.ad9361_dual.genblk1.ad9361_samp_filt.filt_gen[2].math_cabs.math_add_96.DSP48E1_u at 0.000 ns.
# DRC warning : CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders. DSP48E1 instance anchor_top_tb.anchor_top.ad9361_dual.genblk1.ad9361_samp_filt.filt_gen[3].math_cabs.math_add_96.DSP48E1_u at 0.000 ns.
# DRC warning : CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders. DSP48E1 instance anchor_top_tb.anchor_top.genblk1[0].axis_cabs_serial.math_cabs.math_add_96.DSP48E1_u at 0.000 ns.
# DRC warning : CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders. DSP48E1 instance anchor_top_tb.anchor_top.genblk1[1].axis_cabs_serial.math_cabs.math_add_96.DSP48E1_u at 0.000 ns.
# DRC warning : CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders. DSP48E1 instance anchor_top_tb.anchor_top.genblk1[2].axis_cabs_serial.math_cabs.math_add_96.DSP48E1_u at 0.000 ns.
# DRC warning : CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders. DSP48E1 instance anchor_top_tb.anchor_top.genblk1[3].axis_cabs_serial.math_cabs.math_add_96.DSP48E1_u at 0.000 ns.
# DRC warning : CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders. DSP48E1 instance anchor_top_tb.anchor_top.genblk1[4].axis_cabs_serial.math_cabs.math_add_96.DSP48E1_u at 0.000 ns.
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.axis_clk_conv_fifo.axis_sample_fifo.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.axis_clk_conv_fifo.axis_sample_fifo.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_peak_detn.axis_to_mem.xpm_memory_sdpram.xpm_memory_base_inst.config_drc  0
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_peak_detn.axis_to_mem.xpm_memory_sdpram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[1].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[1].axis_peak_detn.axis_to_mem.xpm_memory_sdpram.xpm_memory_base_inst.config_drc  0
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[1].axis_peak_detn.axis_to_mem.xpm_memory_sdpram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[2].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[2].axis_peak_detn.axis_to_mem.xpm_memory_sdpram.xpm_memory_base_inst.config_drc  0
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[2].axis_peak_detn.axis_to_mem.xpm_memory_sdpram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[3].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[3].axis_peak_detn.axis_to_mem.xpm_memory_sdpram.xpm_memory_base_inst.config_drc  0
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[3].axis_peak_detn.axis_to_mem.xpm_memory_sdpram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[4].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[4].axis_peak_detn.axis_to_mem.xpm_memory_sdpram.xpm_memory_base_inst.config_drc  0
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[4].axis_peak_detn.axis_to_mem.xpm_memory_sdpram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.tag_data_buff.xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.tag_data_buff.xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
