$date
	Sun Jan 21 12:27:34 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module xor_logic_tb $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module it_is_instance_of_first_module $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ w3 $end
$var wire 1 % w2 $end
$var wire 1 & w1 $end
$var wire 1 ! c $end
$scope module n1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 & c $end
$upscope $end
$scope module n2 $end
$var wire 1 " a $end
$var wire 1 & b $end
$var wire 1 % c $end
$upscope $end
$scope module n3 $end
$var wire 1 # a $end
$var wire 1 & b $end
$var wire 1 $ c $end
$upscope $end
$scope module n4 $end
$var wire 1 % a $end
$var wire 1 $ b $end
$var wire 1 ! c $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
x%
x$
x#
x"
x!
$end
#2
0!
1$
1&
1%
0#
0"
#4
1!
0%
1"
#6
0$
1%
1#
0"
#8
0!
1$
0&
1%
1"
#20
