**************************************************
Report         : passing_points

Reference      : r:/WORK/adder_ref
Implementation : i:/WORK/adder
Version        : V-2023.12
Date           : Mon May 12 01:43:40 2025
**************************************************

64 Passing compare points:

  Ref  DFF        r:/WORK/adder_ref/reg_0_reg[0]
  Impl DFF        i:/WORK/adder/reg_0_reg[0]

  Ref  DFF        r:/WORK/adder_ref/reg_0_reg[10]
  Impl DFF        i:/WORK/adder/reg_0_reg[10]

  Ref  DFF        r:/WORK/adder_ref/reg_0_reg[11]
  Impl DFF        i:/WORK/adder/reg_0_reg[11]

  Ref  DFF        r:/WORK/adder_ref/reg_0_reg[12]
  Impl DFF        i:/WORK/adder/reg_0_reg[12]

  Ref  DFF        r:/WORK/adder_ref/reg_0_reg[13]
  Impl DFF        i:/WORK/adder/reg_0_reg[13]

  Ref  DFF        r:/WORK/adder_ref/reg_0_reg[14]
  Impl DFF        i:/WORK/adder/reg_0_reg[14]

  Ref  DFF        r:/WORK/adder_ref/reg_0_reg[15]
  Impl DFF        i:/WORK/adder/reg_0_reg[15]

  Ref  DFF        r:/WORK/adder_ref/reg_0_reg[16]
  Impl DFF        i:/WORK/adder/reg_0_reg[16]

  Ref  DFF        r:/WORK/adder_ref/reg_0_reg[17]
  Impl DFF        i:/WORK/adder/reg_0_reg[17]

  Ref  DFF        r:/WORK/adder_ref/reg_0_reg[18]
  Impl DFF        i:/WORK/adder/reg_0_reg[18]

  Ref  DFF        r:/WORK/adder_ref/reg_0_reg[19]
  Impl DFF        i:/WORK/adder/reg_0_reg[19]

  Ref  DFF        r:/WORK/adder_ref/reg_0_reg[1]
  Impl DFF        i:/WORK/adder/reg_0_reg[1]

  Ref  DFF        r:/WORK/adder_ref/reg_0_reg[20]
  Impl DFF        i:/WORK/adder/reg_0_reg[20]

  Ref  DFF        r:/WORK/adder_ref/reg_0_reg[21]
  Impl DFF        i:/WORK/adder/reg_0_reg[21]

  Ref  DFF        r:/WORK/adder_ref/reg_0_reg[22]
  Impl DFF        i:/WORK/adder/reg_0_reg[22]

  Ref  DFF        r:/WORK/adder_ref/reg_0_reg[23]
  Impl DFF        i:/WORK/adder/reg_0_reg[23]

  Ref  DFF        r:/WORK/adder_ref/reg_0_reg[24]
  Impl DFF        i:/WORK/adder/reg_0_reg[24]

  Ref  DFF        r:/WORK/adder_ref/reg_0_reg[25]
  Impl DFF        i:/WORK/adder/reg_0_reg[25]

  Ref  DFF        r:/WORK/adder_ref/reg_0_reg[26]
  Impl DFF        i:/WORK/adder/reg_0_reg[26]

  Ref  DFF        r:/WORK/adder_ref/reg_0_reg[27]
  Impl DFF        i:/WORK/adder/reg_0_reg[27]

  Ref  DFF        r:/WORK/adder_ref/reg_0_reg[28]
  Impl DFF        i:/WORK/adder/reg_0_reg[28]

  Ref  DFF        r:/WORK/adder_ref/reg_0_reg[29]
  Impl DFF        i:/WORK/adder/reg_0_reg[29]

  Ref  DFF        r:/WORK/adder_ref/reg_0_reg[2]
  Impl DFF        i:/WORK/adder/reg_0_reg[2]

  Ref  DFF        r:/WORK/adder_ref/reg_0_reg[30]
  Impl DFF        i:/WORK/adder/reg_0_reg[30]

  Ref  DFF        r:/WORK/adder_ref/reg_0_reg[31]
  Impl DFF        i:/WORK/adder/reg_0_reg[31]

  Ref  DFF        r:/WORK/adder_ref/reg_0_reg[3]
  Impl DFF        i:/WORK/adder/reg_0_reg[3]

  Ref  DFF        r:/WORK/adder_ref/reg_0_reg[4]
  Impl DFF        i:/WORK/adder/reg_0_reg[4]

  Ref  DFF        r:/WORK/adder_ref/reg_0_reg[5]
  Impl DFF        i:/WORK/adder/reg_0_reg[5]

  Ref  DFF        r:/WORK/adder_ref/reg_0_reg[6]
  Impl DFF        i:/WORK/adder/reg_0_reg[6]

  Ref  DFF        r:/WORK/adder_ref/reg_0_reg[7]
  Impl DFF        i:/WORK/adder/reg_0_reg[7]

  Ref  DFF        r:/WORK/adder_ref/reg_0_reg[8]
  Impl DFF        i:/WORK/adder/reg_0_reg[8]

  Ref  DFF        r:/WORK/adder_ref/reg_0_reg[9]
  Impl DFF        i:/WORK/adder/reg_0_reg[9]

  Ref  Port       r:/WORK/adder_ref/reg_0[0]
  Impl Port       i:/WORK/adder/reg_0[0]

  Ref  Port       r:/WORK/adder_ref/reg_0[10]
  Impl Port       i:/WORK/adder/reg_0[10]

  Ref  Port       r:/WORK/adder_ref/reg_0[11]
  Impl Port       i:/WORK/adder/reg_0[11]

  Ref  Port       r:/WORK/adder_ref/reg_0[12]
  Impl Port       i:/WORK/adder/reg_0[12]

  Ref  Port       r:/WORK/adder_ref/reg_0[13]
  Impl Port       i:/WORK/adder/reg_0[13]

  Ref  Port       r:/WORK/adder_ref/reg_0[14]
  Impl Port       i:/WORK/adder/reg_0[14]

  Ref  Port       r:/WORK/adder_ref/reg_0[15]
  Impl Port       i:/WORK/adder/reg_0[15]

  Ref  Port       r:/WORK/adder_ref/reg_0[16]
  Impl Port       i:/WORK/adder/reg_0[16]

  Ref  Port       r:/WORK/adder_ref/reg_0[17]
  Impl Port       i:/WORK/adder/reg_0[17]

  Ref  Port       r:/WORK/adder_ref/reg_0[18]
  Impl Port       i:/WORK/adder/reg_0[18]

  Ref  Port       r:/WORK/adder_ref/reg_0[19]
  Impl Port       i:/WORK/adder/reg_0[19]

  Ref  Port       r:/WORK/adder_ref/reg_0[1]
  Impl Port       i:/WORK/adder/reg_0[1]

  Ref  Port       r:/WORK/adder_ref/reg_0[20]
  Impl Port       i:/WORK/adder/reg_0[20]

  Ref  Port       r:/WORK/adder_ref/reg_0[21]
  Impl Port       i:/WORK/adder/reg_0[21]

  Ref  Port       r:/WORK/adder_ref/reg_0[22]
  Impl Port       i:/WORK/adder/reg_0[22]

  Ref  Port       r:/WORK/adder_ref/reg_0[23]
  Impl Port       i:/WORK/adder/reg_0[23]

  Ref  Port       r:/WORK/adder_ref/reg_0[24]
  Impl Port       i:/WORK/adder/reg_0[24]

  Ref  Port       r:/WORK/adder_ref/reg_0[25]
  Impl Port       i:/WORK/adder/reg_0[25]

  Ref  Port       r:/WORK/adder_ref/reg_0[26]
  Impl Port       i:/WORK/adder/reg_0[26]

  Ref  Port       r:/WORK/adder_ref/reg_0[27]
  Impl Port       i:/WORK/adder/reg_0[27]

  Ref  Port       r:/WORK/adder_ref/reg_0[28]
  Impl Port       i:/WORK/adder/reg_0[28]

  Ref  Port       r:/WORK/adder_ref/reg_0[29]
  Impl Port       i:/WORK/adder/reg_0[29]

  Ref  Port       r:/WORK/adder_ref/reg_0[2]
  Impl Port       i:/WORK/adder/reg_0[2]

  Ref  Port       r:/WORK/adder_ref/reg_0[30]
  Impl Port       i:/WORK/adder/reg_0[30]

  Ref  Port       r:/WORK/adder_ref/reg_0[31]
  Impl Port       i:/WORK/adder/reg_0[31]

  Ref  Port       r:/WORK/adder_ref/reg_0[3]
  Impl Port       i:/WORK/adder/reg_0[3]

  Ref  Port       r:/WORK/adder_ref/reg_0[4]
  Impl Port       i:/WORK/adder/reg_0[4]

  Ref  Port       r:/WORK/adder_ref/reg_0[5]
  Impl Port       i:/WORK/adder/reg_0[5]

  Ref  Port       r:/WORK/adder_ref/reg_0[6]
  Impl Port       i:/WORK/adder/reg_0[6]

  Ref  Port       r:/WORK/adder_ref/reg_0[7]
  Impl Port       i:/WORK/adder/reg_0[7]

  Ref  Port       r:/WORK/adder_ref/reg_0[8]
  Impl Port       i:/WORK/adder/reg_0[8]

  Ref  Port       r:/WORK/adder_ref/reg_0[9]
  Impl Port       i:/WORK/adder/reg_0[9]

 [BBNet: multiply-driven net
  BBPin: black-box pin
  Cut:   cut-point
  DFF:   non-constant DFF register
  DFF0:  constant 0 DFF register
  DFF1:  constant 1 DFF register
  DFFX:  constant X DFF register
  DFF0X: constrained 0X DFF register
  DFF1X: constrained 1X DFF register
  LAT:   non-constant latch register
  LAT0:  constant 0 latch register
  LAT1:  constant 1 latch register
  LATX:  constant X latch register
  LAT0X: constrained 0X latch register
  LAT1X: constrained 1X latch register
  LATCG: clock-gating latch register
  TLA:   transparent latch register
  TLA0X: transparent constrained 0X latch register
  TLA1X: transparent constrained 1X latch register
  Loop:  cycle break point
  Port:  primary (top-level) port
  Und:   undriven signal cut-point
  Unk:   unknown signal cut-point]

1
