`timescale 1ns / 1ps

module my_DRAM(
    input wire [31:0]  adr_i, //åœ°å€è¾“å…¥
    input wire [31:0]  wdin_i, //å†™æ•°æ®è¾“å…?
    input wire         ram_op_i, //å†™ä½¿èƒ½ä¿¡å?
    input wire         clk_i, //æ—¶é’Ÿä¿¡å·
    output reg [31:0]  rdo_o //è¯»æ•°æ®è¾“å‡?
);

// 64KB DRAM
DRAM Mem_DRAM (
    .clk    (clk_i),
    .a      (adr_i[15:2]),
    .spo    (rdo_o),
    .we     (ram_op_i),
    .d      (wdin_i)
);

endmodule