--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Nov 25 00:30:07 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     adc
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets clk_c]
            26 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.101ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             cnt_400k_996__i1  (from clk_c +)
   Destination:    FD1S3IX    CD             cnt_400k_996__i3  (to clk_c +)

   Delay:                   3.739ns  (25.1% logic, 74.9% route), 2 logic levels.

 Constraint Details:

      3.739ns data_path cnt_400k_996__i1 to cnt_400k_996__i3 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.101ns

 Path Details: cnt_400k_996__i1 to cnt_400k_996__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_400k_996__i1 (from clk_c)
Route         5   e 1.462                                  cnt_400k[1]
LUT4        ---     0.493              C to Z              i544_2_lut_2_lut_4_lut
Route         4   e 1.340                                  n1137
                  --------
                    3.739  (25.1% logic, 74.9% route), 2 logic levels.


Passed:  The following path meets requirements by 1.101ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             cnt_400k_996__i1  (from clk_c +)
   Destination:    FD1S3IX    CD             cnt_400k_996__i2  (to clk_c +)

   Delay:                   3.739ns  (25.1% logic, 74.9% route), 2 logic levels.

 Constraint Details:

      3.739ns data_path cnt_400k_996__i1 to cnt_400k_996__i2 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.101ns

 Path Details: cnt_400k_996__i1 to cnt_400k_996__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_400k_996__i1 (from clk_c)
Route         5   e 1.462                                  cnt_400k[1]
LUT4        ---     0.493              C to Z              i544_2_lut_2_lut_4_lut
Route         4   e 1.340                                  n1137
                  --------
                    3.739  (25.1% logic, 74.9% route), 2 logic levels.


Passed:  The following path meets requirements by 1.101ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             cnt_400k_996__i1  (from clk_c +)
   Destination:    FD1S3IX    CD             cnt_400k_996__i1  (to clk_c +)

   Delay:                   3.739ns  (25.1% logic, 74.9% route), 2 logic levels.

 Constraint Details:

      3.739ns data_path cnt_400k_996__i1 to cnt_400k_996__i1 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.101ns

 Path Details: cnt_400k_996__i1 to cnt_400k_996__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_400k_996__i1 (from clk_c)
Route         5   e 1.462                                  cnt_400k[1]
LUT4        ---     0.493              C to Z              i544_2_lut_2_lut_4_lut
Route         4   e 1.340                                  n1137
                  --------
                    3.739  (25.1% logic, 74.9% route), 2 logic levels.

Report: 3.899 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_400k]
            2114 items scored, 1984 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 12.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             cnt_read__i0  (from clk_400k +)
   Destination:    FD1P3AX    D              scl_out_r_156  (to clk_400k +)

   Delay:                  17.038ns  (28.5% logic, 71.5% route), 11 logic levels.

 Constraint Details:

     17.038ns data_path cnt_read__i0 to scl_out_r_156 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 12.198ns

 Path Details: cnt_read__i0 to scl_out_r_156

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_read__i0 (from clk_400k)
Route        18   e 1.879                                  cnt_read[0]
LUT4        ---     0.493              A to Z              i2946_2_lut_rep_67
Route         5   e 1.405                                  n5675
LUT4        ---     0.493              D to Z              n5389_bdd_4_lut
Route        29   e 2.034                                  n3473
LUT4        ---     0.493              D to Z              i2852_2_lut_rep_46_3_lut_4_lut_4_lut
Route         6   e 1.457                                  n5654
LUT4        ---     0.493              A to Z              i1_4_lut_adj_10
Route         5   e 1.405                                  n1511
LUT4        ---     0.493              B to Z              n2461_bdd_4_lut
Route         1   e 0.020                                  n5612
MUXL5       ---     0.233           BLUT to Z              i4788
Route         2   e 1.141                                  n37
LUT4        ---     0.493              A to Z              n37_bdd_3_lut_4790
Route         1   e 0.020                                  n5614
MUXL5       ---     0.233           ALUT to Z              i4791
Route         1   e 0.941                                  n5616
LUT4        ---     0.493              A to Z              n5616_bdd_3_lut
Route         1   e 0.941                                  n5617
LUT4        ---     0.493              C to Z              n5524_bdd_2_lut_3_lut
Route         1   e 0.941                                  scl_out_N_115
                  --------
                   17.038  (28.5% logic, 71.5% route), 11 logic levels.


Error:  The following path violates requirements by 12.192ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             cnt_read__i1  (from clk_400k +)
   Destination:    FD1P3AX    D              scl_out_r_156  (to clk_400k +)

   Delay:                  17.032ns  (28.5% logic, 71.5% route), 11 logic levels.

 Constraint Details:

     17.032ns data_path cnt_read__i1 to scl_out_r_156 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 12.192ns

 Path Details: cnt_read__i1 to scl_out_r_156

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_read__i1 (from clk_400k)
Route        16   e 1.873                                  cnt_read[1]
LUT4        ---     0.493              B to Z              i2946_2_lut_rep_67
Route         5   e 1.405                                  n5675
LUT4        ---     0.493              D to Z              n5389_bdd_4_lut
Route        29   e 2.034                                  n3473
LUT4        ---     0.493              D to Z              i2852_2_lut_rep_46_3_lut_4_lut_4_lut
Route         6   e 1.457                                  n5654
LUT4        ---     0.493              A to Z              i1_4_lut_adj_10
Route         5   e 1.405                                  n1511
LUT4        ---     0.493              B to Z              n2461_bdd_4_lut
Route         1   e 0.020                                  n5612
MUXL5       ---     0.233           BLUT to Z              i4788
Route         2   e 1.141                                  n37
LUT4        ---     0.493              A to Z              n37_bdd_3_lut_4790
Route         1   e 0.020                                  n5614
MUXL5       ---     0.233           ALUT to Z              i4791
Route         1   e 0.941                                  n5616
LUT4        ---     0.493              A to Z              n5616_bdd_3_lut
Route         1   e 0.941                                  n5617
LUT4        ---     0.493              C to Z              n5524_bdd_2_lut_3_lut
Route         1   e 0.941                                  scl_out_N_115
                  --------
                   17.032  (28.5% logic, 71.5% route), 11 logic levels.


Error:  The following path violates requirements by 12.146ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             cnt_read__i0  (from clk_400k +)
   Destination:    FD1P3AX    D              scl_out_r_156  (to clk_400k +)

   Delay:                  16.986ns  (28.6% logic, 71.4% route), 11 logic levels.

 Constraint Details:

     16.986ns data_path cnt_read__i0 to scl_out_r_156 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 12.146ns

 Path Details: cnt_read__i0 to scl_out_r_156

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_read__i0 (from clk_400k)
Route        18   e 1.879                                  cnt_read[0]
LUT4        ---     0.493              A to Z              i2946_2_lut_rep_67
Route         5   e 1.405                                  n5675
LUT4        ---     0.493              D to Z              n5389_bdd_4_lut
Route        29   e 2.034                                  n3473
LUT4        ---     0.493              A to Z              i2948_2_lut_rep_44
Route         5   e 1.405                                  n5652
LUT4        ---     0.493              D to Z              i1_4_lut_adj_10
Route         5   e 1.405                                  n1511
LUT4        ---     0.493              B to Z              n2461_bdd_4_lut
Route         1   e 0.020                                  n5612
MUXL5       ---     0.233           BLUT to Z              i4788
Route         2   e 1.141                                  n37
LUT4        ---     0.493              A to Z              n37_bdd_3_lut_4790
Route         1   e 0.020                                  n5614
MUXL5       ---     0.233           ALUT to Z              i4791
Route         1   e 0.941                                  n5616
LUT4        ---     0.493              A to Z              n5616_bdd_3_lut
Route         1   e 0.941                                  n5617
LUT4        ---     0.493              C to Z              n5524_bdd_2_lut_3_lut
Route         1   e 0.941                                  scl_out_N_115
                  --------
                   16.986  (28.6% logic, 71.4% route), 11 logic levels.

Warning: 17.198 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_c]                   |     5.000 ns|     3.899 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_400k]                |     5.000 ns|    17.198 ns|    11 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n3473                                   |      29|    1089|     54.89%
                                        |        |        |
n5657                                   |       1|     484|     24.40%
                                        |        |        |
n1511                                   |       5|     376|     18.95%
                                        |        |        |
n5389                                   |       2|     298|     15.02%
                                        |        |        |
n5675                                   |       5|     286|     14.42%
                                        |        |        |
cnt_read[0]                             |      18|     274|     13.81%
                                        |        |        |
n37                                     |       2|     262|     13.21%
                                        |        |        |
cnt_read[1]                             |      16|     258|     13.00%
                                        |        |        |
n1178                                   |       5|     252|     12.70%
                                        |        |        |
sda_out_N_152                           |       2|     242|     12.20%
                                        |        |        |
n2085                                   |       1|     240|     12.10%
                                        |        |        |
n5654                                   |       6|     238|     12.00%
                                        |        |        |
cnt_read[2]                             |      15|     231|     11.64%
                                        |        |        |
n1567                                   |       1|     230|     11.59%
                                        |        |        |
n5617                                   |       1|     218|     10.99%
                                        |        |        |
scl_out_N_115                           |       1|     218|     10.99%
                                        |        |        |
n5616                                   |       1|     213|     10.74%
                                        |        |        |
n5614                                   |       1|     208|     10.48%
                                        |        |        |
sda_out_N_155                           |       1|     206|     10.38%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 1984  Score: 10507681

Constraints cover  2140 paths, 198 nets, and 638 connections (91.4% coverage)


Peak memory: 83570688 bytes, TRCE: 2301952 bytes, DLYMAN: 4096 bytes
CPU_TIME_REPORT: 0 secs 
