{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605960251672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605960251677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 21 07:04:11 2020 " "Processing started: Sat Nov 21 07:04:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605960251677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605960251677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VanilaCore -c VanilaCore " "Command: quartus_map --read_settings_files=on --write_settings_files=off VanilaCore -c VanilaCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605960251677 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605960251993 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605960251993 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory_access.sv(186) " "Verilog HDL information at memory_access.sv(186): always construct contains both blocking and non-blocking assignments" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 186 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1605960258129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA_BUS_STATE data_bus_state memory_access.sv(180) " "Verilog HDL Declaration information at memory_access.sv(180): object \"DATA_BUS_STATE\" differs only in case from object \"data_bus_state\" in the same scope" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 180 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605960258129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/memory_access.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/memory_access.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_access " "Found entity 1: memory_access" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605960258130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605960258130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "../core/decode.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/decode.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605960258131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605960258131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../core/control_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/control_unit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605960258133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605960258133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/global_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/camin/documents/vanilacore/core/global_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 global_pkg (SystemVerilog) " "Found design unit 1: global_pkg (SystemVerilog)" {  } { { "../core/global_pkg.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/global_pkg.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605960258134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605960258134 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fetch_stm.sv(54) " "Verilog HDL information at fetch_stm.sv(54): always construct contains both blocking and non-blocking assignments" {  } { { "../core/fetch_stm.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/fetch_stm.sv" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1605960258136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/fetch_stm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/fetch_stm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_stm " "Found entity 1: fetch_stm" {  } { { "../core/fetch_stm.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/fetch_stm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605960258136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605960258136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../core/decoder.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605960258138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605960258138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "../core/vga.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605960258139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605960258139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../core/vga_controller.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/vga_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605960258141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605960258141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/debounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../core/debounce.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/debounce.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605960258142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605960258142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "../core/seven_segment.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/seven_segment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605960258144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605960258144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/console.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/console.sv" { { "Info" "ISGN_ENTITY_NAME" "1 console " "Found entity 1: console" {  } { { "../core/console.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/console.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605960258146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605960258146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc " "Found entity 1: soc" {  } { { "../core/soc.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/soc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605960258147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605960258147 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cross_bar.sv(43) " "Verilog HDL information at cross_bar.sv(43): always construct contains both blocking and non-blocking assignments" {  } { { "../core/cross_bar.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/cross_bar.sv" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1605960258149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/cross_bar.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/cross_bar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cross_bar " "Found entity 1: cross_bar" {  } { { "../core/cross_bar.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/cross_bar.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605960258149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605960258149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/branch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/branch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_unit " "Found entity 1: branch_unit" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605960258150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605960258150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/wishbone.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/wishbone.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WB4 " "Found entity 1: WB4" {  } { { "../core/wishbone.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/wishbone.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605960258152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605960258152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/ram_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/ram_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_wb " "Found entity 1: ram_wb" {  } { { "../core/ram_wb.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/ram_wb.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605960258153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605960258153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../core/ram.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/ram.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605960258154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605960258154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/core.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "../core/core.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605960258156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605960258156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../core/alu.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605960258157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605960258157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../core/regfile.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/regfile.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605960258158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605960258158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jmp_target_src core.sv(64) " "Verilog HDL Implicit Net warning at core.sv(64): created implicit net for \"jmp_target_src\"" {  } { { "../core/core.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605960258159 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "soc " "Elaborating entity \"soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605960258235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_rst " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_rst\"" {  } { { "../core/soc.sv" "debounce_rst" { Text "C:/Users/camin/Documents/VanilaCore/core/soc.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605960258240 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 debounce.sv(20) " "Verilog HDL assignment warning at debounce.sv(20): truncated value with size 32 to match size of target (22)" {  } { { "../core/debounce.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/debounce.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605960258240 "|soc|debounce:debounce_rst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB4 WB4:inst_bus " "Elaborating entity \"WB4\" for hierarchy \"WB4:inst_bus\"" {  } { { "../core/soc.sv" "inst_bus" { Text "C:/Users/camin/Documents/VanilaCore/core/soc.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605960258241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cross_bar cross_bar:cross_bar_0 " "Elaborating entity \"cross_bar\" for hierarchy \"cross_bar:cross_bar_0\"" {  } { { "../core/soc.sv" "cross_bar_0" { Text "C:/Users/camin/Documents/VanilaCore/core/soc.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605960258243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_wb ram_wb:MEMORY_INST " "Elaborating entity \"ram_wb\" for hierarchy \"ram_wb:MEMORY_INST\"" {  } { { "../core/soc.sv" "MEMORY_INST" { Text "C:/Users/camin/Documents/VanilaCore/core/soc.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605960258246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram_wb:MEMORY_INST\|ram:RAM_0 " "Elaborating entity \"ram\" for hierarchy \"ram_wb:MEMORY_INST\|ram:RAM_0\"" {  } { { "../core/ram_wb.sv" "RAM_0" { Text "C:/Users/camin/Documents/VanilaCore/core/ram_wb.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605960258247 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Init memory ram.sv(34) " "Verilog HDL Display System Task info at ram.sv(34): Init memory" {  } { { "../core/ram.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/ram.sv" 34 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605960258248 "|soc|ram_wb:MEMORY_INST|ram:RAM_0"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "76 0 8191 ram.sv(38) " "Verilog HDL warning at ram.sv(38): number of words (76) in memory file does not match the number of elements in the address range \[0:8191\]" {  } { { "../core/ram.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/ram.sv" 38 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1605960258248 "|soc|ram_wb:MEMORY_INST|ram:RAM_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "console console:console_0 " "Elaborating entity \"console\" for hierarchy \"console:console_0\"" {  } { { "../core/soc.sv" "console_0" { Text "C:/Users/camin/Documents/VanilaCore/core/soc.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605960258251 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 console.sv(77) " "Verilog HDL assignment warning at console.sv(77): truncated value with size 8 to match size of target (1)" {  } { { "../core/console.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/console.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605960258252 "|soc|console:console_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 console.sv(88) " "Verilog HDL assignment warning at console.sv(88): truncated value with size 32 to match size of target (3)" {  } { { "../core/console.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/console.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605960258252 "|soc|console:console_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment seven_segment:seven_segment_0 " "Elaborating entity \"seven_segment\" for hierarchy \"seven_segment:seven_segment_0\"" {  } { { "../core/soc.sv" "seven_segment_0" { Text "C:/Users/camin/Documents/VanilaCore/core/soc.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605960258253 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 seven_segment.sv(56) " "Verilog HDL assignment warning at seven_segment.sv(56): truncated value with size 32 to match size of target (2)" {  } { { "../core/seven_segment.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/seven_segment.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605960258254 "|soc|seven_segment:seven_segment_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:CORE_0 " "Elaborating entity \"core\" for hierarchy \"core:CORE_0\"" {  } { { "../core/soc.sv" "CORE_0" { Text "C:/Users/camin/Documents/VanilaCore/core/soc.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605960258255 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "core.sv(155) " "Verilog HDL Case Statement warning at core.sv(155): case item expression never matches the case expression" {  } { { "../core/core.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 155 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1605960258257 "|soc|core:CORE_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_stm core:CORE_0\|fetch_stm:fetch_stm_0 " "Elaborating entity \"fetch_stm\" for hierarchy \"core:CORE_0\|fetch_stm:fetch_stm_0\"" {  } { { "../core/core.sv" "fetch_stm_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605960258258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode core:CORE_0\|decode:decode_bus " "Elaborating entity \"decode\" for hierarchy \"core:CORE_0\|decode:decode_bus\"" {  } { { "../core/core.sv" "decode_bus" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605960258260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder core:CORE_0\|decoder:decoder_0 " "Elaborating entity \"decoder\" for hierarchy \"core:CORE_0\|decoder:decoder_0\"" {  } { { "../core/core.sv" "decoder_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605960258262 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 decoder.sv(26) " "Verilog HDL assignment warning at decoder.sv(26): truncated value with size 11 to match size of target (10)" {  } { { "../core/decoder.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/decoder.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605960258262 "|soc|core:CORE_0|decoder:decoder_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit core:CORE_0\|control_unit:control_unit_0 " "Elaborating entity \"control_unit\" for hierarchy \"core:CORE_0\|control_unit:control_unit_0\"" {  } { { "../core/core.sv" "control_unit_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605960258263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile core:CORE_0\|regfile:regfile_0 " "Elaborating entity \"regfile\" for hierarchy \"core:CORE_0\|regfile:regfile_0\"" {  } { { "../core/core.sv" "regfile_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605960258281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu core:CORE_0\|alu:alu_0 " "Elaborating entity \"alu\" for hierarchy \"core:CORE_0\|alu:alu_0\"" {  } { { "../core/core.sv" "alu_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605960258292 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "alu.sv(41) " "Verilog HDL Case Statement warning at alu.sv(41): case item expression covers a value already covered by a previous case item" {  } { { "../core/alu.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/alu.sv" 41 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1605960258293 "|soc|core:CORE_0|alu:ALU_0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "alu.sv(47) " "Verilog HDL Case Statement warning at alu.sv(47): case item expression covers a value already covered by a previous case item" {  } { { "../core/alu.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/alu.sv" 47 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1605960258293 "|soc|core:CORE_0|alu:ALU_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_unit core:CORE_0\|branch_unit:branch_unit_0 " "Elaborating entity \"branch_unit\" for hierarchy \"core:CORE_0\|branch_unit:branch_unit_0\"" {  } { { "../core/core.sv" "branch_unit_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605960258293 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(27) " "Verilog HDL assignment warning at branch_unit.sv(27): truncated value with size 32 to match size of target (1)" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605960258294 "|soc|core:CORE_0|branch_unit:branch_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(28) " "Verilog HDL assignment warning at branch_unit.sv(28): truncated value with size 32 to match size of target (1)" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605960258294 "|soc|core:CORE_0|branch_unit:branch_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(29) " "Verilog HDL assignment warning at branch_unit.sv(29): truncated value with size 32 to match size of target (1)" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605960258294 "|soc|core:CORE_0|branch_unit:branch_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(30) " "Verilog HDL assignment warning at branch_unit.sv(30): truncated value with size 32 to match size of target (1)" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605960258294 "|soc|core:CORE_0|branch_unit:branch_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(31) " "Verilog HDL assignment warning at branch_unit.sv(31): truncated value with size 32 to match size of target (1)" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605960258294 "|soc|core:CORE_0|branch_unit:branch_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(32) " "Verilog HDL assignment warning at branch_unit.sv(32): truncated value with size 32 to match size of target (1)" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605960258294 "|soc|core:CORE_0|branch_unit:branch_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(33) " "Verilog HDL assignment warning at branch_unit.sv(33): truncated value with size 32 to match size of target (1)" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605960258295 "|soc|core:CORE_0|branch_unit:branch_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_access core:CORE_0\|memory_access:memory_access_0 " "Elaborating entity \"memory_access\" for hierarchy \"core:CORE_0\|memory_access:memory_access_0\"" {  } { { "../core/core.sv" "memory_access_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605960258295 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "memory_access.sv(45) " "SystemVerilog warning at memory_access.sv(45): unique or priority keyword makes case statement complete" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 45 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1605960258297 "|soc|core:CORE_0|memory_access:memory_access_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 memory_access.sv(54) " "Verilog HDL assignment warning at memory_access.sv(54): truncated value with size 32 to match size of target (1)" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605960258297 "|soc|core:CORE_0|memory_access:memory_access_0"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "memory_access.sv(77) " "Verilog HDL or VHDL warning at the memory_access.sv(77): index expression is not wide enough to address all of the elements in the array" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 77 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1605960258298 "|soc|core:CORE_0|memory_access:memory_access_0"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "memory_access.sv(97) " "SystemVerilog warning at memory_access.sv(97): unique or priority keyword makes case statement complete" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 97 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1605960258299 "|soc|core:CORE_0|memory_access:memory_access_0"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "memory_access.sv(141) " "SystemVerilog warning at memory_access.sv(141): unique or priority keyword makes case statement complete" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 141 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1605960258301 "|soc|core:CORE_0|memory_access:memory_access_0"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "memory_access.sv(209) " "SystemVerilog warning at memory_access.sv(209): unique or priority keyword makes case statement complete" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 209 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1605960258301 "|soc|core:CORE_0|memory_access:memory_access_0"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "stop_cycle control_unit_0 " "Port \"stop_cycle\" does not exist in macrofunction \"control_unit_0\"" {  } { { "../core/core.sv" "control_unit_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 72 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605960258474 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1605960258489 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/camin/Documents/VanilaCore/RTL/output_files/VanilaCore.map.smsg " "Generated suppressed messages file C:/Users/camin/Documents/VanilaCore/RTL/output_files/VanilaCore.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605960258525 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 25 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605960258600 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 21 07:04:18 2020 " "Processing ended: Sat Nov 21 07:04:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605960258600 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605960258600 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605960258600 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605960258600 ""}
