Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov 27 21:47:33 2020
| Host         : Clarencedc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (22)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: auto/slowclk/M_ctr_q_reg[27]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: auto/slowclkedge/M_last_q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: segtest/slowclk/M_ctr_q_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: segtest/slowclkedge/M_last_q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.438        0.000                      0                  611        0.091        0.000                      0                  611        4.500        0.000                       0                   260  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               3.438        0.000                      0                  611        0.091        0.000                      0                  611        4.500        0.000                       0                   260  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/FSM_onehot_M_input_controller_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.125ns  (logic 1.711ns (27.934%)  route 4.414ns (72.066%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.557     5.141    buttoncond_gen_0[4].buttoncond/clk_IBUF_BUFG
    SLICE_X50Y59         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.950     6.609    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]
    SLICE_X52Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.733 f  buttoncond_gen_0[4].buttoncond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.536     7.269    buttoncond_gen_0[4].buttoncond/M_last_q_i_5__1_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.393 f  buttoncond_gen_0[4].buttoncond/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.298     7.691    buttoncond_gen_0[4].buttoncond/M_last_q_i_3__1_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.815 r  buttoncond_gen_0[4].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.792     8.608    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]_0[0]
    SLICE_X55Y50         LUT4 (Prop_lut4_I0_O)        0.118     8.726 r  buttoncond_gen_0[4].buttoncond/FSM_onehot_M_input_controller_q[2]_i_2/O
                         net (fo=10, routed)          0.618     9.344    buttoncond_gen_0[4].buttoncond/FSM_sequential_M_mode_controller_q_reg[1]
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.352     9.696 r  buttoncond_gen_0[4].buttoncond/FSM_onehot_M_input_controller_q[2]_i_3/O
                         net (fo=9, routed)           0.647    10.343    manual/M_input_controller_d
    SLICE_X54Y49         LUT5 (Prop_lut5_I3_O)        0.351    10.694 r  manual/FSM_onehot_M_input_controller_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.572    11.266    manual/FSM_onehot_M_input_controller_q[1]_rep_i_1_n_0
    SLICE_X55Y49         FDRE                                         r  manual/FSM_onehot_M_input_controller_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.453    14.858    manual/clk_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  manual/FSM_onehot_M_input_controller_q_reg[1]_rep/C
                         clock pessimism              0.179    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X55Y49         FDRE (Setup_fdre_C_D)       -0.298    14.704    manual/FSM_onehot_M_input_controller_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                         -11.266    
  -------------------------------------------------------------------
                         slack                                  3.438    

Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/FSM_onehot_M_input_controller_q_reg[1]_rep__3/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.159ns  (logic 1.679ns (27.260%)  route 4.480ns (72.740%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.557     5.141    buttoncond_gen_0[4].buttoncond/clk_IBUF_BUFG
    SLICE_X50Y59         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.950     6.609    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]
    SLICE_X52Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.733 f  buttoncond_gen_0[4].buttoncond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.536     7.269    buttoncond_gen_0[4].buttoncond/M_last_q_i_5__1_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.393 f  buttoncond_gen_0[4].buttoncond/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.298     7.691    buttoncond_gen_0[4].buttoncond/M_last_q_i_3__1_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.815 r  buttoncond_gen_0[4].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.792     8.608    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]_0[0]
    SLICE_X55Y50         LUT4 (Prop_lut4_I0_O)        0.118     8.726 r  buttoncond_gen_0[4].buttoncond/FSM_onehot_M_input_controller_q[2]_i_2/O
                         net (fo=10, routed)          0.618     9.344    buttoncond_gen_0[4].buttoncond/FSM_sequential_M_mode_controller_q_reg[1]
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.352     9.696 r  buttoncond_gen_0[4].buttoncond/FSM_onehot_M_input_controller_q[2]_i_3/O
                         net (fo=9, routed)           0.809    10.504    manual/M_input_controller_d
    SLICE_X54Y48         LUT5 (Prop_lut5_I3_O)        0.319    10.823 r  manual/FSM_onehot_M_input_controller_q[1]_rep__3_i_1/O
                         net (fo=1, routed)           0.477    11.300    manual/FSM_onehot_M_input_controller_q[1]_rep__3_i_1_n_0
    SLICE_X54Y47         FDRE                                         r  manual/FSM_onehot_M_input_controller_q_reg[1]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.453    14.858    manual/clk_IBUF_BUFG
    SLICE_X54Y47         FDRE                                         r  manual/FSM_onehot_M_input_controller_q_reg[1]_rep__3/C
                         clock pessimism              0.179    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X54Y47         FDRE (Setup_fdre_C_D)       -0.255    14.747    manual/FSM_onehot_M_input_controller_q_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                         -11.300    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.574ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/FSM_onehot_M_input_controller_q_reg[1]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.064ns  (logic 1.715ns (28.281%)  route 4.349ns (71.719%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.557     5.141    buttoncond_gen_0[4].buttoncond/clk_IBUF_BUFG
    SLICE_X50Y59         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.950     6.609    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]
    SLICE_X52Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.733 f  buttoncond_gen_0[4].buttoncond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.536     7.269    buttoncond_gen_0[4].buttoncond/M_last_q_i_5__1_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.393 f  buttoncond_gen_0[4].buttoncond/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.298     7.691    buttoncond_gen_0[4].buttoncond/M_last_q_i_3__1_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.815 r  buttoncond_gen_0[4].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.792     8.608    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]_0[0]
    SLICE_X55Y50         LUT4 (Prop_lut4_I0_O)        0.118     8.726 r  buttoncond_gen_0[4].buttoncond/FSM_onehot_M_input_controller_q[2]_i_2/O
                         net (fo=10, routed)          0.618     9.344    buttoncond_gen_0[4].buttoncond/FSM_sequential_M_mode_controller_q_reg[1]
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.352     9.696 r  buttoncond_gen_0[4].buttoncond/FSM_onehot_M_input_controller_q[2]_i_3/O
                         net (fo=9, routed)           0.630    10.326    manual/M_input_controller_d
    SLICE_X54Y49         LUT5 (Prop_lut5_I3_O)        0.355    10.681 r  manual/FSM_onehot_M_input_controller_q[1]_rep__2_i_1/O
                         net (fo=1, routed)           0.524    11.205    manual/FSM_onehot_M_input_controller_q[1]_rep__2_i_1_n_0
    SLICE_X54Y49         FDRE                                         r  manual/FSM_onehot_M_input_controller_q_reg[1]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.453    14.858    manual/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  manual/FSM_onehot_M_input_controller_q_reg[1]_rep__2/C
                         clock pessimism              0.179    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X54Y49         FDRE (Setup_fdre_C_D)       -0.223    14.779    manual/FSM_onehot_M_input_controller_q_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                         -11.205    
  -------------------------------------------------------------------
                         slack                                  3.574    

Slack (MET) :             3.586ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/FSM_onehot_M_input_controller_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 1.686ns (26.966%)  route 4.566ns (73.034%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.557     5.141    buttoncond_gen_0[4].buttoncond/clk_IBUF_BUFG
    SLICE_X50Y59         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.950     6.609    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]
    SLICE_X52Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.733 f  buttoncond_gen_0[4].buttoncond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.536     7.269    buttoncond_gen_0[4].buttoncond/M_last_q_i_5__1_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.393 f  buttoncond_gen_0[4].buttoncond/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.298     7.691    buttoncond_gen_0[4].buttoncond/M_last_q_i_3__1_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.815 r  buttoncond_gen_0[4].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.792     8.608    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]_0[0]
    SLICE_X55Y50         LUT4 (Prop_lut4_I0_O)        0.118     8.726 r  buttoncond_gen_0[4].buttoncond/FSM_onehot_M_input_controller_q[2]_i_2/O
                         net (fo=10, routed)          0.618     9.344    buttoncond_gen_0[4].buttoncond/FSM_sequential_M_mode_controller_q_reg[1]
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.352     9.696 r  buttoncond_gen_0[4].buttoncond/FSM_onehot_M_input_controller_q[2]_i_3/O
                         net (fo=9, routed)           0.809    10.504    manual/M_input_controller_d
    SLICE_X54Y48         LUT5 (Prop_lut5_I3_O)        0.326    10.830 r  manual/FSM_onehot_M_input_controller_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.563    11.393    manual/FSM_onehot_M_input_controller_q[1]_rep__0_i_1_n_0
    SLICE_X56Y49         FDRE                                         r  manual/FSM_onehot_M_input_controller_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.454    14.859    manual/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  manual/FSM_onehot_M_input_controller_q_reg[1]_rep__0/C
                         clock pessimism              0.179    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X56Y49         FDRE (Setup_fdre_C_D)       -0.024    14.979    manual/FSM_onehot_M_input_controller_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                         -11.393    
  -------------------------------------------------------------------
                         slack                                  3.586    

Slack (MET) :             3.620ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/FSM_onehot_M_input_controller_q_reg[1]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 1.686ns (27.371%)  route 4.474ns (72.630%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.557     5.141    buttoncond_gen_0[4].buttoncond/clk_IBUF_BUFG
    SLICE_X50Y59         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.950     6.609    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]
    SLICE_X52Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.733 f  buttoncond_gen_0[4].buttoncond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.536     7.269    buttoncond_gen_0[4].buttoncond/M_last_q_i_5__1_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.393 f  buttoncond_gen_0[4].buttoncond/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.298     7.691    buttoncond_gen_0[4].buttoncond/M_last_q_i_3__1_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.815 r  buttoncond_gen_0[4].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.792     8.608    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]_0[0]
    SLICE_X55Y50         LUT4 (Prop_lut4_I0_O)        0.118     8.726 r  buttoncond_gen_0[4].buttoncond/FSM_onehot_M_input_controller_q[2]_i_2/O
                         net (fo=10, routed)          0.618     9.344    buttoncond_gen_0[4].buttoncond/FSM_sequential_M_mode_controller_q_reg[1]
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.352     9.696 r  buttoncond_gen_0[4].buttoncond/FSM_onehot_M_input_controller_q[2]_i_3/O
                         net (fo=9, routed)           0.630    10.326    manual/M_input_controller_d
    SLICE_X54Y49         LUT5 (Prop_lut5_I3_O)        0.326    10.652 r  manual/FSM_onehot_M_input_controller_q[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.648    11.301    manual/FSM_onehot_M_input_controller_q[1]_rep__1_i_1_n_0
    SLICE_X55Y49         FDRE                                         r  manual/FSM_onehot_M_input_controller_q_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.453    14.858    manual/clk_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  manual/FSM_onehot_M_input_controller_q_reg[1]_rep__1/C
                         clock pessimism              0.179    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X55Y49         FDRE (Setup_fdre_C_D)       -0.081    14.921    manual/FSM_onehot_M_input_controller_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                         -11.301    
  -------------------------------------------------------------------
                         slack                                  3.620    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/FSM_onehot_M_input_controller_q_reg[1]_rep__4/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 1.686ns (28.770%)  route 4.174ns (71.230%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.557     5.141    buttoncond_gen_0[4].buttoncond/clk_IBUF_BUFG
    SLICE_X50Y59         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.950     6.609    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]
    SLICE_X52Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.733 f  buttoncond_gen_0[4].buttoncond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.536     7.269    buttoncond_gen_0[4].buttoncond/M_last_q_i_5__1_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.393 f  buttoncond_gen_0[4].buttoncond/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.298     7.691    buttoncond_gen_0[4].buttoncond/M_last_q_i_3__1_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.815 r  buttoncond_gen_0[4].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.792     8.608    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]_0[0]
    SLICE_X55Y50         LUT4 (Prop_lut4_I0_O)        0.118     8.726 r  buttoncond_gen_0[4].buttoncond/FSM_onehot_M_input_controller_q[2]_i_2/O
                         net (fo=10, routed)          0.618     9.344    buttoncond_gen_0[4].buttoncond/FSM_sequential_M_mode_controller_q_reg[1]
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.352     9.696 r  buttoncond_gen_0[4].buttoncond/FSM_onehot_M_input_controller_q[2]_i_3/O
                         net (fo=9, routed)           0.647    10.343    manual/M_input_controller_d
    SLICE_X54Y49         LUT5 (Prop_lut5_I3_O)        0.326    10.669 r  manual/FSM_onehot_M_input_controller_q[1]_rep__4_i_1/O
                         net (fo=1, routed)           0.332    11.001    manual/FSM_onehot_M_input_controller_q[1]_rep__4_i_1_n_0
    SLICE_X54Y49         FDRE                                         r  manual/FSM_onehot_M_input_controller_q_reg[1]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.453    14.858    manual/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  manual/FSM_onehot_M_input_controller_q_reg[1]_rep__4/C
                         clock pessimism              0.179    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X54Y49         FDRE (Setup_fdre_C_D)       -0.030    14.972    manual/FSM_onehot_M_input_controller_q_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -11.001    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             4.260ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/FSM_onehot_M_input_controller_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.678ns  (logic 1.686ns (29.691%)  route 3.992ns (70.309%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.557     5.141    buttoncond_gen_0[4].buttoncond/clk_IBUF_BUFG
    SLICE_X50Y59         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.950     6.609    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]
    SLICE_X52Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.733 f  buttoncond_gen_0[4].buttoncond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.536     7.269    buttoncond_gen_0[4].buttoncond/M_last_q_i_5__1_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.393 f  buttoncond_gen_0[4].buttoncond/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.298     7.691    buttoncond_gen_0[4].buttoncond/M_last_q_i_3__1_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.815 r  buttoncond_gen_0[4].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.792     8.608    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]_0[0]
    SLICE_X55Y50         LUT4 (Prop_lut4_I0_O)        0.118     8.726 r  buttoncond_gen_0[4].buttoncond/FSM_onehot_M_input_controller_q[2]_i_2/O
                         net (fo=10, routed)          0.618     9.344    buttoncond_gen_0[4].buttoncond/FSM_sequential_M_mode_controller_q_reg[1]
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.352     9.696 r  buttoncond_gen_0[4].buttoncond/FSM_onehot_M_input_controller_q[2]_i_3/O
                         net (fo=9, routed)           0.798    10.493    manual/M_input_controller_d
    SLICE_X54Y48         LUT5 (Prop_lut5_I3_O)        0.326    10.819 r  manual/FSM_onehot_M_input_controller_q[2]_i_1/O
                         net (fo=1, routed)           0.000    10.819    manual/FSM_onehot_M_input_controller_q[2]_i_1_n_0
    SLICE_X54Y48         FDRE                                         r  manual/FSM_onehot_M_input_controller_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.453    14.858    manual/clk_IBUF_BUFG
    SLICE_X54Y48         FDRE                                         r  manual/FSM_onehot_M_input_controller_q_reg[2]/C
                         clock pessimism              0.179    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X54Y48         FDRE (Setup_fdre_C_D)        0.077    15.079    manual/FSM_onehot_M_input_controller_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -10.819    
  -------------------------------------------------------------------
                         slack                                  4.260    

Slack (MET) :             4.567ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/FSM_onehot_M_input_controller_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 1.686ns (31.389%)  route 3.685ns (68.611%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.557     5.141    buttoncond_gen_0[4].buttoncond/clk_IBUF_BUFG
    SLICE_X50Y59         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.950     6.609    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]
    SLICE_X52Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.733 f  buttoncond_gen_0[4].buttoncond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.536     7.269    buttoncond_gen_0[4].buttoncond/M_last_q_i_5__1_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.393 f  buttoncond_gen_0[4].buttoncond/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.298     7.691    buttoncond_gen_0[4].buttoncond/M_last_q_i_3__1_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.815 r  buttoncond_gen_0[4].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.792     8.608    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]_0[0]
    SLICE_X55Y50         LUT4 (Prop_lut4_I0_O)        0.118     8.726 r  buttoncond_gen_0[4].buttoncond/FSM_onehot_M_input_controller_q[2]_i_2/O
                         net (fo=10, routed)          0.618     9.344    buttoncond_gen_0[4].buttoncond/FSM_sequential_M_mode_controller_q_reg[1]
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.352     9.696 r  buttoncond_gen_0[4].buttoncond/FSM_onehot_M_input_controller_q[2]_i_3/O
                         net (fo=9, routed)           0.490    10.186    manual/M_input_controller_d
    SLICE_X54Y49         LUT5 (Prop_lut5_I3_O)        0.326    10.512 r  manual/FSM_onehot_M_input_controller_q[1]_i_1/O
                         net (fo=1, routed)           0.000    10.512    manual/FSM_onehot_M_input_controller_q[1]_i_1_n_0
    SLICE_X54Y49         FDRE                                         r  manual/FSM_onehot_M_input_controller_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.453    14.858    manual/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  manual/FSM_onehot_M_input_controller_q_reg[1]/C
                         clock pessimism              0.179    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X54Y49         FDRE (Setup_fdre_C_D)        0.077    15.079    manual/FSM_onehot_M_input_controller_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -10.512    
  -------------------------------------------------------------------
                         slack                                  4.567    

Slack (MET) :             4.574ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/FSM_onehot_M_input_controller_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 1.686ns (31.406%)  route 3.682ns (68.594%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.557     5.141    buttoncond_gen_0[4].buttoncond/clk_IBUF_BUFG
    SLICE_X50Y59         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.950     6.609    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]
    SLICE_X52Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.733 f  buttoncond_gen_0[4].buttoncond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.536     7.269    buttoncond_gen_0[4].buttoncond/M_last_q_i_5__1_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.393 f  buttoncond_gen_0[4].buttoncond/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.298     7.691    buttoncond_gen_0[4].buttoncond/M_last_q_i_3__1_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.815 r  buttoncond_gen_0[4].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.792     8.608    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]_0[0]
    SLICE_X55Y50         LUT4 (Prop_lut4_I0_O)        0.118     8.726 r  buttoncond_gen_0[4].buttoncond/FSM_onehot_M_input_controller_q[2]_i_2/O
                         net (fo=10, routed)          0.618     9.344    buttoncond_gen_0[4].buttoncond/FSM_sequential_M_mode_controller_q_reg[1]
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.352     9.696 r  buttoncond_gen_0[4].buttoncond/FSM_onehot_M_input_controller_q[2]_i_3/O
                         net (fo=9, routed)           0.487    10.183    manual/M_input_controller_d
    SLICE_X54Y49         LUT5 (Prop_lut5_I3_O)        0.326    10.509 r  manual/FSM_onehot_M_input_controller_q[0]_i_1/O
                         net (fo=1, routed)           0.000    10.509    manual/FSM_onehot_M_input_controller_q[0]_i_1_n_0
    SLICE_X54Y49         FDSE                                         r  manual/FSM_onehot_M_input_controller_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.453    14.858    manual/clk_IBUF_BUFG
    SLICE_X54Y49         FDSE                                         r  manual/FSM_onehot_M_input_controller_q_reg[0]/C
                         clock pessimism              0.179    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X54Y49         FDSE (Setup_fdse_C_D)        0.081    15.083    manual/FSM_onehot_M_input_controller_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -10.509    
  -------------------------------------------------------------------
                         slack                                  4.574    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 1.014ns (21.309%)  route 3.745ns (78.691%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.558     5.142    buttoncond_gen_0[3].buttoncond/clk_IBUF_BUFG
    SLICE_X56Y58         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y58         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.962     6.622    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[13]
    SLICE_X57Y57         LUT4 (Prop_lut4_I0_O)        0.124     6.746 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.407     7.153    buttoncond_gen_0[3].buttoncond/M_last_q_i_4__0_n_0
    SLICE_X57Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.277 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.433     7.710    buttoncond_gen_0[3].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X57Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.834 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.815     8.649    buttoncond_gen_0[3].buttoncond/M_buttoncond_out[0]
    SLICE_X55Y51         LUT1 (Prop_lut1_I0_O)        0.124     8.773 r  buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__1/O
                         net (fo=20, routed)          1.127     9.901    buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__1_n_0
    SLICE_X56Y59         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.441    14.845    buttoncond_gen_0[3].buttoncond/clk_IBUF_BUFG
    SLICE_X56Y59         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]/C
                         clock pessimism              0.271    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X56Y59         FDRE (Setup_fdre_C_CE)      -0.169    14.912    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                  5.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 auto/slowclk/M_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/slowclk/M_ctr_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.565     1.509    auto/slowclk/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  auto/slowclk/M_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  auto/slowclk/M_ctr_q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.758    auto/slowclk/M_ctr_q_reg_n_0_[23]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.918 r  auto/slowclk/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    auto/slowclk/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.973 r  auto/slowclk/M_ctr_q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.973    auto/slowclk/M_ctr_q_reg[24]_i_1_n_7
    SLICE_X45Y50         FDRE                                         r  auto/slowclk/M_ctr_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.833     2.022    auto/slowclk/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  auto/slowclk/M_ctr_q_reg[24]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.882    auto/slowclk/M_ctr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 auto/slowclk/M_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/slowclk/M_ctr_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.565     1.509    auto/slowclk/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  auto/slowclk/M_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  auto/slowclk/M_ctr_q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.758    auto/slowclk/M_ctr_q_reg_n_0_[23]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.918 r  auto/slowclk/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    auto/slowclk/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.984 r  auto/slowclk/M_ctr_q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.984    auto/slowclk/M_ctr_q_reg[24]_i_1_n_5
    SLICE_X45Y50         FDRE                                         r  auto/slowclk/M_ctr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.833     2.022    auto/slowclk/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  auto/slowclk/M_ctr_q_reg[26]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.882    auto/slowclk/M_ctr_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 segtest/slowclk/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segtest/slowclk/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.567     1.511    segtest/slowclk/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  segtest/slowclk/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  segtest/slowclk/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.121     1.773    segtest/slowclk/M_ctr_q_reg_n_0_[10]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.933 r  segtest/slowclk/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.934    segtest/slowclk/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.988 r  segtest/slowclk/M_ctr_q_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.988    segtest/slowclk/M_ctr_q_reg[12]_i_1__1_n_7
    SLICE_X48Y50         FDRE                                         r  segtest/slowclk/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.834     2.024    segtest/slowclk/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  segtest/slowclk/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.105     1.884    segtest/slowclk/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 segtest/slowclk/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segtest/slowclk/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.567     1.511    segtest/slowclk/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  segtest/slowclk/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  segtest/slowclk/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.121     1.773    segtest/slowclk/M_ctr_q_reg_n_0_[10]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.933 r  segtest/slowclk/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.934    segtest/slowclk/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.999 r  segtest/slowclk/M_ctr_q_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.999    segtest/slowclk/M_ctr_q_reg[12]_i_1__1_n_5
    SLICE_X48Y50         FDRE                                         r  segtest/slowclk/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.834     2.024    segtest/slowclk/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  segtest/slowclk/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.105     1.884    segtest/slowclk/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 auto/slowclk/M_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/slowclk/M_ctr_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.565     1.509    auto/slowclk/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  auto/slowclk/M_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  auto/slowclk/M_ctr_q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.758    auto/slowclk/M_ctr_q_reg_n_0_[23]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.918 r  auto/slowclk/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    auto/slowclk/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.009 r  auto/slowclk/M_ctr_q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.009    auto/slowclk/M_ctr_q_reg[24]_i_1_n_6
    SLICE_X45Y50         FDRE                                         r  auto/slowclk/M_ctr_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.833     2.022    auto/slowclk/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  auto/slowclk/M_ctr_q_reg[25]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.882    auto/slowclk/M_ctr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 auto/slowclk/M_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/slowclk/M_ctr_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.565     1.509    auto/slowclk/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  auto/slowclk/M_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  auto/slowclk/M_ctr_q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.758    auto/slowclk/M_ctr_q_reg_n_0_[23]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.918 r  auto/slowclk/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    auto/slowclk/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.009 r  auto/slowclk/M_ctr_q_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.009    auto/slowclk/M_ctr_q_reg[24]_i_1_n_4
    SLICE_X45Y50         FDRE                                         r  auto/slowclk/M_ctr_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.833     2.022    auto/slowclk/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  auto/slowclk/M_ctr_q_reg[27]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.882    auto/slowclk/M_ctr_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 segtest/slowclk/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segtest/slowclk/M_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.567     1.511    segtest/slowclk/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  segtest/slowclk/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  segtest/slowclk/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.121     1.773    segtest/slowclk/M_ctr_q_reg_n_0_[10]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.933 r  segtest/slowclk/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.934    segtest/slowclk/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.024 r  segtest/slowclk/M_ctr_q_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.024    segtest/slowclk/M_ctr_q_reg[12]_i_1__1_n_6
    SLICE_X48Y50         FDRE                                         r  segtest/slowclk/M_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.834     2.024    segtest/slowclk/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  segtest/slowclk/M_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.105     1.884    segtest/slowclk/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 segtest/slowclk/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segtest/slowclk/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.567     1.511    segtest/slowclk/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  segtest/slowclk/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  segtest/slowclk/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.121     1.773    segtest/slowclk/M_ctr_q_reg_n_0_[10]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.933 r  segtest/slowclk/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.934    segtest/slowclk/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.024 r  segtest/slowclk/M_ctr_q_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.024    segtest/slowclk/M_ctr_q_reg[12]_i_1__1_n_4
    SLICE_X48Y50         FDRE                                         r  segtest/slowclk/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.834     2.024    segtest/slowclk/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  segtest/slowclk/M_ctr_q_reg[15]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.105     1.884    segtest/slowclk/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 segtest/slowclk/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segtest/slowclk/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.334%)  route 0.122ns (23.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.567     1.511    segtest/slowclk/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  segtest/slowclk/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  segtest/slowclk/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.121     1.773    segtest/slowclk/M_ctr_q_reg_n_0_[10]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.933 r  segtest/slowclk/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.934    segtest/slowclk/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  segtest/slowclk/M_ctr_q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.973    segtest/slowclk/M_ctr_q_reg[12]_i_1__1_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.027 r  segtest/slowclk/M_ctr_q_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.027    segtest/slowclk/M_ctr_q_reg[16]_i_1__1_n_7
    SLICE_X48Y51         FDRE                                         r  segtest/slowclk/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.834     2.024    segtest/slowclk/clk_IBUF_BUFG
    SLICE_X48Y51         FDRE                                         r  segtest/slowclk/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X48Y51         FDRE (Hold_fdre_C_D)         0.105     1.884    segtest/slowclk/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 segtest/slowclk/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segtest/slowclk/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.828%)  route 0.122ns (23.172%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.567     1.511    segtest/slowclk/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  segtest/slowclk/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  segtest/slowclk/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.121     1.773    segtest/slowclk/M_ctr_q_reg_n_0_[10]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.933 r  segtest/slowclk/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.934    segtest/slowclk/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  segtest/slowclk/M_ctr_q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.973    segtest/slowclk/M_ctr_q_reg[12]_i_1__1_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.038 r  segtest/slowclk/M_ctr_q_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.038    segtest/slowclk/M_ctr_q_reg[16]_i_1__1_n_5
    SLICE_X48Y51         FDRE                                         r  segtest/slowclk/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.834     2.024    segtest/slowclk/clk_IBUF_BUFG
    SLICE_X48Y51         FDRE                                         r  segtest/slowclk/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X48Y51         FDRE (Hold_fdre_C_D)         0.105     1.884    segtest/slowclk/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y55   FSM_sequential_M_mode_controller_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y55   FSM_sequential_M_mode_controller_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y59   buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y59   buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y59   buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y55   buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y55   buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y55   buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y56   buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   FSM_sequential_M_mode_controller_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   FSM_sequential_M_mode_controller_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y57   buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y56   buttondetector_gen_0[0].buttondetector/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y56   buttondetector_gen_0[2].buttondetector/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y44   manual/M_a_mem_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46   manual/M_a_mem_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y45   manual/M_a_mem_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46   manual/M_a_mem_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46   manual/M_a_mem_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   FSM_sequential_M_mode_controller_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   FSM_sequential_M_mode_controller_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y59   buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y59   buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y59   buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y57   buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y56   buttondetector_gen_0[0].buttondetector/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y56   buttondetector_gen_0[2].buttondetector/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y47   manual/M_a_mem_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y49   manual/M_a_mem_q_reg[10]/C



