<?xml version="1.0"?>
<block name="diffeq1.net.post_routing" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:39dbe3da435e61ca01f33806edc6c3a33f4c96164e0393dd144da2e84405940f" atom_netlist_id="SHA256:7522482387011aec19e5f8d43dfa5e45cbae16740690f83164e4c9551223f433">
	<inputs>diffeq_paj_convert^Xinport~0 diffeq_paj_convert^Xinport~1 diffeq_paj_convert^Xinport~2 diffeq_paj_convert^Xinport~3 diffeq_paj_convert^Xinport~4 diffeq_paj_convert^Xinport~5 diffeq_paj_convert^Xinport~6 diffeq_paj_convert^Xinport~7 diffeq_paj_convert^Xinport~8 diffeq_paj_convert^Xinport~9 diffeq_paj_convert^Xinport~10 diffeq_paj_convert^Xinport~11 diffeq_paj_convert^Xinport~12 diffeq_paj_convert^Xinport~13 diffeq_paj_convert^Xinport~14 diffeq_paj_convert^Xinport~15 diffeq_paj_convert^Xinport~16 diffeq_paj_convert^Xinport~17 diffeq_paj_convert^Xinport~18 diffeq_paj_convert^Xinport~19 diffeq_paj_convert^Xinport~20 diffeq_paj_convert^Xinport~21 diffeq_paj_convert^Xinport~22 diffeq_paj_convert^Xinport~23 diffeq_paj_convert^Xinport~24 diffeq_paj_convert^Xinport~25 diffeq_paj_convert^Xinport~26 diffeq_paj_convert^Xinport~27 diffeq_paj_convert^Xinport~28 diffeq_paj_convert^Xinport~29 diffeq_paj_convert^Xinport~30 diffeq_paj_convert^Xinport~31 diffeq_paj_convert^Yinport~0 diffeq_paj_convert^Yinport~1 diffeq_paj_convert^Yinport~2 diffeq_paj_convert^Yinport~3 diffeq_paj_convert^Yinport~4 diffeq_paj_convert^Yinport~5 diffeq_paj_convert^Yinport~6 diffeq_paj_convert^Yinport~7 diffeq_paj_convert^Yinport~8 diffeq_paj_convert^Yinport~9 diffeq_paj_convert^Yinport~10 diffeq_paj_convert^Yinport~11 diffeq_paj_convert^Yinport~12 diffeq_paj_convert^Yinport~13 diffeq_paj_convert^Yinport~14 diffeq_paj_convert^Yinport~15 diffeq_paj_convert^Yinport~16 diffeq_paj_convert^Yinport~17 diffeq_paj_convert^Yinport~18 diffeq_paj_convert^Yinport~19 diffeq_paj_convert^Yinport~20 diffeq_paj_convert^Yinport~21 diffeq_paj_convert^Yinport~22 diffeq_paj_convert^Yinport~23 diffeq_paj_convert^Yinport~24 diffeq_paj_convert^Yinport~25 diffeq_paj_convert^Yinport~26 diffeq_paj_convert^Yinport~27 diffeq_paj_convert^Yinport~28 diffeq_paj_convert^Yinport~29 diffeq_paj_convert^Yinport~30 diffeq_paj_convert^Yinport~31 diffeq_paj_convert^Uinport~0 diffeq_paj_convert^Uinport~1 diffeq_paj_convert^Uinport~2 diffeq_paj_convert^Uinport~3 diffeq_paj_convert^Uinport~4 diffeq_paj_convert^Uinport~5 diffeq_paj_convert^Uinport~6 diffeq_paj_convert^Uinport~7 diffeq_paj_convert^Uinport~8 diffeq_paj_convert^Uinport~9 diffeq_paj_convert^Uinport~10 diffeq_paj_convert^Uinport~11 diffeq_paj_convert^Uinport~12 diffeq_paj_convert^Uinport~13 diffeq_paj_convert^Uinport~14 diffeq_paj_convert^Uinport~15 diffeq_paj_convert^Uinport~16 diffeq_paj_convert^Uinport~17 diffeq_paj_convert^Uinport~18 diffeq_paj_convert^Uinport~19 diffeq_paj_convert^Uinport~20 diffeq_paj_convert^Uinport~21 diffeq_paj_convert^Uinport~22 diffeq_paj_convert^Uinport~23 diffeq_paj_convert^Uinport~24 diffeq_paj_convert^Uinport~25 diffeq_paj_convert^Uinport~26 diffeq_paj_convert^Uinport~27 diffeq_paj_convert^Uinport~28 diffeq_paj_convert^Uinport~29 diffeq_paj_convert^Uinport~30 diffeq_paj_convert^Uinport~31 diffeq_paj_convert^Aport~0 diffeq_paj_convert^Aport~1 diffeq_paj_convert^Aport~2 diffeq_paj_convert^Aport~3 diffeq_paj_convert^Aport~4 diffeq_paj_convert^Aport~5 diffeq_paj_convert^Aport~6 diffeq_paj_convert^Aport~7 diffeq_paj_convert^Aport~8 diffeq_paj_convert^Aport~9 diffeq_paj_convert^Aport~10 diffeq_paj_convert^Aport~11 diffeq_paj_convert^Aport~12 diffeq_paj_convert^Aport~13 diffeq_paj_convert^Aport~14 diffeq_paj_convert^Aport~15 diffeq_paj_convert^Aport~16 diffeq_paj_convert^Aport~17 diffeq_paj_convert^Aport~18 diffeq_paj_convert^Aport~19 diffeq_paj_convert^Aport~20 diffeq_paj_convert^Aport~21 diffeq_paj_convert^Aport~22 diffeq_paj_convert^Aport~23 diffeq_paj_convert^Aport~24 diffeq_paj_convert^Aport~25 diffeq_paj_convert^Aport~26 diffeq_paj_convert^Aport~27 diffeq_paj_convert^Aport~28 diffeq_paj_convert^Aport~29 diffeq_paj_convert^Aport~30 diffeq_paj_convert^Aport~31 diffeq_paj_convert^DXport~0 diffeq_paj_convert^DXport~1 diffeq_paj_convert^DXport~2 diffeq_paj_convert^DXport~3 diffeq_paj_convert^DXport~4 diffeq_paj_convert^DXport~5 diffeq_paj_convert^DXport~6 diffeq_paj_convert^DXport~7 diffeq_paj_convert^DXport~8 diffeq_paj_convert^DXport~9 diffeq_paj_convert^DXport~10 diffeq_paj_convert^DXport~11 diffeq_paj_convert^DXport~12 diffeq_paj_convert^DXport~13 diffeq_paj_convert^DXport~14 diffeq_paj_convert^DXport~15 diffeq_paj_convert^DXport~16 diffeq_paj_convert^DXport~17 diffeq_paj_convert^DXport~18 diffeq_paj_convert^DXport~19 diffeq_paj_convert^DXport~20 diffeq_paj_convert^DXport~21 diffeq_paj_convert^DXport~22 diffeq_paj_convert^DXport~23 diffeq_paj_convert^DXport~24 diffeq_paj_convert^DXport~25 diffeq_paj_convert^DXport~26 diffeq_paj_convert^DXport~27 diffeq_paj_convert^DXport~28 diffeq_paj_convert^DXport~29 diffeq_paj_convert^DXport~30 diffeq_paj_convert^DXport~31 diffeq_paj_convert^clk diffeq_paj_convert^reset</inputs>
	<outputs>out:diffeq_paj_convert^Xoutport~0 out:diffeq_paj_convert^Xoutport~1 out:diffeq_paj_convert^Xoutport~2 out:diffeq_paj_convert^Xoutport~3 out:diffeq_paj_convert^Xoutport~4 out:diffeq_paj_convert^Xoutport~5 out:diffeq_paj_convert^Xoutport~6 out:diffeq_paj_convert^Xoutport~7 out:diffeq_paj_convert^Xoutport~8 out:diffeq_paj_convert^Xoutport~9 out:diffeq_paj_convert^Xoutport~10 out:diffeq_paj_convert^Xoutport~11 out:diffeq_paj_convert^Xoutport~12 out:diffeq_paj_convert^Xoutport~13 out:diffeq_paj_convert^Xoutport~14 out:diffeq_paj_convert^Xoutport~15 out:diffeq_paj_convert^Xoutport~16 out:diffeq_paj_convert^Xoutport~17 out:diffeq_paj_convert^Xoutport~18 out:diffeq_paj_convert^Xoutport~19 out:diffeq_paj_convert^Xoutport~20 out:diffeq_paj_convert^Xoutport~21 out:diffeq_paj_convert^Xoutport~22 out:diffeq_paj_convert^Xoutport~23 out:diffeq_paj_convert^Xoutport~24 out:diffeq_paj_convert^Xoutport~25 out:diffeq_paj_convert^Xoutport~26 out:diffeq_paj_convert^Xoutport~27 out:diffeq_paj_convert^Xoutport~28 out:diffeq_paj_convert^Xoutport~29 out:diffeq_paj_convert^Xoutport~30 out:diffeq_paj_convert^Xoutport~31 out:diffeq_paj_convert^Youtport~0 out:diffeq_paj_convert^Youtport~1 out:diffeq_paj_convert^Youtport~2 out:diffeq_paj_convert^Youtport~3 out:diffeq_paj_convert^Youtport~4 out:diffeq_paj_convert^Youtport~5 out:diffeq_paj_convert^Youtport~6 out:diffeq_paj_convert^Youtport~7 out:diffeq_paj_convert^Youtport~8 out:diffeq_paj_convert^Youtport~9 out:diffeq_paj_convert^Youtport~10 out:diffeq_paj_convert^Youtport~11 out:diffeq_paj_convert^Youtport~12 out:diffeq_paj_convert^Youtport~13 out:diffeq_paj_convert^Youtport~14 out:diffeq_paj_convert^Youtport~15 out:diffeq_paj_convert^Youtport~16 out:diffeq_paj_convert^Youtport~17 out:diffeq_paj_convert^Youtport~18 out:diffeq_paj_convert^Youtport~19 out:diffeq_paj_convert^Youtport~20 out:diffeq_paj_convert^Youtport~21 out:diffeq_paj_convert^Youtport~22 out:diffeq_paj_convert^Youtport~23 out:diffeq_paj_convert^Youtport~24 out:diffeq_paj_convert^Youtport~25 out:diffeq_paj_convert^Youtport~26 out:diffeq_paj_convert^Youtport~27 out:diffeq_paj_convert^Youtport~28 out:diffeq_paj_convert^Youtport~29 out:diffeq_paj_convert^Youtport~30 out:diffeq_paj_convert^Youtport~31 out:diffeq_paj_convert^Uoutport~0 out:diffeq_paj_convert^Uoutport~1 out:diffeq_paj_convert^Uoutport~2 out:diffeq_paj_convert^Uoutport~3 out:diffeq_paj_convert^Uoutport~4 out:diffeq_paj_convert^Uoutport~5 out:diffeq_paj_convert^Uoutport~6 out:diffeq_paj_convert^Uoutport~7 out:diffeq_paj_convert^Uoutport~8 out:diffeq_paj_convert^Uoutport~9 out:diffeq_paj_convert^Uoutport~10 out:diffeq_paj_convert^Uoutport~11 out:diffeq_paj_convert^Uoutport~12 out:diffeq_paj_convert^Uoutport~13 out:diffeq_paj_convert^Uoutport~14 out:diffeq_paj_convert^Uoutport~15 out:diffeq_paj_convert^Uoutport~16 out:diffeq_paj_convert^Uoutport~17 out:diffeq_paj_convert^Uoutport~18 out:diffeq_paj_convert^Uoutport~19 out:diffeq_paj_convert^Uoutport~20 out:diffeq_paj_convert^Uoutport~21 out:diffeq_paj_convert^Uoutport~22 out:diffeq_paj_convert^Uoutport~23 out:diffeq_paj_convert^Uoutport~24 out:diffeq_paj_convert^Uoutport~25 out:diffeq_paj_convert^Uoutport~26 out:diffeq_paj_convert^Uoutport~27 out:diffeq_paj_convert^Uoutport~28 out:diffeq_paj_convert^Uoutport~29 out:diffeq_paj_convert^Uoutport~30 out:diffeq_paj_convert^Uoutport~31</outputs>
	<clocks>diffeq_paj_convert^clk</clocks>
	<block name="diffeq_paj_convert^MIN~44-0[0]" instance="clb[0]" mode="default">
		<inputs>
			<port name="I">diffeq_paj_convert^u_var~10_FF diffeq_paj_convert^MUL~43-0[3] diffeq_paj_convert^u_var~15_FF diffeq_paj_convert^MUL~43-0[0] diffeq_paj_convert^MUL~43-0[5] diffeq_paj_convert^MUL~43-0[16] diffeq_paj_convert^MUL~43-0[7] diffeq_paj_convert^u_var~3_FF diffeq_paj_convert^MUL~43-0[2] diffeq_paj_convert^u_var~11_FF diffeq_paj_convert^MUL~43-0[10] diffeq_paj_convert^MUL~43-0[13] diffeq_paj_convert^MUL~43-0[14] diffeq_paj_convert^u_var~8_FF diffeq_paj_convert^u_var~7_FF diffeq_paj_convert^MUL~43-0[15] diffeq_paj_convert^u_var~12_FF diffeq_paj_convert^u_var~1_FF diffeq_paj_convert^MUL~43-0[1] diffeq_paj_convert^MUL~43-0[12] diffeq_paj_convert^MUL~43-0[6] diffeq_paj_convert^u_var~16_FF diffeq_paj_convert^MUL~43-0[17] diffeq_paj_convert^u_var~14_FF diffeq_paj_convert^u_var~6_FF diffeq_paj_convert^u_var~13_FF vcc diffeq_paj_convert^u_var~2_FF diffeq_paj_convert^MUL~43-0[4] diffeq_paj_convert^u_var~5_FF diffeq_paj_convert^MUL~43-0[11] diffeq_paj_convert^u_var~18_FF diffeq_paj_convert^MUL~43-0[9] diffeq_paj_convert^u_var~4_FF diffeq_paj_convert^MUL~43-0[8] diffeq_paj_convert^u_var~9_FF diffeq_paj_convert^MUL~43-0[18] gnd diffeq_paj_convert^u_var~0_FF diffeq_paj_convert^u_var~17_FF</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">fle[9].cout[0]-&gt;carry_out</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="diffeq_paj_convert^MIN~44-0[0]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[26]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^MIN~44-0[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^MIN~44-0[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~44-0[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">open</port>
						</inputs>
						<outputs>
							<port name="out">open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^MIN~44-0[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">open</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~44-0[0]</port>
								<port name="sumout">open</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^MIN~44-1[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~44-1[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~146" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~146" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut4.in[1]-&gt;direct:lut4 open open</port>
									<port_rotation_map name="in">open 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~146</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~44-1[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~44-1[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~44-1[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^MIN~44-2[0]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[8]-&gt;crossbar open open</port>
				<port name="cin">fle[0].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^MIN~44-2[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^MIN~44-2[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~44-2[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~147" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~147" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut4.in[0]-&gt;direct:lut4 open open open</port>
									<port_rotation_map name="in">0 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~147</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~44-2[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~44-2[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~44-2[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^MIN~44-3[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~44-3[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~148" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~148" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open lut4.in[3]-&gt;direct:lut4</port>
									<port_rotation_map name="in">open open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~148</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~44-3[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~44-3[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~44-3[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^MIN~44-4[0]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[7]-&gt;crossbar open open</port>
				<port name="cin">fle[1].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^MIN~44-4[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^MIN~44-4[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~44-4[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~149" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~149" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut4.in[2]-&gt;direct:lut4 open</port>
									<port_rotation_map name="in">open open 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~149</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~44-4[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~44-4[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~44-4[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^MIN~44-5[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~44-5[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~150" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~150" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut4.in[0]-&gt;direct:lut4 open open open</port>
									<port_rotation_map name="in">0 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~150</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~44-5[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~44-5[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~44-5[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^MIN~44-6[0]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[4]-&gt;crossbar open open</port>
				<port name="cin">fle[2].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^MIN~44-6[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^MIN~44-6[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~44-6[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~151" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~151" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open lut4.in[3]-&gt;direct:lut4</port>
									<port_rotation_map name="in">open open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~151</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~44-6[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~44-6[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~44-6[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^MIN~44-7[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~44-7[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~152" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~152" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut4.in[2]-&gt;direct:lut4 open</port>
									<port_rotation_map name="in">open open 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~152</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~44-7[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~44-7[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~44-7[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^MIN~44-8[0]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[34]-&gt;crossbar open open</port>
				<port name="cin">fle[3].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^MIN~44-8[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^MIN~44-8[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~44-8[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~153" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~153" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut4.in[0]-&gt;direct:lut4 open open open</port>
									<port_rotation_map name="in">0 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~153</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~44-8[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~44-8[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~44-8[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^MIN~44-9[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~44-9[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~154" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~154" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open lut4.in[3]-&gt;direct:lut4</port>
									<port_rotation_map name="in">open open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~154</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~44-9[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~44-9[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~44-9[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^MIN~44-10[0]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[35]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[32]-&gt;crossbar open open</port>
				<port name="cin">fle[4].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^MIN~44-10[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^MIN~44-10[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~44-10[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~155" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~155" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open lut4.in[3]-&gt;direct:lut4</port>
									<port_rotation_map name="in">open open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~155</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~44-10[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~44-10[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~44-10[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^MIN~44-11[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~44-11[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~156" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~156" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut4.in[1]-&gt;direct:lut4 open open</port>
									<port_rotation_map name="in">open 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~156</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~44-11[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~44-11[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~44-11[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^MIN~44-12[0]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[9]-&gt;crossbar open open</port>
				<port name="cin">fle[5].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^MIN~44-12[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^MIN~44-12[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~44-12[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~157" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~157" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut4.in[2]-&gt;direct:lut4 open</port>
									<port_rotation_map name="in">open open 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~157</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~44-12[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~44-12[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~44-12[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^MIN~44-13[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~44-13[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~158" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~158" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut4.in[0]-&gt;direct:lut4 open open open</port>
									<port_rotation_map name="in">0 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~158</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~44-13[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~44-13[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~44-13[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^MIN~44-14[0]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[25]-&gt;crossbar open open</port>
				<port name="cin">fle[6].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^MIN~44-14[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^MIN~44-14[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~44-14[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~159" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~159" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut4.in[0]-&gt;direct:lut4 open open open</port>
									<port_rotation_map name="in">0 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~159</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~44-14[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~44-14[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~44-14[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^MIN~44-15[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~44-15[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~160" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~160" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut4.in[2]-&gt;direct:lut4 open</port>
									<port_rotation_map name="in">open open 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~160</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~44-15[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~44-15[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~44-15[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^MIN~44-16[0]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[5]-&gt;crossbar open open</port>
				<port name="cin">fle[7].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^MIN~44-16[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^MIN~44-16[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~44-16[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~161" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~161" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut4.in[2]-&gt;direct:lut4 open</port>
									<port_rotation_map name="in">open open 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~161</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~44-16[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~44-16[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~44-16[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^MIN~44-17[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~44-17[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~162" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~162" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open lut4.in[3]-&gt;direct:lut4</port>
									<port_rotation_map name="in">open open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~162</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~44-17[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~44-17[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~44-17[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^MIN~44-18[0]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[36]-&gt;crossbar open open</port>
				<port name="cin">fle[8].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^MIN~44-18[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^MIN~44-18[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~44-18[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~163" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~163" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut4.in[0]-&gt;direct:lut4 open open open</port>
									<port_rotation_map name="in">0 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~163</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~44-18[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~44-18[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~44-18[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^MIN~44-19[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~44-19[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~164" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~164" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open lut4.in[3]-&gt;direct:lut4</port>
									<port_rotation_map name="in">open open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~164</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~44-19[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~44-19[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~44-19[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="diffeq_paj_convert^MIN~47-0[0]" instance="clb[1]" mode="default">
		<inputs>
			<port name="I">diffeq_paj_convert^MIN~44-11[1] diffeq_paj_convert^MIN~44-1[1] diffeq_paj_convert^MUL~46-0[6] diffeq_paj_convert^MUL~46-0[9] diffeq_paj_convert^MIN~44-6[1] diffeq_paj_convert^MUL~46-0[15] diffeq_paj_convert^MUL~46-0[17] vcc diffeq_paj_convert^MUL~46-0[12] diffeq_paj_convert^MUL~46-0[10] diffeq_paj_convert^MIN~44-9[1] diffeq_paj_convert^MUL~46-0[3] diffeq_paj_convert^MIN~44-14[1] diffeq_paj_convert^MUL~46-0[11] diffeq_paj_convert^MIN~44-12[1] diffeq_paj_convert^MIN~44-16[1] diffeq_paj_convert^MIN~44-19[1] diffeq_paj_convert^MUL~46-0[13] diffeq_paj_convert^MIN~44-4[1] diffeq_paj_convert^MIN~44-8[1] diffeq_paj_convert^MUL~46-0[2] diffeq_paj_convert^MUL~46-0[8] diffeq_paj_convert^MUL~46-0[5] diffeq_paj_convert^MIN~44-13[1] diffeq_paj_convert^MIN~44-17[1] diffeq_paj_convert^MUL~46-0[18] diffeq_paj_convert^MIN~44-7[1] diffeq_paj_convert^MUL~46-0[16] diffeq_paj_convert^MIN~44-3[1] diffeq_paj_convert^MUL~46-0[1] diffeq_paj_convert^MIN~44-10[1] diffeq_paj_convert^MIN~44-5[1] diffeq_paj_convert^MUL~46-0[7] diffeq_paj_convert^MIN~44-2[1] diffeq_paj_convert^MIN~44-18[1] gnd diffeq_paj_convert^MUL~46-0[4] diffeq_paj_convert^MUL~46-0[14] diffeq_paj_convert^MIN~44-15[1] diffeq_paj_convert^MUL~46-0[0]</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">fle[9].cout[0]-&gt;carry_out</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="diffeq_paj_convert^MIN~47-0[0]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[7]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^MIN~47-0[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^MIN~47-0[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~47-0[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">open</port>
						</inputs>
						<outputs>
							<port name="out">open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^MIN~47-0[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">open</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~47-0[0]</port>
								<port name="sumout">open</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^MIN~47-1[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~47-1[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~50" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~50" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut4.in[1]-&gt;direct:lut4 open open</port>
									<port_rotation_map name="in">open 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~50</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~47-1[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~47-1[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~47-1[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^MIN~47-2[0]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[20]-&gt;crossbar open open</port>
				<port name="cin">fle[0].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^MIN~47-2[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^MIN~47-2[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~47-2[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~51" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~51" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut4.in[0]-&gt;direct:lut4 open open open</port>
									<port_rotation_map name="in">0 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~51</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~47-2[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~47-2[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~47-2[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^MIN~47-3[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~47-3[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~52" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~52" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open lut4.in[3]-&gt;direct:lut4</port>
									<port_rotation_map name="in">open open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~52</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~47-3[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~47-3[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~47-3[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^MIN~47-4[0]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[18]-&gt;crossbar open open</port>
				<port name="cin">fle[1].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^MIN~47-4[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^MIN~47-4[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~47-4[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~53" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~53" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut4.in[2]-&gt;direct:lut4 open</port>
									<port_rotation_map name="in">open open 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~53</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~47-4[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~47-4[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~47-4[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^MIN~47-5[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~47-5[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~54" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~54" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut4.in[0]-&gt;direct:lut4 open open open</port>
									<port_rotation_map name="in">0 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~54</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~47-5[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~47-5[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~47-5[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^MIN~47-6[0]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[22]-&gt;crossbar open open</port>
				<port name="cin">fle[2].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^MIN~47-6[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^MIN~47-6[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~47-6[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~55" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~55" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open lut4.in[3]-&gt;direct:lut4</port>
									<port_rotation_map name="in">open open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~55</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~47-6[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~47-6[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~47-6[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^MIN~47-7[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~47-7[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~56" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~56" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut4.in[2]-&gt;direct:lut4 open</port>
									<port_rotation_map name="in">open open 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~56</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~47-7[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~47-7[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~47-7[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^MIN~47-8[0]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[32]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[21]-&gt;crossbar open open</port>
				<port name="cin">fle[3].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^MIN~47-8[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^MIN~47-8[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~47-8[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~57" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~57" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut4.in[0]-&gt;direct:lut4 open open open</port>
									<port_rotation_map name="in">0 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~57</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~47-8[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~47-8[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~47-8[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^MIN~47-9[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~47-9[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~58" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~58" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open lut4.in[3]-&gt;direct:lut4</port>
									<port_rotation_map name="in">open open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~58</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~47-9[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~47-9[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~47-9[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^MIN~47-10[0]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[3]-&gt;crossbar open open</port>
				<port name="cin">fle[4].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^MIN~47-10[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^MIN~47-10[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~47-10[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~59" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~59" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open lut4.in[3]-&gt;direct:lut4</port>
									<port_rotation_map name="in">open open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~59</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~47-10[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~47-10[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~47-10[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^MIN~47-11[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~47-11[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~60" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~60" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut4.in[1]-&gt;direct:lut4 open open</port>
									<port_rotation_map name="in">open 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~60</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~47-11[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~47-11[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~47-11[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^MIN~47-12[0]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[14]-&gt;crossbar open open</port>
				<port name="cin">fle[5].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^MIN~47-12[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^MIN~47-12[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~47-12[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~61" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~61" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut4.in[2]-&gt;direct:lut4 open</port>
									<port_rotation_map name="in">open open 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~61</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~47-12[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~47-12[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~47-12[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^MIN~47-13[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~47-13[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~62" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~62" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut4.in[0]-&gt;direct:lut4 open open open</port>
									<port_rotation_map name="in">0 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~62</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~47-13[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~47-13[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~47-13[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^MIN~47-14[0]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[12]-&gt;crossbar open open</port>
				<port name="cin">fle[6].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^MIN~47-14[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^MIN~47-14[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~47-14[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~63" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~63" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut4.in[0]-&gt;direct:lut4 open open open</port>
									<port_rotation_map name="in">0 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~63</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~47-14[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~47-14[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~47-14[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^MIN~47-15[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~47-15[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~64" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~64" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut4.in[2]-&gt;direct:lut4 open</port>
									<port_rotation_map name="in">open open 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~64</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~47-15[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~47-15[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~47-15[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^MIN~47-16[0]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[27]-&gt;crossbar open open</port>
				<port name="cin">fle[7].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^MIN~47-16[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^MIN~47-16[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~47-16[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~65" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~65" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut4.in[2]-&gt;direct:lut4 open</port>
									<port_rotation_map name="in">open open 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~65</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~47-16[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~47-16[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~47-16[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^MIN~47-17[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~47-17[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~66" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~66" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open lut4.in[3]-&gt;direct:lut4</port>
									<port_rotation_map name="in">open open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~66</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~47-17[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~47-17[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~47-17[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^MIN~47-18[0]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[25]-&gt;crossbar open open</port>
				<port name="cin">fle[8].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^MIN~47-18[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^MIN~47-18[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~47-18[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~67" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~67" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut4.in[0]-&gt;direct:lut4 open open open</port>
									<port_rotation_map name="in">0 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~67</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~47-18[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~47-18[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~47-18[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^MIN~47-19[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~47-19[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~68" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~68" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open lut4.in[3]-&gt;direct:lut4</port>
									<port_rotation_map name="in">open open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~68</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~47-19[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~47-19[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~47-19[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="diffeq_paj_convert^ADD~48-0[0]" instance="clb[2]" mode="default">
		<inputs>
			<port name="I">diffeq_paj_convert^y_var~7_FF diffeq_paj_convert^y_var~8_FF diffeq_paj_convert^MUL~0[17] diffeq_paj_convert^y_var~17_FF diffeq_paj_convert^y_var~14_FF diffeq_paj_convert^y_var~0_FF diffeq_paj_convert^y_var~18_FF diffeq_paj_convert^MUL~0[7] diffeq_paj_convert^MUL~0[15] diffeq_paj_convert^y_var~4_FF diffeq_paj_convert^y_var~10_FF diffeq_paj_convert^MUL~0[11] diffeq_paj_convert^MUL~0[18] diffeq_paj_convert^MUL~0[5] diffeq_paj_convert^MUL~0[1] diffeq_paj_convert^MUL~0[3] diffeq_paj_convert^MUL~0[0] diffeq_paj_convert^MUL~0[10] diffeq_paj_convert^y_var~9_FF diffeq_paj_convert^MUL~0[16] diffeq_paj_convert^MUL~0[2] diffeq_paj_convert^y_var~11_FF diffeq_paj_convert^y_var~13_FF diffeq_paj_convert^y_var~16_FF diffeq_paj_convert^MUL~0[6] diffeq_paj_convert^MUL~0[13] gnd diffeq_paj_convert^y_var~6_FF diffeq_paj_convert^y_var~3_FF diffeq_paj_convert^y_var~1_FF diffeq_paj_convert^y_var~15_FF vcc diffeq_paj_convert^y_var~5_FF diffeq_paj_convert^MUL~0[4] diffeq_paj_convert^MUL~0[12] diffeq_paj_convert^MUL~0[14] diffeq_paj_convert^MUL~0[9] diffeq_paj_convert^y_var~2_FF diffeq_paj_convert^MUL~0[8] diffeq_paj_convert^y_var~12_FF</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">fle[9].cout[0]-&gt;carry_out</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="diffeq_paj_convert^ADD~48-0[0]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[26]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^ADD~48-0[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^ADD~48-0[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~48-0[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">open</port>
						</inputs>
						<outputs>
							<port name="out">open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~48-0[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">open</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~48-0[0]</port>
								<port name="sumout">open</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^ADD~48-1[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~48-1[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~48-1[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~48-1[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~48-1[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^ADD~48-2[0]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[20]-&gt;crossbar open open</port>
				<port name="cin">fle[0].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^ADD~48-2[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^ADD~48-2[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~48-2[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~48-2[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~48-2[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~48-2[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^ADD~48-3[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~48-3[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~48-3[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~48-3[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~48-3[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^ADD~48-4[0]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[33]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[28]-&gt;crossbar open open</port>
				<port name="cin">fle[1].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^ADD~48-4[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^ADD~48-4[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~48-4[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~48-4[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~48-4[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~48-4[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^ADD~48-5[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~48-5[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~48-5[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~48-5[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~48-5[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^ADD~48-6[0]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[32]-&gt;crossbar open open</port>
				<port name="cin">fle[2].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^ADD~48-6[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^ADD~48-6[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~48-6[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~48-6[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~48-6[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~48-6[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^ADD~48-7[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~48-7[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~48-7[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~48-7[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~48-7[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^ADD~48-8[0]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[38]-&gt;crossbar open open</port>
				<port name="cin">fle[3].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^ADD~48-8[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^ADD~48-8[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~48-8[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~48-8[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~48-8[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~48-8[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^ADD~48-9[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~48-9[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~48-9[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~48-9[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~48-9[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^ADD~48-10[0]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[17]-&gt;crossbar open open</port>
				<port name="cin">fle[4].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^ADD~48-10[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^ADD~48-10[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~48-10[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~48-10[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~48-10[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~48-10[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^ADD~48-11[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~48-11[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~48-11[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~48-11[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~48-11[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^ADD~48-12[0]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[21]-&gt;crossbar open open</port>
				<port name="cin">fle[5].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^ADD~48-12[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^ADD~48-12[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~48-12[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~48-12[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~48-12[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~48-12[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^ADD~48-13[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~48-13[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~48-13[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~48-13[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~48-13[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^ADD~48-14[0]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[22]-&gt;crossbar open open</port>
				<port name="cin">fle[6].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^ADD~48-14[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^ADD~48-14[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~48-14[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~48-14[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~48-14[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~48-14[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^ADD~48-15[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~48-15[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~48-15[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~48-15[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~48-15[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^ADD~48-16[0]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[30]-&gt;crossbar open open</port>
				<port name="cin">fle[7].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^ADD~48-16[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^ADD~48-16[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~48-16[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~48-16[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~48-16[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~48-16[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^ADD~48-17[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~48-17[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~48-17[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~48-17[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~48-17[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^ADD~48-18[0]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[12]-&gt;crossbar open open</port>
				<port name="cin">fle[8].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^ADD~48-18[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^ADD~48-18[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~48-18[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~48-18[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~48-18[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~48-18[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^ADD~48-19[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~48-19[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~48-19[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~48-19[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~48-19[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="diffeq_paj_convert^ADD~49-0[0]" instance="clb[3]" mode="default">
		<inputs>
			<port name="I">diffeq_paj_convert^x_var~6_FF diffeq_paj_convert^x_var~4_FF diffeq_paj_convert^DXport~5 diffeq_paj_convert^x_var~3_FF diffeq_paj_convert^x_var~1_FF diffeq_paj_convert^x_var~2_FF diffeq_paj_convert^DXport~10 diffeq_paj_convert^x_var~7_FF diffeq_paj_convert^DXport~12 diffeq_paj_convert^DXport~13 diffeq_paj_convert^DXport~17 diffeq_paj_convert^DXport~16 diffeq_paj_convert^x_var~9_FF diffeq_paj_convert^DXport~7 diffeq_paj_convert^DXport~18 diffeq_paj_convert^x_var~5_FF diffeq_paj_convert^x_var~11_FF diffeq_paj_convert^DXport~15 diffeq_paj_convert^DXport~2 diffeq_paj_convert^x_var~14_FF gnd diffeq_paj_convert^x_var~13_FF vcc diffeq_paj_convert^x_var~12_FF diffeq_paj_convert^DXport~14 diffeq_paj_convert^DXport~0 diffeq_paj_convert^x_var~0_FF diffeq_paj_convert^x_var~18_FF diffeq_paj_convert^DXport~11 diffeq_paj_convert^DXport~8 diffeq_paj_convert^DXport~1 diffeq_paj_convert^x_var~16_FF diffeq_paj_convert^DXport~9 diffeq_paj_convert^x_var~15_FF diffeq_paj_convert^x_var~17_FF diffeq_paj_convert^DXport~3 diffeq_paj_convert^x_var~10_FF diffeq_paj_convert^DXport~6 diffeq_paj_convert^DXport~4 diffeq_paj_convert^x_var~8_FF</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">fle[9].cout[0]-&gt;carry_out</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="diffeq_paj_convert^ADD~49-0[0]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[20]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^ADD~49-0[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^ADD~49-0[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~49-0[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">open</port>
						</inputs>
						<outputs>
							<port name="out">open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~49-0[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">open</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~49-0[0]</port>
								<port name="sumout">open</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^ADD~49-1[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~49-1[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~49-1[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~49-1[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~49-1[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^ADD~49-2[0]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[18]-&gt;crossbar open open</port>
				<port name="cin">fle[0].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^ADD~49-2[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^ADD~49-2[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~49-2[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~49-2[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~49-2[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~49-2[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^ADD~49-3[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~49-3[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~49-3[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~49-3[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~49-3[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^ADD~49-4[0]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[3]-&gt;crossbar open open</port>
				<port name="cin">fle[1].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^ADD~49-4[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^ADD~49-4[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~49-4[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~49-4[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~49-4[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~49-4[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^ADD~49-5[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~49-5[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~49-5[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~49-5[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~49-5[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^ADD~49-6[0]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[15]-&gt;crossbar open open</port>
				<port name="cin">fle[2].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^ADD~49-6[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^ADD~49-6[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~49-6[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~49-6[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~49-6[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~49-6[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^ADD~49-7[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~49-7[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~49-7[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~49-7[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~49-7[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^ADD~49-8[0]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[29]-&gt;crossbar open open</port>
				<port name="cin">fle[3].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^ADD~49-8[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^ADD~49-8[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~49-8[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~49-8[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~49-8[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~49-8[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^ADD~49-9[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~49-9[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~49-9[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~49-9[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~49-9[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^ADD~49-10[0]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[32]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[6]-&gt;crossbar open open</port>
				<port name="cin">fle[4].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^ADD~49-10[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^ADD~49-10[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~49-10[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~49-10[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~49-10[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~49-10[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^ADD~49-11[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~49-11[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~49-11[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~49-11[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~49-11[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^ADD~49-12[0]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[16]-&gt;crossbar open open</port>
				<port name="cin">fle[5].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^ADD~49-12[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^ADD~49-12[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~49-12[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~49-12[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~49-12[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~49-12[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^ADD~49-13[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~49-13[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~49-13[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~49-13[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~49-13[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^ADD~49-14[0]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[21]-&gt;crossbar open open</port>
				<port name="cin">fle[6].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^ADD~49-14[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^ADD~49-14[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~49-14[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~49-14[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~49-14[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~49-14[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^ADD~49-15[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~49-15[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~49-15[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~49-15[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~49-15[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^ADD~49-16[0]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[33]-&gt;crossbar open open</port>
				<port name="cin">fle[7].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^ADD~49-16[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^ADD~49-16[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~49-16[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~49-16[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~49-16[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~49-16[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^ADD~49-17[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~49-17[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~49-17[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~49-17[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~49-17[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^ADD~49-18[0]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[14]-&gt;crossbar open open</port>
				<port name="cin">fle[8].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^ADD~49-18[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^ADD~49-18[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~49-18[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~49-18[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~49-18[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~49-18[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^ADD~49-19[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~49-19[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~49-19[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~49-19[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~49-19[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="diffeq_paj_convert^MUL~43-0[0]" instance="mult_36[4]" mode="mult_36x36">
		<inputs>
			<port name="a">diffeq_paj_convert^MUL~42[0] diffeq_paj_convert^MUL~42[1] diffeq_paj_convert^MUL~42[2] diffeq_paj_convert^MUL~42[3] diffeq_paj_convert^MUL~42[4] diffeq_paj_convert^MUL~42[5] diffeq_paj_convert^MUL~42[6] diffeq_paj_convert^MUL~42[7] diffeq_paj_convert^MUL~42[8] diffeq_paj_convert^MUL~42[9] diffeq_paj_convert^MUL~42[10] diffeq_paj_convert^MUL~42[11] diffeq_paj_convert^MUL~42[12] diffeq_paj_convert^MUL~42[13] diffeq_paj_convert^MUL~42[14] diffeq_paj_convert^MUL~42[15] diffeq_paj_convert^MUL~42[16] diffeq_paj_convert^MUL~42[17] diffeq_paj_convert^MUL~42[18] diffeq_paj_convert^MUL~42[19] diffeq_paj_convert^MUL~42[20] diffeq_paj_convert^MUL~42[21] diffeq_paj_convert^MUL~42[22] diffeq_paj_convert^MUL~42[23] diffeq_paj_convert^MUL~42[24] diffeq_paj_convert^MUL~42[25] diffeq_paj_convert^MUL~42[26] diffeq_paj_convert^MUL~42[27] diffeq_paj_convert^MUL~42[28] diffeq_paj_convert^MUL~42[29] diffeq_paj_convert^MUL~42[30] diffeq_paj_convert^MUL~42[31] diffeq_paj_convert^MUL~42[32] diffeq_paj_convert^MUL~42[33] diffeq_paj_convert^MUL~42[34] diffeq_paj_convert^MUL~42[35]</port>
			<port name="b">diffeq_paj_convert^x_var~0_FF diffeq_paj_convert^x_var~1_FF diffeq_paj_convert^x_var~2_FF diffeq_paj_convert^x_var~3_FF diffeq_paj_convert^x_var~4_FF diffeq_paj_convert^x_var~5_FF diffeq_paj_convert^x_var~6_FF diffeq_paj_convert^x_var~7_FF diffeq_paj_convert^x_var~8_FF diffeq_paj_convert^x_var~9_FF diffeq_paj_convert^x_var~10_FF diffeq_paj_convert^x_var~11_FF diffeq_paj_convert^x_var~12_FF diffeq_paj_convert^x_var~13_FF diffeq_paj_convert^x_var~14_FF diffeq_paj_convert^x_var~15_FF diffeq_paj_convert^x_var~16_FF diffeq_paj_convert^x_var~17_FF diffeq_paj_convert^x_var~18_FF diffeq_paj_convert^x_var~19_FF diffeq_paj_convert^x_var~20_FF diffeq_paj_convert^x_var~21_FF diffeq_paj_convert^x_var~22_FF diffeq_paj_convert^x_var~23_FF diffeq_paj_convert^x_var~24_FF diffeq_paj_convert^x_var~25_FF diffeq_paj_convert^x_var~26_FF diffeq_paj_convert^x_var~27_FF diffeq_paj_convert^x_var~28_FF diffeq_paj_convert^x_var~29_FF diffeq_paj_convert^x_var~30_FF diffeq_paj_convert^x_var~31_FF open open open open</port>
		</inputs>
		<outputs>
			<port name="out">mult_36x36_slice[0].OUT_cfg[0]-&gt;out2out mult_36x36_slice[0].OUT_cfg[1]-&gt;out2out mult_36x36_slice[0].OUT_cfg[2]-&gt;out2out mult_36x36_slice[0].OUT_cfg[3]-&gt;out2out mult_36x36_slice[0].OUT_cfg[4]-&gt;out2out mult_36x36_slice[0].OUT_cfg[5]-&gt;out2out mult_36x36_slice[0].OUT_cfg[6]-&gt;out2out mult_36x36_slice[0].OUT_cfg[7]-&gt;out2out mult_36x36_slice[0].OUT_cfg[8]-&gt;out2out mult_36x36_slice[0].OUT_cfg[9]-&gt;out2out mult_36x36_slice[0].OUT_cfg[10]-&gt;out2out mult_36x36_slice[0].OUT_cfg[11]-&gt;out2out mult_36x36_slice[0].OUT_cfg[12]-&gt;out2out mult_36x36_slice[0].OUT_cfg[13]-&gt;out2out mult_36x36_slice[0].OUT_cfg[14]-&gt;out2out mult_36x36_slice[0].OUT_cfg[15]-&gt;out2out mult_36x36_slice[0].OUT_cfg[16]-&gt;out2out mult_36x36_slice[0].OUT_cfg[17]-&gt;out2out mult_36x36_slice[0].OUT_cfg[18]-&gt;out2out mult_36x36_slice[0].OUT_cfg[19]-&gt;out2out mult_36x36_slice[0].OUT_cfg[20]-&gt;out2out mult_36x36_slice[0].OUT_cfg[21]-&gt;out2out mult_36x36_slice[0].OUT_cfg[22]-&gt;out2out mult_36x36_slice[0].OUT_cfg[23]-&gt;out2out mult_36x36_slice[0].OUT_cfg[24]-&gt;out2out mult_36x36_slice[0].OUT_cfg[25]-&gt;out2out mult_36x36_slice[0].OUT_cfg[26]-&gt;out2out mult_36x36_slice[0].OUT_cfg[27]-&gt;out2out mult_36x36_slice[0].OUT_cfg[28]-&gt;out2out mult_36x36_slice[0].OUT_cfg[29]-&gt;out2out mult_36x36_slice[0].OUT_cfg[30]-&gt;out2out mult_36x36_slice[0].OUT_cfg[31]-&gt;out2out open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks />
		<block name="diffeq_paj_convert^MUL~43-0[0]" instance="mult_36x36_slice[0]" mode="default">
			<inputs>
				<port name="A_cfg">mult_36.a[0]-&gt;a2a mult_36.a[1]-&gt;a2a mult_36.a[2]-&gt;a2a mult_36.a[3]-&gt;a2a mult_36.a[4]-&gt;a2a mult_36.a[5]-&gt;a2a mult_36.a[6]-&gt;a2a mult_36.a[7]-&gt;a2a mult_36.a[8]-&gt;a2a mult_36.a[9]-&gt;a2a mult_36.a[10]-&gt;a2a mult_36.a[11]-&gt;a2a mult_36.a[12]-&gt;a2a mult_36.a[13]-&gt;a2a mult_36.a[14]-&gt;a2a mult_36.a[15]-&gt;a2a mult_36.a[16]-&gt;a2a mult_36.a[17]-&gt;a2a mult_36.a[18]-&gt;a2a mult_36.a[19]-&gt;a2a mult_36.a[20]-&gt;a2a mult_36.a[21]-&gt;a2a mult_36.a[22]-&gt;a2a mult_36.a[23]-&gt;a2a mult_36.a[24]-&gt;a2a mult_36.a[25]-&gt;a2a mult_36.a[26]-&gt;a2a mult_36.a[27]-&gt;a2a mult_36.a[28]-&gt;a2a mult_36.a[29]-&gt;a2a mult_36.a[30]-&gt;a2a mult_36.a[31]-&gt;a2a mult_36.a[32]-&gt;a2a mult_36.a[33]-&gt;a2a mult_36.a[34]-&gt;a2a mult_36.a[35]-&gt;a2a</port>
				<port name="B_cfg">mult_36.b[0]-&gt;b2b mult_36.b[1]-&gt;b2b mult_36.b[2]-&gt;b2b mult_36.b[3]-&gt;b2b mult_36.b[4]-&gt;b2b mult_36.b[5]-&gt;b2b mult_36.b[6]-&gt;b2b mult_36.b[7]-&gt;b2b mult_36.b[8]-&gt;b2b mult_36.b[9]-&gt;b2b mult_36.b[10]-&gt;b2b mult_36.b[11]-&gt;b2b mult_36.b[12]-&gt;b2b mult_36.b[13]-&gt;b2b mult_36.b[14]-&gt;b2b mult_36.b[15]-&gt;b2b mult_36.b[16]-&gt;b2b mult_36.b[17]-&gt;b2b mult_36.b[18]-&gt;b2b mult_36.b[19]-&gt;b2b mult_36.b[20]-&gt;b2b mult_36.b[21]-&gt;b2b mult_36.b[22]-&gt;b2b mult_36.b[23]-&gt;b2b mult_36.b[24]-&gt;b2b mult_36.b[25]-&gt;b2b mult_36.b[26]-&gt;b2b mult_36.b[27]-&gt;b2b mult_36.b[28]-&gt;b2b mult_36.b[29]-&gt;b2b mult_36.b[30]-&gt;b2b mult_36.b[31]-&gt;b2b open open open open</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">mult_36x36[0].out[0]-&gt;out2out mult_36x36[0].out[1]-&gt;out2out mult_36x36[0].out[2]-&gt;out2out mult_36x36[0].out[3]-&gt;out2out mult_36x36[0].out[4]-&gt;out2out mult_36x36[0].out[5]-&gt;out2out mult_36x36[0].out[6]-&gt;out2out mult_36x36[0].out[7]-&gt;out2out mult_36x36[0].out[8]-&gt;out2out mult_36x36[0].out[9]-&gt;out2out mult_36x36[0].out[10]-&gt;out2out mult_36x36[0].out[11]-&gt;out2out mult_36x36[0].out[12]-&gt;out2out mult_36x36[0].out[13]-&gt;out2out mult_36x36[0].out[14]-&gt;out2out mult_36x36[0].out[15]-&gt;out2out mult_36x36[0].out[16]-&gt;out2out mult_36x36[0].out[17]-&gt;out2out mult_36x36[0].out[18]-&gt;out2out mult_36x36[0].out[19]-&gt;out2out mult_36x36[0].out[20]-&gt;out2out mult_36x36[0].out[21]-&gt;out2out mult_36x36[0].out[22]-&gt;out2out mult_36x36[0].out[23]-&gt;out2out mult_36x36[0].out[24]-&gt;out2out mult_36x36[0].out[25]-&gt;out2out mult_36x36[0].out[26]-&gt;out2out mult_36x36[0].out[27]-&gt;out2out mult_36x36[0].out[28]-&gt;out2out mult_36x36[0].out[29]-&gt;out2out mult_36x36[0].out[30]-&gt;out2out mult_36x36[0].out[31]-&gt;out2out open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			</outputs>
			<clocks />
			<block name="diffeq_paj_convert^MUL~43-0[0]" instance="mult_36x36[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="a">mult_36x36_slice.A_cfg[0]-&gt;a2a mult_36x36_slice.A_cfg[1]-&gt;a2a mult_36x36_slice.A_cfg[2]-&gt;a2a mult_36x36_slice.A_cfg[3]-&gt;a2a mult_36x36_slice.A_cfg[4]-&gt;a2a mult_36x36_slice.A_cfg[5]-&gt;a2a mult_36x36_slice.A_cfg[6]-&gt;a2a mult_36x36_slice.A_cfg[7]-&gt;a2a mult_36x36_slice.A_cfg[8]-&gt;a2a mult_36x36_slice.A_cfg[9]-&gt;a2a mult_36x36_slice.A_cfg[10]-&gt;a2a mult_36x36_slice.A_cfg[11]-&gt;a2a mult_36x36_slice.A_cfg[12]-&gt;a2a mult_36x36_slice.A_cfg[13]-&gt;a2a mult_36x36_slice.A_cfg[14]-&gt;a2a mult_36x36_slice.A_cfg[15]-&gt;a2a mult_36x36_slice.A_cfg[16]-&gt;a2a mult_36x36_slice.A_cfg[17]-&gt;a2a mult_36x36_slice.A_cfg[18]-&gt;a2a mult_36x36_slice.A_cfg[19]-&gt;a2a mult_36x36_slice.A_cfg[20]-&gt;a2a mult_36x36_slice.A_cfg[21]-&gt;a2a mult_36x36_slice.A_cfg[22]-&gt;a2a mult_36x36_slice.A_cfg[23]-&gt;a2a mult_36x36_slice.A_cfg[24]-&gt;a2a mult_36x36_slice.A_cfg[25]-&gt;a2a mult_36x36_slice.A_cfg[26]-&gt;a2a mult_36x36_slice.A_cfg[27]-&gt;a2a mult_36x36_slice.A_cfg[28]-&gt;a2a mult_36x36_slice.A_cfg[29]-&gt;a2a mult_36x36_slice.A_cfg[30]-&gt;a2a mult_36x36_slice.A_cfg[31]-&gt;a2a mult_36x36_slice.A_cfg[32]-&gt;a2a mult_36x36_slice.A_cfg[33]-&gt;a2a mult_36x36_slice.A_cfg[34]-&gt;a2a mult_36x36_slice.A_cfg[35]-&gt;a2a</port>
					<port name="b">mult_36x36_slice.B_cfg[0]-&gt;b2b mult_36x36_slice.B_cfg[1]-&gt;b2b mult_36x36_slice.B_cfg[2]-&gt;b2b mult_36x36_slice.B_cfg[3]-&gt;b2b mult_36x36_slice.B_cfg[4]-&gt;b2b mult_36x36_slice.B_cfg[5]-&gt;b2b mult_36x36_slice.B_cfg[6]-&gt;b2b mult_36x36_slice.B_cfg[7]-&gt;b2b mult_36x36_slice.B_cfg[8]-&gt;b2b mult_36x36_slice.B_cfg[9]-&gt;b2b mult_36x36_slice.B_cfg[10]-&gt;b2b mult_36x36_slice.B_cfg[11]-&gt;b2b mult_36x36_slice.B_cfg[12]-&gt;b2b mult_36x36_slice.B_cfg[13]-&gt;b2b mult_36x36_slice.B_cfg[14]-&gt;b2b mult_36x36_slice.B_cfg[15]-&gt;b2b mult_36x36_slice.B_cfg[16]-&gt;b2b mult_36x36_slice.B_cfg[17]-&gt;b2b mult_36x36_slice.B_cfg[18]-&gt;b2b mult_36x36_slice.B_cfg[19]-&gt;b2b mult_36x36_slice.B_cfg[20]-&gt;b2b mult_36x36_slice.B_cfg[21]-&gt;b2b mult_36x36_slice.B_cfg[22]-&gt;b2b mult_36x36_slice.B_cfg[23]-&gt;b2b mult_36x36_slice.B_cfg[24]-&gt;b2b mult_36x36_slice.B_cfg[25]-&gt;b2b mult_36x36_slice.B_cfg[26]-&gt;b2b mult_36x36_slice.B_cfg[27]-&gt;b2b mult_36x36_slice.B_cfg[28]-&gt;b2b mult_36x36_slice.B_cfg[29]-&gt;b2b mult_36x36_slice.B_cfg[30]-&gt;b2b mult_36x36_slice.B_cfg[31]-&gt;b2b open open open open</port>
				</inputs>
				<outputs>
					<port name="out">diffeq_paj_convert^MUL~43-0[0] diffeq_paj_convert^MUL~43-0[1] diffeq_paj_convert^MUL~43-0[2] diffeq_paj_convert^MUL~43-0[3] diffeq_paj_convert^MUL~43-0[4] diffeq_paj_convert^MUL~43-0[5] diffeq_paj_convert^MUL~43-0[6] diffeq_paj_convert^MUL~43-0[7] diffeq_paj_convert^MUL~43-0[8] diffeq_paj_convert^MUL~43-0[9] diffeq_paj_convert^MUL~43-0[10] diffeq_paj_convert^MUL~43-0[11] diffeq_paj_convert^MUL~43-0[12] diffeq_paj_convert^MUL~43-0[13] diffeq_paj_convert^MUL~43-0[14] diffeq_paj_convert^MUL~43-0[15] diffeq_paj_convert^MUL~43-0[16] diffeq_paj_convert^MUL~43-0[17] diffeq_paj_convert^MUL~43-0[18] diffeq_paj_convert^MUL~43-0[19] diffeq_paj_convert^MUL~43-0[20] diffeq_paj_convert^MUL~43-0[21] diffeq_paj_convert^MUL~43-0[22] diffeq_paj_convert^MUL~43-0[23] diffeq_paj_convert^MUL~43-0[24] diffeq_paj_convert^MUL~43-0[25] diffeq_paj_convert^MUL~43-0[26] diffeq_paj_convert^MUL~43-0[27] diffeq_paj_convert^MUL~43-0[28] diffeq_paj_convert^MUL~43-0[29] diffeq_paj_convert^MUL~43-0[30] diffeq_paj_convert^MUL~43-0[31] open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="diffeq_paj_convert^MUL~46-0[0]" instance="mult_36[5]" mode="mult_36x36">
		<inputs>
			<port name="a">diffeq_paj_convert^MUL~45[0] diffeq_paj_convert^MUL~45[1] diffeq_paj_convert^MUL~45[2] diffeq_paj_convert^MUL~45[3] diffeq_paj_convert^MUL~45[4] diffeq_paj_convert^MUL~45[5] diffeq_paj_convert^MUL~45[6] diffeq_paj_convert^MUL~45[7] diffeq_paj_convert^MUL~45[8] diffeq_paj_convert^MUL~45[9] diffeq_paj_convert^MUL~45[10] diffeq_paj_convert^MUL~45[11] diffeq_paj_convert^MUL~45[12] diffeq_paj_convert^MUL~45[13] diffeq_paj_convert^MUL~45[14] diffeq_paj_convert^MUL~45[15] diffeq_paj_convert^MUL~45[16] diffeq_paj_convert^MUL~45[17] diffeq_paj_convert^MUL~45[18] diffeq_paj_convert^MUL~45[19] diffeq_paj_convert^MUL~45[20] diffeq_paj_convert^MUL~45[21] diffeq_paj_convert^MUL~45[22] diffeq_paj_convert^MUL~45[23] diffeq_paj_convert^MUL~45[24] diffeq_paj_convert^MUL~45[25] diffeq_paj_convert^MUL~45[26] diffeq_paj_convert^MUL~45[27] diffeq_paj_convert^MUL~45[28] diffeq_paj_convert^MUL~45[29] diffeq_paj_convert^MUL~45[30] diffeq_paj_convert^MUL~45[31] diffeq_paj_convert^MUL~45[32] diffeq_paj_convert^MUL~45[33] diffeq_paj_convert^MUL~45[34] diffeq_paj_convert^MUL~45[35]</port>
			<port name="b">diffeq_paj_convert^y_var~0_FF diffeq_paj_convert^y_var~1_FF diffeq_paj_convert^y_var~2_FF diffeq_paj_convert^y_var~3_FF diffeq_paj_convert^y_var~4_FF diffeq_paj_convert^y_var~5_FF diffeq_paj_convert^y_var~6_FF diffeq_paj_convert^y_var~7_FF diffeq_paj_convert^y_var~8_FF diffeq_paj_convert^y_var~9_FF diffeq_paj_convert^y_var~10_FF diffeq_paj_convert^y_var~11_FF diffeq_paj_convert^y_var~12_FF diffeq_paj_convert^y_var~13_FF diffeq_paj_convert^y_var~14_FF diffeq_paj_convert^y_var~15_FF diffeq_paj_convert^y_var~16_FF diffeq_paj_convert^y_var~17_FF diffeq_paj_convert^y_var~18_FF diffeq_paj_convert^y_var~19_FF diffeq_paj_convert^y_var~20_FF diffeq_paj_convert^y_var~21_FF diffeq_paj_convert^y_var~22_FF diffeq_paj_convert^y_var~23_FF diffeq_paj_convert^y_var~24_FF diffeq_paj_convert^y_var~25_FF diffeq_paj_convert^y_var~26_FF diffeq_paj_convert^y_var~27_FF diffeq_paj_convert^y_var~28_FF diffeq_paj_convert^y_var~29_FF diffeq_paj_convert^y_var~30_FF diffeq_paj_convert^y_var~31_FF open open open open</port>
		</inputs>
		<outputs>
			<port name="out">mult_36x36_slice[0].OUT_cfg[0]-&gt;out2out mult_36x36_slice[0].OUT_cfg[1]-&gt;out2out mult_36x36_slice[0].OUT_cfg[2]-&gt;out2out mult_36x36_slice[0].OUT_cfg[3]-&gt;out2out mult_36x36_slice[0].OUT_cfg[4]-&gt;out2out mult_36x36_slice[0].OUT_cfg[5]-&gt;out2out mult_36x36_slice[0].OUT_cfg[6]-&gt;out2out mult_36x36_slice[0].OUT_cfg[7]-&gt;out2out mult_36x36_slice[0].OUT_cfg[8]-&gt;out2out mult_36x36_slice[0].OUT_cfg[9]-&gt;out2out mult_36x36_slice[0].OUT_cfg[10]-&gt;out2out mult_36x36_slice[0].OUT_cfg[11]-&gt;out2out mult_36x36_slice[0].OUT_cfg[12]-&gt;out2out mult_36x36_slice[0].OUT_cfg[13]-&gt;out2out mult_36x36_slice[0].OUT_cfg[14]-&gt;out2out mult_36x36_slice[0].OUT_cfg[15]-&gt;out2out mult_36x36_slice[0].OUT_cfg[16]-&gt;out2out mult_36x36_slice[0].OUT_cfg[17]-&gt;out2out mult_36x36_slice[0].OUT_cfg[18]-&gt;out2out mult_36x36_slice[0].OUT_cfg[19]-&gt;out2out mult_36x36_slice[0].OUT_cfg[20]-&gt;out2out mult_36x36_slice[0].OUT_cfg[21]-&gt;out2out mult_36x36_slice[0].OUT_cfg[22]-&gt;out2out mult_36x36_slice[0].OUT_cfg[23]-&gt;out2out mult_36x36_slice[0].OUT_cfg[24]-&gt;out2out mult_36x36_slice[0].OUT_cfg[25]-&gt;out2out mult_36x36_slice[0].OUT_cfg[26]-&gt;out2out mult_36x36_slice[0].OUT_cfg[27]-&gt;out2out mult_36x36_slice[0].OUT_cfg[28]-&gt;out2out mult_36x36_slice[0].OUT_cfg[29]-&gt;out2out mult_36x36_slice[0].OUT_cfg[30]-&gt;out2out mult_36x36_slice[0].OUT_cfg[31]-&gt;out2out open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks />
		<block name="diffeq_paj_convert^MUL~46-0[0]" instance="mult_36x36_slice[0]" mode="default">
			<inputs>
				<port name="A_cfg">mult_36.a[0]-&gt;a2a mult_36.a[1]-&gt;a2a mult_36.a[2]-&gt;a2a mult_36.a[3]-&gt;a2a mult_36.a[4]-&gt;a2a mult_36.a[5]-&gt;a2a mult_36.a[6]-&gt;a2a mult_36.a[7]-&gt;a2a mult_36.a[8]-&gt;a2a mult_36.a[9]-&gt;a2a mult_36.a[10]-&gt;a2a mult_36.a[11]-&gt;a2a mult_36.a[12]-&gt;a2a mult_36.a[13]-&gt;a2a mult_36.a[14]-&gt;a2a mult_36.a[15]-&gt;a2a mult_36.a[16]-&gt;a2a mult_36.a[17]-&gt;a2a mult_36.a[18]-&gt;a2a mult_36.a[19]-&gt;a2a mult_36.a[20]-&gt;a2a mult_36.a[21]-&gt;a2a mult_36.a[22]-&gt;a2a mult_36.a[23]-&gt;a2a mult_36.a[24]-&gt;a2a mult_36.a[25]-&gt;a2a mult_36.a[26]-&gt;a2a mult_36.a[27]-&gt;a2a mult_36.a[28]-&gt;a2a mult_36.a[29]-&gt;a2a mult_36.a[30]-&gt;a2a mult_36.a[31]-&gt;a2a mult_36.a[32]-&gt;a2a mult_36.a[33]-&gt;a2a mult_36.a[34]-&gt;a2a mult_36.a[35]-&gt;a2a</port>
				<port name="B_cfg">mult_36.b[0]-&gt;b2b mult_36.b[1]-&gt;b2b mult_36.b[2]-&gt;b2b mult_36.b[3]-&gt;b2b mult_36.b[4]-&gt;b2b mult_36.b[5]-&gt;b2b mult_36.b[6]-&gt;b2b mult_36.b[7]-&gt;b2b mult_36.b[8]-&gt;b2b mult_36.b[9]-&gt;b2b mult_36.b[10]-&gt;b2b mult_36.b[11]-&gt;b2b mult_36.b[12]-&gt;b2b mult_36.b[13]-&gt;b2b mult_36.b[14]-&gt;b2b mult_36.b[15]-&gt;b2b mult_36.b[16]-&gt;b2b mult_36.b[17]-&gt;b2b mult_36.b[18]-&gt;b2b mult_36.b[19]-&gt;b2b mult_36.b[20]-&gt;b2b mult_36.b[21]-&gt;b2b mult_36.b[22]-&gt;b2b mult_36.b[23]-&gt;b2b mult_36.b[24]-&gt;b2b mult_36.b[25]-&gt;b2b mult_36.b[26]-&gt;b2b mult_36.b[27]-&gt;b2b mult_36.b[28]-&gt;b2b mult_36.b[29]-&gt;b2b mult_36.b[30]-&gt;b2b mult_36.b[31]-&gt;b2b open open open open</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">mult_36x36[0].out[0]-&gt;out2out mult_36x36[0].out[1]-&gt;out2out mult_36x36[0].out[2]-&gt;out2out mult_36x36[0].out[3]-&gt;out2out mult_36x36[0].out[4]-&gt;out2out mult_36x36[0].out[5]-&gt;out2out mult_36x36[0].out[6]-&gt;out2out mult_36x36[0].out[7]-&gt;out2out mult_36x36[0].out[8]-&gt;out2out mult_36x36[0].out[9]-&gt;out2out mult_36x36[0].out[10]-&gt;out2out mult_36x36[0].out[11]-&gt;out2out mult_36x36[0].out[12]-&gt;out2out mult_36x36[0].out[13]-&gt;out2out mult_36x36[0].out[14]-&gt;out2out mult_36x36[0].out[15]-&gt;out2out mult_36x36[0].out[16]-&gt;out2out mult_36x36[0].out[17]-&gt;out2out mult_36x36[0].out[18]-&gt;out2out mult_36x36[0].out[19]-&gt;out2out mult_36x36[0].out[20]-&gt;out2out mult_36x36[0].out[21]-&gt;out2out mult_36x36[0].out[22]-&gt;out2out mult_36x36[0].out[23]-&gt;out2out mult_36x36[0].out[24]-&gt;out2out mult_36x36[0].out[25]-&gt;out2out mult_36x36[0].out[26]-&gt;out2out mult_36x36[0].out[27]-&gt;out2out mult_36x36[0].out[28]-&gt;out2out mult_36x36[0].out[29]-&gt;out2out mult_36x36[0].out[30]-&gt;out2out mult_36x36[0].out[31]-&gt;out2out open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			</outputs>
			<clocks />
			<block name="diffeq_paj_convert^MUL~46-0[0]" instance="mult_36x36[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="a">mult_36x36_slice.A_cfg[0]-&gt;a2a mult_36x36_slice.A_cfg[1]-&gt;a2a mult_36x36_slice.A_cfg[2]-&gt;a2a mult_36x36_slice.A_cfg[3]-&gt;a2a mult_36x36_slice.A_cfg[4]-&gt;a2a mult_36x36_slice.A_cfg[5]-&gt;a2a mult_36x36_slice.A_cfg[6]-&gt;a2a mult_36x36_slice.A_cfg[7]-&gt;a2a mult_36x36_slice.A_cfg[8]-&gt;a2a mult_36x36_slice.A_cfg[9]-&gt;a2a mult_36x36_slice.A_cfg[10]-&gt;a2a mult_36x36_slice.A_cfg[11]-&gt;a2a mult_36x36_slice.A_cfg[12]-&gt;a2a mult_36x36_slice.A_cfg[13]-&gt;a2a mult_36x36_slice.A_cfg[14]-&gt;a2a mult_36x36_slice.A_cfg[15]-&gt;a2a mult_36x36_slice.A_cfg[16]-&gt;a2a mult_36x36_slice.A_cfg[17]-&gt;a2a mult_36x36_slice.A_cfg[18]-&gt;a2a mult_36x36_slice.A_cfg[19]-&gt;a2a mult_36x36_slice.A_cfg[20]-&gt;a2a mult_36x36_slice.A_cfg[21]-&gt;a2a mult_36x36_slice.A_cfg[22]-&gt;a2a mult_36x36_slice.A_cfg[23]-&gt;a2a mult_36x36_slice.A_cfg[24]-&gt;a2a mult_36x36_slice.A_cfg[25]-&gt;a2a mult_36x36_slice.A_cfg[26]-&gt;a2a mult_36x36_slice.A_cfg[27]-&gt;a2a mult_36x36_slice.A_cfg[28]-&gt;a2a mult_36x36_slice.A_cfg[29]-&gt;a2a mult_36x36_slice.A_cfg[30]-&gt;a2a mult_36x36_slice.A_cfg[31]-&gt;a2a mult_36x36_slice.A_cfg[32]-&gt;a2a mult_36x36_slice.A_cfg[33]-&gt;a2a mult_36x36_slice.A_cfg[34]-&gt;a2a mult_36x36_slice.A_cfg[35]-&gt;a2a</port>
					<port name="b">mult_36x36_slice.B_cfg[0]-&gt;b2b mult_36x36_slice.B_cfg[1]-&gt;b2b mult_36x36_slice.B_cfg[2]-&gt;b2b mult_36x36_slice.B_cfg[3]-&gt;b2b mult_36x36_slice.B_cfg[4]-&gt;b2b mult_36x36_slice.B_cfg[5]-&gt;b2b mult_36x36_slice.B_cfg[6]-&gt;b2b mult_36x36_slice.B_cfg[7]-&gt;b2b mult_36x36_slice.B_cfg[8]-&gt;b2b mult_36x36_slice.B_cfg[9]-&gt;b2b mult_36x36_slice.B_cfg[10]-&gt;b2b mult_36x36_slice.B_cfg[11]-&gt;b2b mult_36x36_slice.B_cfg[12]-&gt;b2b mult_36x36_slice.B_cfg[13]-&gt;b2b mult_36x36_slice.B_cfg[14]-&gt;b2b mult_36x36_slice.B_cfg[15]-&gt;b2b mult_36x36_slice.B_cfg[16]-&gt;b2b mult_36x36_slice.B_cfg[17]-&gt;b2b mult_36x36_slice.B_cfg[18]-&gt;b2b mult_36x36_slice.B_cfg[19]-&gt;b2b mult_36x36_slice.B_cfg[20]-&gt;b2b mult_36x36_slice.B_cfg[21]-&gt;b2b mult_36x36_slice.B_cfg[22]-&gt;b2b mult_36x36_slice.B_cfg[23]-&gt;b2b mult_36x36_slice.B_cfg[24]-&gt;b2b mult_36x36_slice.B_cfg[25]-&gt;b2b mult_36x36_slice.B_cfg[26]-&gt;b2b mult_36x36_slice.B_cfg[27]-&gt;b2b mult_36x36_slice.B_cfg[28]-&gt;b2b mult_36x36_slice.B_cfg[29]-&gt;b2b mult_36x36_slice.B_cfg[30]-&gt;b2b mult_36x36_slice.B_cfg[31]-&gt;b2b open open open open</port>
				</inputs>
				<outputs>
					<port name="out">diffeq_paj_convert^MUL~46-0[0] diffeq_paj_convert^MUL~46-0[1] diffeq_paj_convert^MUL~46-0[2] diffeq_paj_convert^MUL~46-0[3] diffeq_paj_convert^MUL~46-0[4] diffeq_paj_convert^MUL~46-0[5] diffeq_paj_convert^MUL~46-0[6] diffeq_paj_convert^MUL~46-0[7] diffeq_paj_convert^MUL~46-0[8] diffeq_paj_convert^MUL~46-0[9] diffeq_paj_convert^MUL~46-0[10] diffeq_paj_convert^MUL~46-0[11] diffeq_paj_convert^MUL~46-0[12] diffeq_paj_convert^MUL~46-0[13] diffeq_paj_convert^MUL~46-0[14] diffeq_paj_convert^MUL~46-0[15] diffeq_paj_convert^MUL~46-0[16] diffeq_paj_convert^MUL~46-0[17] diffeq_paj_convert^MUL~46-0[18] diffeq_paj_convert^MUL~46-0[19] diffeq_paj_convert^MUL~46-0[20] diffeq_paj_convert^MUL~46-0[21] diffeq_paj_convert^MUL~46-0[22] diffeq_paj_convert^MUL~46-0[23] diffeq_paj_convert^MUL~46-0[24] diffeq_paj_convert^MUL~46-0[25] diffeq_paj_convert^MUL~46-0[26] diffeq_paj_convert^MUL~46-0[27] diffeq_paj_convert^MUL~46-0[28] diffeq_paj_convert^MUL~46-0[29] diffeq_paj_convert^MUL~46-0[30] diffeq_paj_convert^MUL~46-0[31] open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="diffeq_paj_convert^MUL~0[0]" instance="mult_36[6]" mode="mult_36x36">
		<inputs>
			<port name="a">diffeq_paj_convert^u_var~0_FF diffeq_paj_convert^u_var~1_FF diffeq_paj_convert^u_var~2_FF diffeq_paj_convert^u_var~3_FF diffeq_paj_convert^u_var~4_FF diffeq_paj_convert^u_var~5_FF diffeq_paj_convert^u_var~6_FF diffeq_paj_convert^u_var~7_FF diffeq_paj_convert^u_var~8_FF diffeq_paj_convert^u_var~9_FF diffeq_paj_convert^u_var~10_FF diffeq_paj_convert^u_var~11_FF diffeq_paj_convert^u_var~12_FF diffeq_paj_convert^u_var~13_FF diffeq_paj_convert^u_var~14_FF diffeq_paj_convert^u_var~15_FF diffeq_paj_convert^u_var~16_FF diffeq_paj_convert^u_var~17_FF diffeq_paj_convert^u_var~18_FF diffeq_paj_convert^u_var~19_FF diffeq_paj_convert^u_var~20_FF diffeq_paj_convert^u_var~21_FF diffeq_paj_convert^u_var~22_FF diffeq_paj_convert^u_var~23_FF diffeq_paj_convert^u_var~24_FF diffeq_paj_convert^u_var~25_FF diffeq_paj_convert^u_var~26_FF diffeq_paj_convert^u_var~27_FF diffeq_paj_convert^u_var~28_FF diffeq_paj_convert^u_var~29_FF diffeq_paj_convert^u_var~30_FF diffeq_paj_convert^u_var~31_FF open open open open</port>
			<port name="b">diffeq_paj_convert^DXport~0 diffeq_paj_convert^DXport~1 diffeq_paj_convert^DXport~2 diffeq_paj_convert^DXport~3 diffeq_paj_convert^DXport~4 diffeq_paj_convert^DXport~5 diffeq_paj_convert^DXport~6 diffeq_paj_convert^DXport~7 diffeq_paj_convert^DXport~8 diffeq_paj_convert^DXport~9 diffeq_paj_convert^DXport~10 diffeq_paj_convert^DXport~11 diffeq_paj_convert^DXport~12 diffeq_paj_convert^DXport~13 diffeq_paj_convert^DXport~14 diffeq_paj_convert^DXport~15 diffeq_paj_convert^DXport~16 diffeq_paj_convert^DXport~17 diffeq_paj_convert^DXport~18 diffeq_paj_convert^DXport~19 diffeq_paj_convert^DXport~20 diffeq_paj_convert^DXport~21 diffeq_paj_convert^DXport~22 diffeq_paj_convert^DXport~23 diffeq_paj_convert^DXport~24 diffeq_paj_convert^DXport~25 diffeq_paj_convert^DXport~26 diffeq_paj_convert^DXport~27 diffeq_paj_convert^DXport~28 diffeq_paj_convert^DXport~29 diffeq_paj_convert^DXport~30 diffeq_paj_convert^DXport~31 open open open open</port>
		</inputs>
		<outputs>
			<port name="out">mult_36x36_slice[0].OUT_cfg[0]-&gt;out2out mult_36x36_slice[0].OUT_cfg[1]-&gt;out2out mult_36x36_slice[0].OUT_cfg[2]-&gt;out2out mult_36x36_slice[0].OUT_cfg[3]-&gt;out2out mult_36x36_slice[0].OUT_cfg[4]-&gt;out2out mult_36x36_slice[0].OUT_cfg[5]-&gt;out2out mult_36x36_slice[0].OUT_cfg[6]-&gt;out2out mult_36x36_slice[0].OUT_cfg[7]-&gt;out2out mult_36x36_slice[0].OUT_cfg[8]-&gt;out2out mult_36x36_slice[0].OUT_cfg[9]-&gt;out2out mult_36x36_slice[0].OUT_cfg[10]-&gt;out2out mult_36x36_slice[0].OUT_cfg[11]-&gt;out2out mult_36x36_slice[0].OUT_cfg[12]-&gt;out2out mult_36x36_slice[0].OUT_cfg[13]-&gt;out2out mult_36x36_slice[0].OUT_cfg[14]-&gt;out2out mult_36x36_slice[0].OUT_cfg[15]-&gt;out2out mult_36x36_slice[0].OUT_cfg[16]-&gt;out2out mult_36x36_slice[0].OUT_cfg[17]-&gt;out2out mult_36x36_slice[0].OUT_cfg[18]-&gt;out2out mult_36x36_slice[0].OUT_cfg[19]-&gt;out2out mult_36x36_slice[0].OUT_cfg[20]-&gt;out2out mult_36x36_slice[0].OUT_cfg[21]-&gt;out2out mult_36x36_slice[0].OUT_cfg[22]-&gt;out2out mult_36x36_slice[0].OUT_cfg[23]-&gt;out2out mult_36x36_slice[0].OUT_cfg[24]-&gt;out2out mult_36x36_slice[0].OUT_cfg[25]-&gt;out2out mult_36x36_slice[0].OUT_cfg[26]-&gt;out2out mult_36x36_slice[0].OUT_cfg[27]-&gt;out2out mult_36x36_slice[0].OUT_cfg[28]-&gt;out2out mult_36x36_slice[0].OUT_cfg[29]-&gt;out2out mult_36x36_slice[0].OUT_cfg[30]-&gt;out2out mult_36x36_slice[0].OUT_cfg[31]-&gt;out2out open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks />
		<block name="diffeq_paj_convert^MUL~0[0]" instance="mult_36x36_slice[0]" mode="default">
			<inputs>
				<port name="A_cfg">mult_36.a[0]-&gt;a2a mult_36.a[1]-&gt;a2a mult_36.a[2]-&gt;a2a mult_36.a[3]-&gt;a2a mult_36.a[4]-&gt;a2a mult_36.a[5]-&gt;a2a mult_36.a[6]-&gt;a2a mult_36.a[7]-&gt;a2a mult_36.a[8]-&gt;a2a mult_36.a[9]-&gt;a2a mult_36.a[10]-&gt;a2a mult_36.a[11]-&gt;a2a mult_36.a[12]-&gt;a2a mult_36.a[13]-&gt;a2a mult_36.a[14]-&gt;a2a mult_36.a[15]-&gt;a2a mult_36.a[16]-&gt;a2a mult_36.a[17]-&gt;a2a mult_36.a[18]-&gt;a2a mult_36.a[19]-&gt;a2a mult_36.a[20]-&gt;a2a mult_36.a[21]-&gt;a2a mult_36.a[22]-&gt;a2a mult_36.a[23]-&gt;a2a mult_36.a[24]-&gt;a2a mult_36.a[25]-&gt;a2a mult_36.a[26]-&gt;a2a mult_36.a[27]-&gt;a2a mult_36.a[28]-&gt;a2a mult_36.a[29]-&gt;a2a mult_36.a[30]-&gt;a2a mult_36.a[31]-&gt;a2a open open open open</port>
				<port name="B_cfg">mult_36.b[0]-&gt;b2b mult_36.b[1]-&gt;b2b mult_36.b[2]-&gt;b2b mult_36.b[3]-&gt;b2b mult_36.b[4]-&gt;b2b mult_36.b[5]-&gt;b2b mult_36.b[6]-&gt;b2b mult_36.b[7]-&gt;b2b mult_36.b[8]-&gt;b2b mult_36.b[9]-&gt;b2b mult_36.b[10]-&gt;b2b mult_36.b[11]-&gt;b2b mult_36.b[12]-&gt;b2b mult_36.b[13]-&gt;b2b mult_36.b[14]-&gt;b2b mult_36.b[15]-&gt;b2b mult_36.b[16]-&gt;b2b mult_36.b[17]-&gt;b2b mult_36.b[18]-&gt;b2b mult_36.b[19]-&gt;b2b mult_36.b[20]-&gt;b2b mult_36.b[21]-&gt;b2b mult_36.b[22]-&gt;b2b mult_36.b[23]-&gt;b2b mult_36.b[24]-&gt;b2b mult_36.b[25]-&gt;b2b mult_36.b[26]-&gt;b2b mult_36.b[27]-&gt;b2b mult_36.b[28]-&gt;b2b mult_36.b[29]-&gt;b2b mult_36.b[30]-&gt;b2b mult_36.b[31]-&gt;b2b open open open open</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">mult_36x36[0].out[0]-&gt;out2out mult_36x36[0].out[1]-&gt;out2out mult_36x36[0].out[2]-&gt;out2out mult_36x36[0].out[3]-&gt;out2out mult_36x36[0].out[4]-&gt;out2out mult_36x36[0].out[5]-&gt;out2out mult_36x36[0].out[6]-&gt;out2out mult_36x36[0].out[7]-&gt;out2out mult_36x36[0].out[8]-&gt;out2out mult_36x36[0].out[9]-&gt;out2out mult_36x36[0].out[10]-&gt;out2out mult_36x36[0].out[11]-&gt;out2out mult_36x36[0].out[12]-&gt;out2out mult_36x36[0].out[13]-&gt;out2out mult_36x36[0].out[14]-&gt;out2out mult_36x36[0].out[15]-&gt;out2out mult_36x36[0].out[16]-&gt;out2out mult_36x36[0].out[17]-&gt;out2out mult_36x36[0].out[18]-&gt;out2out mult_36x36[0].out[19]-&gt;out2out mult_36x36[0].out[20]-&gt;out2out mult_36x36[0].out[21]-&gt;out2out mult_36x36[0].out[22]-&gt;out2out mult_36x36[0].out[23]-&gt;out2out mult_36x36[0].out[24]-&gt;out2out mult_36x36[0].out[25]-&gt;out2out mult_36x36[0].out[26]-&gt;out2out mult_36x36[0].out[27]-&gt;out2out mult_36x36[0].out[28]-&gt;out2out mult_36x36[0].out[29]-&gt;out2out mult_36x36[0].out[30]-&gt;out2out mult_36x36[0].out[31]-&gt;out2out open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			</outputs>
			<clocks />
			<block name="diffeq_paj_convert^MUL~0[0]" instance="mult_36x36[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="a">mult_36x36_slice.A_cfg[0]-&gt;a2a mult_36x36_slice.A_cfg[1]-&gt;a2a mult_36x36_slice.A_cfg[2]-&gt;a2a mult_36x36_slice.A_cfg[3]-&gt;a2a mult_36x36_slice.A_cfg[4]-&gt;a2a mult_36x36_slice.A_cfg[5]-&gt;a2a mult_36x36_slice.A_cfg[6]-&gt;a2a mult_36x36_slice.A_cfg[7]-&gt;a2a mult_36x36_slice.A_cfg[8]-&gt;a2a mult_36x36_slice.A_cfg[9]-&gt;a2a mult_36x36_slice.A_cfg[10]-&gt;a2a mult_36x36_slice.A_cfg[11]-&gt;a2a mult_36x36_slice.A_cfg[12]-&gt;a2a mult_36x36_slice.A_cfg[13]-&gt;a2a mult_36x36_slice.A_cfg[14]-&gt;a2a mult_36x36_slice.A_cfg[15]-&gt;a2a mult_36x36_slice.A_cfg[16]-&gt;a2a mult_36x36_slice.A_cfg[17]-&gt;a2a mult_36x36_slice.A_cfg[18]-&gt;a2a mult_36x36_slice.A_cfg[19]-&gt;a2a mult_36x36_slice.A_cfg[20]-&gt;a2a mult_36x36_slice.A_cfg[21]-&gt;a2a mult_36x36_slice.A_cfg[22]-&gt;a2a mult_36x36_slice.A_cfg[23]-&gt;a2a mult_36x36_slice.A_cfg[24]-&gt;a2a mult_36x36_slice.A_cfg[25]-&gt;a2a mult_36x36_slice.A_cfg[26]-&gt;a2a mult_36x36_slice.A_cfg[27]-&gt;a2a mult_36x36_slice.A_cfg[28]-&gt;a2a mult_36x36_slice.A_cfg[29]-&gt;a2a mult_36x36_slice.A_cfg[30]-&gt;a2a mult_36x36_slice.A_cfg[31]-&gt;a2a open open open open</port>
					<port name="b">mult_36x36_slice.B_cfg[0]-&gt;b2b mult_36x36_slice.B_cfg[1]-&gt;b2b mult_36x36_slice.B_cfg[2]-&gt;b2b mult_36x36_slice.B_cfg[3]-&gt;b2b mult_36x36_slice.B_cfg[4]-&gt;b2b mult_36x36_slice.B_cfg[5]-&gt;b2b mult_36x36_slice.B_cfg[6]-&gt;b2b mult_36x36_slice.B_cfg[7]-&gt;b2b mult_36x36_slice.B_cfg[8]-&gt;b2b mult_36x36_slice.B_cfg[9]-&gt;b2b mult_36x36_slice.B_cfg[10]-&gt;b2b mult_36x36_slice.B_cfg[11]-&gt;b2b mult_36x36_slice.B_cfg[12]-&gt;b2b mult_36x36_slice.B_cfg[13]-&gt;b2b mult_36x36_slice.B_cfg[14]-&gt;b2b mult_36x36_slice.B_cfg[15]-&gt;b2b mult_36x36_slice.B_cfg[16]-&gt;b2b mult_36x36_slice.B_cfg[17]-&gt;b2b mult_36x36_slice.B_cfg[18]-&gt;b2b mult_36x36_slice.B_cfg[19]-&gt;b2b mult_36x36_slice.B_cfg[20]-&gt;b2b mult_36x36_slice.B_cfg[21]-&gt;b2b mult_36x36_slice.B_cfg[22]-&gt;b2b mult_36x36_slice.B_cfg[23]-&gt;b2b mult_36x36_slice.B_cfg[24]-&gt;b2b mult_36x36_slice.B_cfg[25]-&gt;b2b mult_36x36_slice.B_cfg[26]-&gt;b2b mult_36x36_slice.B_cfg[27]-&gt;b2b mult_36x36_slice.B_cfg[28]-&gt;b2b mult_36x36_slice.B_cfg[29]-&gt;b2b mult_36x36_slice.B_cfg[30]-&gt;b2b mult_36x36_slice.B_cfg[31]-&gt;b2b open open open open</port>
				</inputs>
				<outputs>
					<port name="out">diffeq_paj_convert^MUL~0[0] diffeq_paj_convert^MUL~0[1] diffeq_paj_convert^MUL~0[2] diffeq_paj_convert^MUL~0[3] diffeq_paj_convert^MUL~0[4] diffeq_paj_convert^MUL~0[5] diffeq_paj_convert^MUL~0[6] diffeq_paj_convert^MUL~0[7] diffeq_paj_convert^MUL~0[8] diffeq_paj_convert^MUL~0[9] diffeq_paj_convert^MUL~0[10] diffeq_paj_convert^MUL~0[11] diffeq_paj_convert^MUL~0[12] diffeq_paj_convert^MUL~0[13] diffeq_paj_convert^MUL~0[14] diffeq_paj_convert^MUL~0[15] diffeq_paj_convert^MUL~0[16] diffeq_paj_convert^MUL~0[17] diffeq_paj_convert^MUL~0[18] diffeq_paj_convert^MUL~0[19] diffeq_paj_convert^MUL~0[20] diffeq_paj_convert^MUL~0[21] diffeq_paj_convert^MUL~0[22] diffeq_paj_convert^MUL~0[23] diffeq_paj_convert^MUL~0[24] diffeq_paj_convert^MUL~0[25] diffeq_paj_convert^MUL~0[26] diffeq_paj_convert^MUL~0[27] diffeq_paj_convert^MUL~0[28] diffeq_paj_convert^MUL~0[29] diffeq_paj_convert^MUL~0[30] diffeq_paj_convert^MUL~0[31] open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="diffeq_paj_convert^MUL~42[0]" instance="mult_36[7]" mode="mult_36x36">
		<inputs>
			<port name="a">diffeq_paj_convert^MUL~0[0] diffeq_paj_convert^MUL~0[1] diffeq_paj_convert^MUL~0[2] diffeq_paj_convert^MUL~0[3] diffeq_paj_convert^MUL~0[4] diffeq_paj_convert^MUL~0[5] diffeq_paj_convert^MUL~0[6] diffeq_paj_convert^MUL~0[7] diffeq_paj_convert^MUL~0[8] diffeq_paj_convert^MUL~0[9] diffeq_paj_convert^MUL~0[10] diffeq_paj_convert^MUL~0[11] diffeq_paj_convert^MUL~0[12] diffeq_paj_convert^MUL~0[13] diffeq_paj_convert^MUL~0[14] diffeq_paj_convert^MUL~0[15] diffeq_paj_convert^MUL~0[16] diffeq_paj_convert^MUL~0[17] diffeq_paj_convert^MUL~0[18] diffeq_paj_convert^MUL~0[19] diffeq_paj_convert^MUL~0[20] diffeq_paj_convert^MUL~0[21] diffeq_paj_convert^MUL~0[22] diffeq_paj_convert^MUL~0[23] diffeq_paj_convert^MUL~0[24] diffeq_paj_convert^MUL~0[25] diffeq_paj_convert^MUL~0[26] diffeq_paj_convert^MUL~0[27] diffeq_paj_convert^MUL~0[28] diffeq_paj_convert^MUL~0[29] diffeq_paj_convert^MUL~0[30] diffeq_paj_convert^MUL~0[31] open open open open</port>
			<port name="b">vcc vcc gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd open open open open</port>
		</inputs>
		<outputs>
			<port name="out">mult_36x36_slice[0].OUT_cfg[0]-&gt;out2out mult_36x36_slice[0].OUT_cfg[1]-&gt;out2out mult_36x36_slice[0].OUT_cfg[2]-&gt;out2out mult_36x36_slice[0].OUT_cfg[3]-&gt;out2out mult_36x36_slice[0].OUT_cfg[4]-&gt;out2out mult_36x36_slice[0].OUT_cfg[5]-&gt;out2out mult_36x36_slice[0].OUT_cfg[6]-&gt;out2out mult_36x36_slice[0].OUT_cfg[7]-&gt;out2out mult_36x36_slice[0].OUT_cfg[8]-&gt;out2out mult_36x36_slice[0].OUT_cfg[9]-&gt;out2out mult_36x36_slice[0].OUT_cfg[10]-&gt;out2out mult_36x36_slice[0].OUT_cfg[11]-&gt;out2out mult_36x36_slice[0].OUT_cfg[12]-&gt;out2out mult_36x36_slice[0].OUT_cfg[13]-&gt;out2out mult_36x36_slice[0].OUT_cfg[14]-&gt;out2out mult_36x36_slice[0].OUT_cfg[15]-&gt;out2out mult_36x36_slice[0].OUT_cfg[16]-&gt;out2out mult_36x36_slice[0].OUT_cfg[17]-&gt;out2out mult_36x36_slice[0].OUT_cfg[18]-&gt;out2out mult_36x36_slice[0].OUT_cfg[19]-&gt;out2out mult_36x36_slice[0].OUT_cfg[20]-&gt;out2out mult_36x36_slice[0].OUT_cfg[21]-&gt;out2out mult_36x36_slice[0].OUT_cfg[22]-&gt;out2out mult_36x36_slice[0].OUT_cfg[23]-&gt;out2out mult_36x36_slice[0].OUT_cfg[24]-&gt;out2out mult_36x36_slice[0].OUT_cfg[25]-&gt;out2out mult_36x36_slice[0].OUT_cfg[26]-&gt;out2out mult_36x36_slice[0].OUT_cfg[27]-&gt;out2out mult_36x36_slice[0].OUT_cfg[28]-&gt;out2out mult_36x36_slice[0].OUT_cfg[29]-&gt;out2out mult_36x36_slice[0].OUT_cfg[30]-&gt;out2out mult_36x36_slice[0].OUT_cfg[31]-&gt;out2out mult_36x36_slice[0].OUT_cfg[32]-&gt;out2out mult_36x36_slice[0].OUT_cfg[33]-&gt;out2out mult_36x36_slice[0].OUT_cfg[34]-&gt;out2out mult_36x36_slice[0].OUT_cfg[35]-&gt;out2out open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks />
		<block name="diffeq_paj_convert^MUL~42[0]" instance="mult_36x36_slice[0]" mode="default">
			<inputs>
				<port name="A_cfg">mult_36.a[0]-&gt;a2a mult_36.a[1]-&gt;a2a mult_36.a[2]-&gt;a2a mult_36.a[3]-&gt;a2a mult_36.a[4]-&gt;a2a mult_36.a[5]-&gt;a2a mult_36.a[6]-&gt;a2a mult_36.a[7]-&gt;a2a mult_36.a[8]-&gt;a2a mult_36.a[9]-&gt;a2a mult_36.a[10]-&gt;a2a mult_36.a[11]-&gt;a2a mult_36.a[12]-&gt;a2a mult_36.a[13]-&gt;a2a mult_36.a[14]-&gt;a2a mult_36.a[15]-&gt;a2a mult_36.a[16]-&gt;a2a mult_36.a[17]-&gt;a2a mult_36.a[18]-&gt;a2a mult_36.a[19]-&gt;a2a mult_36.a[20]-&gt;a2a mult_36.a[21]-&gt;a2a mult_36.a[22]-&gt;a2a mult_36.a[23]-&gt;a2a mult_36.a[24]-&gt;a2a mult_36.a[25]-&gt;a2a mult_36.a[26]-&gt;a2a mult_36.a[27]-&gt;a2a mult_36.a[28]-&gt;a2a mult_36.a[29]-&gt;a2a mult_36.a[30]-&gt;a2a mult_36.a[31]-&gt;a2a open open open open</port>
				<port name="B_cfg">mult_36.b[0]-&gt;b2b mult_36.b[1]-&gt;b2b mult_36.b[2]-&gt;b2b mult_36.b[3]-&gt;b2b mult_36.b[4]-&gt;b2b mult_36.b[5]-&gt;b2b mult_36.b[6]-&gt;b2b mult_36.b[7]-&gt;b2b mult_36.b[8]-&gt;b2b mult_36.b[9]-&gt;b2b mult_36.b[10]-&gt;b2b mult_36.b[11]-&gt;b2b mult_36.b[12]-&gt;b2b mult_36.b[13]-&gt;b2b mult_36.b[14]-&gt;b2b mult_36.b[15]-&gt;b2b mult_36.b[16]-&gt;b2b mult_36.b[17]-&gt;b2b mult_36.b[18]-&gt;b2b mult_36.b[19]-&gt;b2b mult_36.b[20]-&gt;b2b mult_36.b[21]-&gt;b2b mult_36.b[22]-&gt;b2b mult_36.b[23]-&gt;b2b mult_36.b[24]-&gt;b2b mult_36.b[25]-&gt;b2b mult_36.b[26]-&gt;b2b mult_36.b[27]-&gt;b2b mult_36.b[28]-&gt;b2b mult_36.b[29]-&gt;b2b mult_36.b[30]-&gt;b2b mult_36.b[31]-&gt;b2b open open open open</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">mult_36x36[0].out[0]-&gt;out2out mult_36x36[0].out[1]-&gt;out2out mult_36x36[0].out[2]-&gt;out2out mult_36x36[0].out[3]-&gt;out2out mult_36x36[0].out[4]-&gt;out2out mult_36x36[0].out[5]-&gt;out2out mult_36x36[0].out[6]-&gt;out2out mult_36x36[0].out[7]-&gt;out2out mult_36x36[0].out[8]-&gt;out2out mult_36x36[0].out[9]-&gt;out2out mult_36x36[0].out[10]-&gt;out2out mult_36x36[0].out[11]-&gt;out2out mult_36x36[0].out[12]-&gt;out2out mult_36x36[0].out[13]-&gt;out2out mult_36x36[0].out[14]-&gt;out2out mult_36x36[0].out[15]-&gt;out2out mult_36x36[0].out[16]-&gt;out2out mult_36x36[0].out[17]-&gt;out2out mult_36x36[0].out[18]-&gt;out2out mult_36x36[0].out[19]-&gt;out2out mult_36x36[0].out[20]-&gt;out2out mult_36x36[0].out[21]-&gt;out2out mult_36x36[0].out[22]-&gt;out2out mult_36x36[0].out[23]-&gt;out2out mult_36x36[0].out[24]-&gt;out2out mult_36x36[0].out[25]-&gt;out2out mult_36x36[0].out[26]-&gt;out2out mult_36x36[0].out[27]-&gt;out2out mult_36x36[0].out[28]-&gt;out2out mult_36x36[0].out[29]-&gt;out2out mult_36x36[0].out[30]-&gt;out2out mult_36x36[0].out[31]-&gt;out2out mult_36x36[0].out[32]-&gt;out2out mult_36x36[0].out[33]-&gt;out2out mult_36x36[0].out[34]-&gt;out2out mult_36x36[0].out[35]-&gt;out2out open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			</outputs>
			<clocks />
			<block name="diffeq_paj_convert^MUL~42[0]" instance="mult_36x36[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="a">mult_36x36_slice.A_cfg[0]-&gt;a2a mult_36x36_slice.A_cfg[1]-&gt;a2a mult_36x36_slice.A_cfg[2]-&gt;a2a mult_36x36_slice.A_cfg[3]-&gt;a2a mult_36x36_slice.A_cfg[4]-&gt;a2a mult_36x36_slice.A_cfg[5]-&gt;a2a mult_36x36_slice.A_cfg[6]-&gt;a2a mult_36x36_slice.A_cfg[7]-&gt;a2a mult_36x36_slice.A_cfg[8]-&gt;a2a mult_36x36_slice.A_cfg[9]-&gt;a2a mult_36x36_slice.A_cfg[10]-&gt;a2a mult_36x36_slice.A_cfg[11]-&gt;a2a mult_36x36_slice.A_cfg[12]-&gt;a2a mult_36x36_slice.A_cfg[13]-&gt;a2a mult_36x36_slice.A_cfg[14]-&gt;a2a mult_36x36_slice.A_cfg[15]-&gt;a2a mult_36x36_slice.A_cfg[16]-&gt;a2a mult_36x36_slice.A_cfg[17]-&gt;a2a mult_36x36_slice.A_cfg[18]-&gt;a2a mult_36x36_slice.A_cfg[19]-&gt;a2a mult_36x36_slice.A_cfg[20]-&gt;a2a mult_36x36_slice.A_cfg[21]-&gt;a2a mult_36x36_slice.A_cfg[22]-&gt;a2a mult_36x36_slice.A_cfg[23]-&gt;a2a mult_36x36_slice.A_cfg[24]-&gt;a2a mult_36x36_slice.A_cfg[25]-&gt;a2a mult_36x36_slice.A_cfg[26]-&gt;a2a mult_36x36_slice.A_cfg[27]-&gt;a2a mult_36x36_slice.A_cfg[28]-&gt;a2a mult_36x36_slice.A_cfg[29]-&gt;a2a mult_36x36_slice.A_cfg[30]-&gt;a2a mult_36x36_slice.A_cfg[31]-&gt;a2a open open open open</port>
					<port name="b">mult_36x36_slice.B_cfg[0]-&gt;b2b mult_36x36_slice.B_cfg[1]-&gt;b2b mult_36x36_slice.B_cfg[2]-&gt;b2b mult_36x36_slice.B_cfg[3]-&gt;b2b mult_36x36_slice.B_cfg[4]-&gt;b2b mult_36x36_slice.B_cfg[5]-&gt;b2b mult_36x36_slice.B_cfg[6]-&gt;b2b mult_36x36_slice.B_cfg[7]-&gt;b2b mult_36x36_slice.B_cfg[8]-&gt;b2b mult_36x36_slice.B_cfg[9]-&gt;b2b mult_36x36_slice.B_cfg[10]-&gt;b2b mult_36x36_slice.B_cfg[11]-&gt;b2b mult_36x36_slice.B_cfg[12]-&gt;b2b mult_36x36_slice.B_cfg[13]-&gt;b2b mult_36x36_slice.B_cfg[14]-&gt;b2b mult_36x36_slice.B_cfg[15]-&gt;b2b mult_36x36_slice.B_cfg[16]-&gt;b2b mult_36x36_slice.B_cfg[17]-&gt;b2b mult_36x36_slice.B_cfg[18]-&gt;b2b mult_36x36_slice.B_cfg[19]-&gt;b2b mult_36x36_slice.B_cfg[20]-&gt;b2b mult_36x36_slice.B_cfg[21]-&gt;b2b mult_36x36_slice.B_cfg[22]-&gt;b2b mult_36x36_slice.B_cfg[23]-&gt;b2b mult_36x36_slice.B_cfg[24]-&gt;b2b mult_36x36_slice.B_cfg[25]-&gt;b2b mult_36x36_slice.B_cfg[26]-&gt;b2b mult_36x36_slice.B_cfg[27]-&gt;b2b mult_36x36_slice.B_cfg[28]-&gt;b2b mult_36x36_slice.B_cfg[29]-&gt;b2b mult_36x36_slice.B_cfg[30]-&gt;b2b mult_36x36_slice.B_cfg[31]-&gt;b2b open open open open</port>
				</inputs>
				<outputs>
					<port name="out">diffeq_paj_convert^MUL~42[0] diffeq_paj_convert^MUL~42[1] diffeq_paj_convert^MUL~42[2] diffeq_paj_convert^MUL~42[3] diffeq_paj_convert^MUL~42[4] diffeq_paj_convert^MUL~42[5] diffeq_paj_convert^MUL~42[6] diffeq_paj_convert^MUL~42[7] diffeq_paj_convert^MUL~42[8] diffeq_paj_convert^MUL~42[9] diffeq_paj_convert^MUL~42[10] diffeq_paj_convert^MUL~42[11] diffeq_paj_convert^MUL~42[12] diffeq_paj_convert^MUL~42[13] diffeq_paj_convert^MUL~42[14] diffeq_paj_convert^MUL~42[15] diffeq_paj_convert^MUL~42[16] diffeq_paj_convert^MUL~42[17] diffeq_paj_convert^MUL~42[18] diffeq_paj_convert^MUL~42[19] diffeq_paj_convert^MUL~42[20] diffeq_paj_convert^MUL~42[21] diffeq_paj_convert^MUL~42[22] diffeq_paj_convert^MUL~42[23] diffeq_paj_convert^MUL~42[24] diffeq_paj_convert^MUL~42[25] diffeq_paj_convert^MUL~42[26] diffeq_paj_convert^MUL~42[27] diffeq_paj_convert^MUL~42[28] diffeq_paj_convert^MUL~42[29] diffeq_paj_convert^MUL~42[30] diffeq_paj_convert^MUL~42[31] diffeq_paj_convert^MUL~42[32] diffeq_paj_convert^MUL~42[33] diffeq_paj_convert^MUL~42[34] diffeq_paj_convert^MUL~42[35] open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="diffeq_paj_convert^MUL~45[0]" instance="mult_36[8]" mode="mult_36x36">
		<inputs>
			<port name="a">diffeq_paj_convert^DXport~0 diffeq_paj_convert^DXport~1 diffeq_paj_convert^DXport~2 diffeq_paj_convert^DXport~3 diffeq_paj_convert^DXport~4 diffeq_paj_convert^DXport~5 diffeq_paj_convert^DXport~6 diffeq_paj_convert^DXport~7 diffeq_paj_convert^DXport~8 diffeq_paj_convert^DXport~9 diffeq_paj_convert^DXport~10 diffeq_paj_convert^DXport~11 diffeq_paj_convert^DXport~12 diffeq_paj_convert^DXport~13 diffeq_paj_convert^DXport~14 diffeq_paj_convert^DXport~15 diffeq_paj_convert^DXport~16 diffeq_paj_convert^DXport~17 diffeq_paj_convert^DXport~18 diffeq_paj_convert^DXport~19 diffeq_paj_convert^DXport~20 diffeq_paj_convert^DXport~21 diffeq_paj_convert^DXport~22 diffeq_paj_convert^DXport~23 diffeq_paj_convert^DXport~24 diffeq_paj_convert^DXport~25 diffeq_paj_convert^DXport~26 diffeq_paj_convert^DXport~27 diffeq_paj_convert^DXport~28 diffeq_paj_convert^DXport~29 diffeq_paj_convert^DXport~30 diffeq_paj_convert^DXport~31 open open open open</port>
			<port name="b">vcc vcc gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd open open open open</port>
		</inputs>
		<outputs>
			<port name="out">mult_36x36_slice[0].OUT_cfg[0]-&gt;out2out mult_36x36_slice[0].OUT_cfg[1]-&gt;out2out mult_36x36_slice[0].OUT_cfg[2]-&gt;out2out mult_36x36_slice[0].OUT_cfg[3]-&gt;out2out mult_36x36_slice[0].OUT_cfg[4]-&gt;out2out mult_36x36_slice[0].OUT_cfg[5]-&gt;out2out mult_36x36_slice[0].OUT_cfg[6]-&gt;out2out mult_36x36_slice[0].OUT_cfg[7]-&gt;out2out mult_36x36_slice[0].OUT_cfg[8]-&gt;out2out mult_36x36_slice[0].OUT_cfg[9]-&gt;out2out mult_36x36_slice[0].OUT_cfg[10]-&gt;out2out mult_36x36_slice[0].OUT_cfg[11]-&gt;out2out mult_36x36_slice[0].OUT_cfg[12]-&gt;out2out mult_36x36_slice[0].OUT_cfg[13]-&gt;out2out mult_36x36_slice[0].OUT_cfg[14]-&gt;out2out mult_36x36_slice[0].OUT_cfg[15]-&gt;out2out mult_36x36_slice[0].OUT_cfg[16]-&gt;out2out mult_36x36_slice[0].OUT_cfg[17]-&gt;out2out mult_36x36_slice[0].OUT_cfg[18]-&gt;out2out mult_36x36_slice[0].OUT_cfg[19]-&gt;out2out mult_36x36_slice[0].OUT_cfg[20]-&gt;out2out mult_36x36_slice[0].OUT_cfg[21]-&gt;out2out mult_36x36_slice[0].OUT_cfg[22]-&gt;out2out mult_36x36_slice[0].OUT_cfg[23]-&gt;out2out mult_36x36_slice[0].OUT_cfg[24]-&gt;out2out mult_36x36_slice[0].OUT_cfg[25]-&gt;out2out mult_36x36_slice[0].OUT_cfg[26]-&gt;out2out mult_36x36_slice[0].OUT_cfg[27]-&gt;out2out mult_36x36_slice[0].OUT_cfg[28]-&gt;out2out mult_36x36_slice[0].OUT_cfg[29]-&gt;out2out mult_36x36_slice[0].OUT_cfg[30]-&gt;out2out mult_36x36_slice[0].OUT_cfg[31]-&gt;out2out mult_36x36_slice[0].OUT_cfg[32]-&gt;out2out mult_36x36_slice[0].OUT_cfg[33]-&gt;out2out mult_36x36_slice[0].OUT_cfg[34]-&gt;out2out mult_36x36_slice[0].OUT_cfg[35]-&gt;out2out open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks />
		<block name="diffeq_paj_convert^MUL~45[0]" instance="mult_36x36_slice[0]" mode="default">
			<inputs>
				<port name="A_cfg">mult_36.a[0]-&gt;a2a mult_36.a[1]-&gt;a2a mult_36.a[2]-&gt;a2a mult_36.a[3]-&gt;a2a mult_36.a[4]-&gt;a2a mult_36.a[5]-&gt;a2a mult_36.a[6]-&gt;a2a mult_36.a[7]-&gt;a2a mult_36.a[8]-&gt;a2a mult_36.a[9]-&gt;a2a mult_36.a[10]-&gt;a2a mult_36.a[11]-&gt;a2a mult_36.a[12]-&gt;a2a mult_36.a[13]-&gt;a2a mult_36.a[14]-&gt;a2a mult_36.a[15]-&gt;a2a mult_36.a[16]-&gt;a2a mult_36.a[17]-&gt;a2a mult_36.a[18]-&gt;a2a mult_36.a[19]-&gt;a2a mult_36.a[20]-&gt;a2a mult_36.a[21]-&gt;a2a mult_36.a[22]-&gt;a2a mult_36.a[23]-&gt;a2a mult_36.a[24]-&gt;a2a mult_36.a[25]-&gt;a2a mult_36.a[26]-&gt;a2a mult_36.a[27]-&gt;a2a mult_36.a[28]-&gt;a2a mult_36.a[29]-&gt;a2a mult_36.a[30]-&gt;a2a mult_36.a[31]-&gt;a2a open open open open</port>
				<port name="B_cfg">mult_36.b[0]-&gt;b2b mult_36.b[1]-&gt;b2b mult_36.b[2]-&gt;b2b mult_36.b[3]-&gt;b2b mult_36.b[4]-&gt;b2b mult_36.b[5]-&gt;b2b mult_36.b[6]-&gt;b2b mult_36.b[7]-&gt;b2b mult_36.b[8]-&gt;b2b mult_36.b[9]-&gt;b2b mult_36.b[10]-&gt;b2b mult_36.b[11]-&gt;b2b mult_36.b[12]-&gt;b2b mult_36.b[13]-&gt;b2b mult_36.b[14]-&gt;b2b mult_36.b[15]-&gt;b2b mult_36.b[16]-&gt;b2b mult_36.b[17]-&gt;b2b mult_36.b[18]-&gt;b2b mult_36.b[19]-&gt;b2b mult_36.b[20]-&gt;b2b mult_36.b[21]-&gt;b2b mult_36.b[22]-&gt;b2b mult_36.b[23]-&gt;b2b mult_36.b[24]-&gt;b2b mult_36.b[25]-&gt;b2b mult_36.b[26]-&gt;b2b mult_36.b[27]-&gt;b2b mult_36.b[28]-&gt;b2b mult_36.b[29]-&gt;b2b mult_36.b[30]-&gt;b2b mult_36.b[31]-&gt;b2b open open open open</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">mult_36x36[0].out[0]-&gt;out2out mult_36x36[0].out[1]-&gt;out2out mult_36x36[0].out[2]-&gt;out2out mult_36x36[0].out[3]-&gt;out2out mult_36x36[0].out[4]-&gt;out2out mult_36x36[0].out[5]-&gt;out2out mult_36x36[0].out[6]-&gt;out2out mult_36x36[0].out[7]-&gt;out2out mult_36x36[0].out[8]-&gt;out2out mult_36x36[0].out[9]-&gt;out2out mult_36x36[0].out[10]-&gt;out2out mult_36x36[0].out[11]-&gt;out2out mult_36x36[0].out[12]-&gt;out2out mult_36x36[0].out[13]-&gt;out2out mult_36x36[0].out[14]-&gt;out2out mult_36x36[0].out[15]-&gt;out2out mult_36x36[0].out[16]-&gt;out2out mult_36x36[0].out[17]-&gt;out2out mult_36x36[0].out[18]-&gt;out2out mult_36x36[0].out[19]-&gt;out2out mult_36x36[0].out[20]-&gt;out2out mult_36x36[0].out[21]-&gt;out2out mult_36x36[0].out[22]-&gt;out2out mult_36x36[0].out[23]-&gt;out2out mult_36x36[0].out[24]-&gt;out2out mult_36x36[0].out[25]-&gt;out2out mult_36x36[0].out[26]-&gt;out2out mult_36x36[0].out[27]-&gt;out2out mult_36x36[0].out[28]-&gt;out2out mult_36x36[0].out[29]-&gt;out2out mult_36x36[0].out[30]-&gt;out2out mult_36x36[0].out[31]-&gt;out2out mult_36x36[0].out[32]-&gt;out2out mult_36x36[0].out[33]-&gt;out2out mult_36x36[0].out[34]-&gt;out2out mult_36x36[0].out[35]-&gt;out2out open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			</outputs>
			<clocks />
			<block name="diffeq_paj_convert^MUL~45[0]" instance="mult_36x36[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="a">mult_36x36_slice.A_cfg[0]-&gt;a2a mult_36x36_slice.A_cfg[1]-&gt;a2a mult_36x36_slice.A_cfg[2]-&gt;a2a mult_36x36_slice.A_cfg[3]-&gt;a2a mult_36x36_slice.A_cfg[4]-&gt;a2a mult_36x36_slice.A_cfg[5]-&gt;a2a mult_36x36_slice.A_cfg[6]-&gt;a2a mult_36x36_slice.A_cfg[7]-&gt;a2a mult_36x36_slice.A_cfg[8]-&gt;a2a mult_36x36_slice.A_cfg[9]-&gt;a2a mult_36x36_slice.A_cfg[10]-&gt;a2a mult_36x36_slice.A_cfg[11]-&gt;a2a mult_36x36_slice.A_cfg[12]-&gt;a2a mult_36x36_slice.A_cfg[13]-&gt;a2a mult_36x36_slice.A_cfg[14]-&gt;a2a mult_36x36_slice.A_cfg[15]-&gt;a2a mult_36x36_slice.A_cfg[16]-&gt;a2a mult_36x36_slice.A_cfg[17]-&gt;a2a mult_36x36_slice.A_cfg[18]-&gt;a2a mult_36x36_slice.A_cfg[19]-&gt;a2a mult_36x36_slice.A_cfg[20]-&gt;a2a mult_36x36_slice.A_cfg[21]-&gt;a2a mult_36x36_slice.A_cfg[22]-&gt;a2a mult_36x36_slice.A_cfg[23]-&gt;a2a mult_36x36_slice.A_cfg[24]-&gt;a2a mult_36x36_slice.A_cfg[25]-&gt;a2a mult_36x36_slice.A_cfg[26]-&gt;a2a mult_36x36_slice.A_cfg[27]-&gt;a2a mult_36x36_slice.A_cfg[28]-&gt;a2a mult_36x36_slice.A_cfg[29]-&gt;a2a mult_36x36_slice.A_cfg[30]-&gt;a2a mult_36x36_slice.A_cfg[31]-&gt;a2a open open open open</port>
					<port name="b">mult_36x36_slice.B_cfg[0]-&gt;b2b mult_36x36_slice.B_cfg[1]-&gt;b2b mult_36x36_slice.B_cfg[2]-&gt;b2b mult_36x36_slice.B_cfg[3]-&gt;b2b mult_36x36_slice.B_cfg[4]-&gt;b2b mult_36x36_slice.B_cfg[5]-&gt;b2b mult_36x36_slice.B_cfg[6]-&gt;b2b mult_36x36_slice.B_cfg[7]-&gt;b2b mult_36x36_slice.B_cfg[8]-&gt;b2b mult_36x36_slice.B_cfg[9]-&gt;b2b mult_36x36_slice.B_cfg[10]-&gt;b2b mult_36x36_slice.B_cfg[11]-&gt;b2b mult_36x36_slice.B_cfg[12]-&gt;b2b mult_36x36_slice.B_cfg[13]-&gt;b2b mult_36x36_slice.B_cfg[14]-&gt;b2b mult_36x36_slice.B_cfg[15]-&gt;b2b mult_36x36_slice.B_cfg[16]-&gt;b2b mult_36x36_slice.B_cfg[17]-&gt;b2b mult_36x36_slice.B_cfg[18]-&gt;b2b mult_36x36_slice.B_cfg[19]-&gt;b2b mult_36x36_slice.B_cfg[20]-&gt;b2b mult_36x36_slice.B_cfg[21]-&gt;b2b mult_36x36_slice.B_cfg[22]-&gt;b2b mult_36x36_slice.B_cfg[23]-&gt;b2b mult_36x36_slice.B_cfg[24]-&gt;b2b mult_36x36_slice.B_cfg[25]-&gt;b2b mult_36x36_slice.B_cfg[26]-&gt;b2b mult_36x36_slice.B_cfg[27]-&gt;b2b mult_36x36_slice.B_cfg[28]-&gt;b2b mult_36x36_slice.B_cfg[29]-&gt;b2b mult_36x36_slice.B_cfg[30]-&gt;b2b mult_36x36_slice.B_cfg[31]-&gt;b2b open open open open</port>
				</inputs>
				<outputs>
					<port name="out">diffeq_paj_convert^MUL~45[0] diffeq_paj_convert^MUL~45[1] diffeq_paj_convert^MUL~45[2] diffeq_paj_convert^MUL~45[3] diffeq_paj_convert^MUL~45[4] diffeq_paj_convert^MUL~45[5] diffeq_paj_convert^MUL~45[6] diffeq_paj_convert^MUL~45[7] diffeq_paj_convert^MUL~45[8] diffeq_paj_convert^MUL~45[9] diffeq_paj_convert^MUL~45[10] diffeq_paj_convert^MUL~45[11] diffeq_paj_convert^MUL~45[12] diffeq_paj_convert^MUL~45[13] diffeq_paj_convert^MUL~45[14] diffeq_paj_convert^MUL~45[15] diffeq_paj_convert^MUL~45[16] diffeq_paj_convert^MUL~45[17] diffeq_paj_convert^MUL~45[18] diffeq_paj_convert^MUL~45[19] diffeq_paj_convert^MUL~45[20] diffeq_paj_convert^MUL~45[21] diffeq_paj_convert^MUL~45[22] diffeq_paj_convert^MUL~45[23] diffeq_paj_convert^MUL~45[24] diffeq_paj_convert^MUL~45[25] diffeq_paj_convert^MUL~45[26] diffeq_paj_convert^MUL~45[27] diffeq_paj_convert^MUL~45[28] diffeq_paj_convert^MUL~45[29] diffeq_paj_convert^MUL~45[30] diffeq_paj_convert^MUL~45[31] diffeq_paj_convert^MUL~45[32] diffeq_paj_convert^MUL~45[33] diffeq_paj_convert^MUL~45[34] diffeq_paj_convert^MUL~45[35] open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="diffeq_paj_convert^MIN~44-20[0]" instance="clb[9]" mode="default">
		<inputs>
			<port name="I">open diffeq_paj_convert^Uinport~28 diffeq_paj_convert^u_var~31_FF diffeq_paj_convert^u_var~29_FF open open diffeq_paj_convert^MIN~47-28[1] diffeq_paj_convert^Uinport~26 diffeq_paj_convert^u_var~20_FF diffeq_paj_convert^reset diffeq_paj_convert^u_var~25_FF diffeq_paj_convert^MUL~43-0[29] diffeq_paj_convert^MUL~43-0[26] diffeq_paj_convert^u_var~22_FF diffeq_paj_convert^MUL~43-0[21] diffeq_paj_convert^u_var~19_FF diffeq_paj_convert^MUL~43-0[23] diffeq_paj_convert^u_var~21_FF diffeq_paj_convert^MUL~43-0[22] diffeq_paj_convert^MUL~43-0[30] diffeq_paj_convert^u_var~23_FF diffeq_paj_convert^MIN~47-29[1] diffeq_paj_convert^MIN~47-27[1] open diffeq_paj_convert^MUL~43-0[24] open diffeq_paj_convert^MUL~43-0[20] diffeq_paj_convert^MUL~43-0[28] diffeq_paj_convert^MUL~43-0[25] diffeq_paj_convert^Uinport~27 diffeq_paj_convert^u_var~24_FF open n1924 open diffeq_paj_convert^MUL~43-0[19] diffeq_paj_convert^MUL~43-0[27] open open diffeq_paj_convert^u_var~30_FF diffeq_paj_convert^MUL~43-0[31]</port>
			<port name="cin">diffeq_paj_convert^MIN~44-19[0]</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">diffeq_paj_convert^clk</port>
		</clocks>
		<block name="diffeq_paj_convert^MIN~44-20[0]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[15]-&gt;crossbar open open</port>
				<port name="cin">clb.cin[0]-&gt;carry_in</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^MIN~44-20[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^MIN~44-20[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~44-20[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~165" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~165" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut4.in[1]-&gt;direct:lut4 open open</port>
									<port_rotation_map name="in">open 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~165</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~44-20[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~44-20[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~44-20[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^MIN~44-21[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~44-21[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~166" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~166" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut4.in[0]-&gt;direct:lut4 open open open</port>
									<port_rotation_map name="in">0 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~166</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~44-21[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~44-21[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~44-21[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^MIN~44-22[0]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[14]-&gt;crossbar open open</port>
				<port name="cin">fle[0].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^MIN~44-22[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^MIN~44-22[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~44-22[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~167" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~167" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open lut4.in[3]-&gt;direct:lut4</port>
									<port_rotation_map name="in">open open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~167</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~44-22[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~44-22[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~44-22[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^MIN~44-23[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~44-23[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~168" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~168" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut4.in[1]-&gt;direct:lut4 open open</port>
									<port_rotation_map name="in">open 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~168</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~44-23[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~44-23[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~44-23[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^MIN~44-24[0]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[30]-&gt;crossbar open open</port>
				<port name="cin">fle[1].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^MIN~44-24[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^MIN~44-24[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~44-24[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~169" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~169" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut4.in[2]-&gt;direct:lut4 open</port>
									<port_rotation_map name="in">open open 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~169</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~44-24[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~44-24[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~44-24[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^MIN~44-25[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~44-25[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~170" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~170" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut4.in[0]-&gt;direct:lut4 open open open</port>
									<port_rotation_map name="in">0 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~170</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~44-25[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~44-25[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~44-25[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^MIN~44-26[0]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[10]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar open open</port>
				<port name="cin">fle[2].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^MIN~44-26[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^MIN~44-26[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~44-26[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~171" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~171" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open lut4.in[3]-&gt;direct:lut4</port>
									<port_rotation_map name="in">open open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~171</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~44-26[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~44-26[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~44-26[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^MIN~44-27[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~44-27[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~172" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~172" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut4.in[0]-&gt;direct:lut4 open open open</port>
									<port_rotation_map name="in">0 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~172</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~44-27[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~44-27[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~44-27[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^MIN~44-28[0]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar clb.I[35]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar open open</port>
				<port name="cin">fle[3].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^MIN~44-28[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^MIN~44-28[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~44-28[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~173" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~173" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut4.in[1]-&gt;direct:lut4 open open</port>
									<port_rotation_map name="in">open 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~173</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~44-28[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~44-28[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~44-28[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^MIN~44-29[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~44-29[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~174" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~174" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open lut4.in[3]-&gt;direct:lut4</port>
									<port_rotation_map name="in">open open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~174</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~44-29[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~44-29[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~44-29[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^MIN~44-30[0]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[3]-&gt;crossbar open open</port>
				<port name="cin">fle[4].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^MIN~44-30[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^MIN~44-30[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~44-30[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~175" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~175" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut4.in[0]-&gt;direct:lut4 open open open</port>
									<port_rotation_map name="in">0 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~175</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~44-30[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~44-30[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~44-30[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^MIN~44-31[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~44-31[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~176" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~176" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut4.in[2]-&gt;direct:lut4 open</port>
									<port_rotation_map name="in">open open 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~176</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~44-31[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~44-31[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~44-31[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^MIN~44-32[0]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[39]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">fle[5].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="diffeq_paj_convert^MIN~44-32[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="diffeq_paj_convert^MIN~44-32[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~44-32[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">open</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~177" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~177" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut4.in[0]-&gt;direct:lut4 open open open</port>
									<port_rotation_map name="in">0 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~177</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~44-32[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">open</port>
								<port name="sumout">diffeq_paj_convert^MIN~44-32[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="n1046" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1046" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1046" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1046" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1046</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^looping_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^looping_FF</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1561" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1561" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1561" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1561" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 3 2 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1561</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^u_var~26_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^u_var~26_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1556" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[29]-&gt;crossbar fle[6].out[1]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1556" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1556" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1556" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 2 5 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1556</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^u_var~27_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^u_var~27_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1551" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1551" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1551" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1551" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 0 5 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1551</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^u_var~28_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^u_var~28_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="diffeq_paj_convert^MIN~47-20[0]" instance="clb[10]" mode="default">
		<inputs>
			<port name="I">open open diffeq_paj_convert^MIN~44-27[1] diffeq_paj_convert^MUL~46-0[29] diffeq_paj_convert^MUL~46-0[23] diffeq_paj_convert^Uinport~31 diffeq_paj_convert^MIN~44-32[1] diffeq_paj_convert^MUL~46-0[28] diffeq_paj_convert^MUL~46-0[20] diffeq_paj_convert^MUL~46-0[19] diffeq_paj_convert^MIN~44-22[1] diffeq_paj_convert^reset open open diffeq_paj_convert^MUL~46-0[30] diffeq_paj_convert^MIN~44-20[1] diffeq_paj_convert^MUL~46-0[24] diffeq_paj_convert^MUL~46-0[25] diffeq_paj_convert^MIN~44-21[1] diffeq_paj_convert^MIN~44-28[1] diffeq_paj_convert^MIN~44-26[1] diffeq_paj_convert^MUL~46-0[22] diffeq_paj_convert^MIN~44-30[1] diffeq_paj_convert^looping_FF diffeq_paj_convert^MIN~44-23[1] n1924 diffeq_paj_convert^MIN~44-31[1] diffeq_paj_convert^MIN~44-25[1] open diffeq_paj_convert^MUL~46-0[26] diffeq_paj_convert^MIN~44-29[1] open open diffeq_paj_convert^Uinport~29 diffeq_paj_convert^MIN~44-24[1] diffeq_paj_convert^MUL~46-0[27] open diffeq_paj_convert^Uinport~30 diffeq_paj_convert^MUL~46-0[21] diffeq_paj_convert^MUL~46-0[31]</port>
			<port name="cin">diffeq_paj_convert^MIN~47-19[0]</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 open open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">diffeq_paj_convert^clk</port>
		</clocks>
		<block name="diffeq_paj_convert^MIN~47-20[0]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[9]-&gt;crossbar open open</port>
				<port name="cin">clb.cin[0]-&gt;carry_in</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^MIN~47-20[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^MIN~47-20[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~47-20[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~69" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~69" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open lut4.in[3]-&gt;direct:lut4</port>
									<port_rotation_map name="in">open open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~69</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~47-20[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~47-20[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~47-20[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^MIN~47-21[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~47-21[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~70" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~70" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut4.in[1]-&gt;direct:lut4 open open</port>
									<port_rotation_map name="in">open 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~70</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~47-21[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~47-21[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~47-21[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^MIN~47-22[0]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[10]-&gt;crossbar open open</port>
				<port name="cin">fle[0].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^MIN~47-22[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^MIN~47-22[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~47-22[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~71" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~71" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut4.in[0]-&gt;direct:lut4 open open open</port>
									<port_rotation_map name="in">0 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~71</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~47-22[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~47-22[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~47-22[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^MIN~47-23[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~47-23[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~72" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~72" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut4.in[1]-&gt;direct:lut4 open open</port>
									<port_rotation_map name="in">open 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~72</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~47-23[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~47-23[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~47-23[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^MIN~47-24[0]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[27]-&gt;crossbar open open</port>
				<port name="cin">fle[1].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^MIN~47-24[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^MIN~47-24[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~47-24[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~73" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~73" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut4.in[0]-&gt;direct:lut4 open open open</port>
									<port_rotation_map name="in">0 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~73</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~47-24[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~47-24[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~47-24[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^MIN~47-25[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~47-25[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~74" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~74" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut4.in[1]-&gt;direct:lut4 open open</port>
									<port_rotation_map name="in">open 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~74</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~47-25[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~47-25[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~47-25[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^MIN~47-26[0]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[17]-&gt;crossbar open open</port>
				<port name="cin">fle[2].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^MIN~47-26[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^MIN~47-26[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~47-26[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~75" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~75" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open lut4.in[3]-&gt;direct:lut4</port>
									<port_rotation_map name="in">open open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~75</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~47-26[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~47-26[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~47-26[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^MIN~47-27[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~47-27[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~76" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~76" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut4.in[0]-&gt;direct:lut4 open open open</port>
									<port_rotation_map name="in">0 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~76</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~47-27[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~47-27[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~47-27[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^MIN~47-28[0]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[35]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[19]-&gt;crossbar open open</port>
				<port name="cin">fle[3].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^MIN~47-28[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^MIN~47-28[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~47-28[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~77" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~77" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut4.in[0]-&gt;direct:lut4 open open open</port>
									<port_rotation_map name="in">0 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~77</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~47-28[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~47-28[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~47-28[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^MIN~47-29[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~47-29[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~78" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~78" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut4.in[1]-&gt;direct:lut4 open open</port>
									<port_rotation_map name="in">open 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~78</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~47-29[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~47-29[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~47-29[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^MIN~47-30[0]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[14]-&gt;crossbar open open</port>
				<port name="cin">fle[4].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^MIN~47-30[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^MIN~47-30[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~47-30[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~79" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~79" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut4.in[1]-&gt;direct:lut4 open open</port>
									<port_rotation_map name="in">open 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~79</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~47-30[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~47-30[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~47-30[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^MIN~47-31[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~47-31[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~80" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~80" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open lut4.in[3]-&gt;direct:lut4</port>
									<port_rotation_map name="in">open open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~80</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~47-31[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^MIN~47-31[0]</port>
								<port name="sumout">diffeq_paj_convert^MIN~47-31[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^MIN~47-32[0]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">open open clb.I[39]-&gt;crossbar clb.I[6]-&gt;crossbar open open</port>
				<port name="cin">fle[5].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^MIN~47-32[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^MIN~47-32[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^MIN~47-32[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">open</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="lNOT~81" instance="lut4[1]" mode="lut4">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="lNOT~81" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut4.in[2]-&gt;direct:lut4 open</port>
									<port_rotation_map name="in">open open 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lNOT~81</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^MIN~47-32[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">open</port>
								<port name="sumout">diffeq_paj_convert^MIN~47-32[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="n1546" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[33]-&gt;crossbar clb.I[25]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1546" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1546" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1546" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 0 5 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1546</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^u_var~29_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^u_var~29_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1541" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[37]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[5].out[1]-&gt;crossbar clb.I[25]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1541" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1541" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1541" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1541</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^u_var~30_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^u_var~30_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1536" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[11]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1536" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1536" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1536" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 1 3 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1536</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^u_var~31_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^u_var~31_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="diffeq_paj_convert^ADD~48-20[0]" instance="clb[11]" mode="default">
		<inputs>
			<port name="I">diffeq_paj_convert^MUL~0[29] diffeq_paj_convert^y_var~25_FF diffeq_paj_convert^y_var~20_FF diffeq_paj_convert^y_var~26_FF open diffeq_paj_convert^MUL~0[22] diffeq_paj_convert^Yinport~29 open diffeq_paj_convert^y_var~22_FF diffeq_paj_convert^Yinport~30 open diffeq_paj_convert^MUL~0[19] open diffeq_paj_convert^MUL~0[20] open diffeq_paj_convert^MUL~0[25] diffeq_paj_convert^MUL~0[24] diffeq_paj_convert^MUL~0[27] diffeq_paj_convert^MUL~0[30] diffeq_paj_convert^MUL~0[26] diffeq_paj_convert^MUL~0[28] diffeq_paj_convert^MUL~0[23] diffeq_paj_convert^y_var~23_FF diffeq_paj_convert^y_var~21_FF open diffeq_paj_convert^Yinport~31 diffeq_paj_convert^looping_FF diffeq_paj_convert^y_var~27_FF n1924 open diffeq_paj_convert^y_var~28_FF diffeq_paj_convert^y_var~19_FF open open diffeq_paj_convert^y_var~24_FF diffeq_paj_convert^reset open diffeq_paj_convert^MUL~0[21] diffeq_paj_convert^MUL~0[31] open</port>
			<port name="cin">diffeq_paj_convert^ADD~48-19[0]</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 open open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">diffeq_paj_convert^clk</port>
		</clocks>
		<block name="diffeq_paj_convert^ADD~48-20[0]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[31]-&gt;crossbar open open</port>
				<port name="cin">clb.cin[0]-&gt;carry_in</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^ADD~48-20[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^ADD~48-20[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~48-20[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~48-20[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~48-20[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~48-20[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^ADD~48-21[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~48-21[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~48-21[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~48-21[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~48-21[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^ADD~48-22[0]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[5]-&gt;crossbar open open</port>
				<port name="cin">fle[0].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^ADD~48-22[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^ADD~48-22[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~48-22[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~48-22[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~48-22[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~48-22[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^ADD~48-23[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~48-23[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~48-23[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~48-23[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~48-23[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^ADD~48-24[0]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[21]-&gt;crossbar open open</port>
				<port name="cin">fle[1].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^ADD~48-24[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^ADD~48-24[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~48-24[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~48-24[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~48-24[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~48-24[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^ADD~48-25[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~48-25[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~48-25[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~48-25[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~48-25[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^ADD~48-26[0]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[19]-&gt;crossbar open open</port>
				<port name="cin">fle[2].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^ADD~48-26[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^ADD~48-26[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~48-26[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~48-26[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~48-26[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~48-26[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^ADD~48-27[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~48-27[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~48-27[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~48-27[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~48-27[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^ADD~48-28[0]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[27]-&gt;crossbar open open</port>
				<port name="cin">fle[3].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^ADD~48-28[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^ADD~48-28[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~48-28[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~48-28[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~48-28[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~48-28[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^ADD~48-29[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~48-29[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~48-29[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~48-29[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~48-29[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^ADD~48-30[0]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[18]-&gt;crossbar open open</port>
				<port name="cin">fle[4].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^ADD~48-30[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^ADD~48-30[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~48-30[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~48-30[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~48-30[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~48-30[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^ADD~48-31[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~48-31[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~48-31[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~48-31[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~48-31[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^ADD~48-32[0]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[38]-&gt;crossbar open fle[9].out[0]-&gt;crossbar open open</port>
				<port name="cin">fle[5].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^ADD~48-32[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^ADD~48-32[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~48-32[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">open</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~48-32[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">open</port>
								<port name="sumout">diffeq_paj_convert^ADD~48-32[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="n1701" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[6]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[35]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1701" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1701" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1701" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 0 1 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1701</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^y_var~29_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^y_var~29_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1696" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[35]-&gt;crossbar fle[5].out[1]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[26]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1696" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1696" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1696" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 0 3 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1696</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^y_var~30_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^y_var~30_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1691" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[25]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[35]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1691" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1691" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1691" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 3 2 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1691</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^y_var~31_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^y_var~31_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="diffeq_paj_convert^ADD~49-20[0]" instance="clb[12]" mode="default">
		<inputs>
			<port name="I">open diffeq_paj_convert^DXport~24 diffeq_paj_convert^DXport~28 diffeq_paj_convert^x_var~20_FF diffeq_paj_convert^DXport~19 diffeq_paj_convert^Xinport~30 open diffeq_paj_convert^x_var~22_FF diffeq_paj_convert^x_var~27_FF n1924 diffeq_paj_convert^DXport~21 diffeq_paj_convert^Aport~28 open diffeq_paj_convert^Xinport~31 diffeq_paj_convert^DXport~29 open diffeq_paj_convert^DXport~22 diffeq_paj_convert^DXport~26 diffeq_paj_convert^x_var~28_FF diffeq_paj_convert^x_var~26_FF diffeq_paj_convert^DXport~23 open diffeq_paj_convert^looping_FF open open diffeq_paj_convert^DXport~30 open diffeq_paj_convert^Xinport~29 diffeq_paj_convert^DXport~25 diffeq_paj_convert^DXport~31 diffeq_paj_convert^x_var~25_FF diffeq_paj_convert^DXport~27 diffeq_paj_convert^x_var~19_FF diffeq_paj_convert^x_var~24_FF diffeq_paj_convert^DXport~20 open diffeq_paj_convert^reset diffeq_paj_convert^x_var~21_FF open diffeq_paj_convert^x_var~23_FF</port>
			<port name="cin">diffeq_paj_convert^ADD~49-19[0]</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 open open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 open fle[6].out[1]-&gt;clbouts2 open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">diffeq_paj_convert^clk</port>
		</clocks>
		<block name="diffeq_paj_convert^ADD~49-20[0]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[32]-&gt;crossbar open open</port>
				<port name="cin">clb.cin[0]-&gt;carry_in</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^ADD~49-20[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^ADD~49-20[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~49-20[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~49-20[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~49-20[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~49-20[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^ADD~49-21[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~49-21[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~49-21[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~49-21[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~49-21[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^ADD~49-22[0]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[16]-&gt;crossbar open open</port>
				<port name="cin">fle[0].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^ADD~49-22[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^ADD~49-22[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~49-22[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~49-22[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~49-22[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~49-22[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^ADD~49-23[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~49-23[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~49-23[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~49-23[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~49-23[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^ADD~49-24[0]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[39]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[20]-&gt;crossbar open open</port>
				<port name="cin">fle[1].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^ADD~49-24[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^ADD~49-24[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~49-24[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~49-24[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~49-24[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~49-24[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^ADD~49-25[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~49-25[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~49-25[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~49-25[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~49-25[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^ADD~49-26[0]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[17]-&gt;crossbar open open</port>
				<port name="cin">fle[2].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^ADD~49-26[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^ADD~49-26[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~49-26[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~49-26[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~49-26[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~49-26[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^ADD~49-27[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~49-27[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~49-27[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~49-27[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~49-27[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^ADD~49-28[0]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[18]-&gt;crossbar open open</port>
				<port name="cin">fle[3].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^ADD~49-28[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^ADD~49-28[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~49-28[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~49-28[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~49-28[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~49-28[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^ADD~49-29[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~49-29[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~49-29[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~49-29[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~49-29[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^ADD~49-30[0]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[14]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar open open</port>
				<port name="cin">fle[4].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^ADD~49-30[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^ADD~49-30[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~49-30[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~49-30[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~49-30[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~49-30[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="diffeq_paj_convert^ADD~49-31[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~49-31[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~49-31[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">diffeq_paj_convert^ADD~49-31[0]</port>
								<port name="sumout">diffeq_paj_convert^ADD~49-31[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="diffeq_paj_convert^ADD~49-32[0]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar clb.I[29]-&gt;crossbar open clb.I[11]-&gt;crossbar clb.I[18]-&gt;crossbar open</port>
				<port name="cin">fle[5].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="diffeq_paj_convert^ADD~49-32[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="diffeq_paj_convert^ADD~49-32[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="diffeq_paj_convert^ADD~49-32[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">open</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="diffeq_paj_convert^ADD~49-32[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">open</port>
								<port name="sumout">diffeq_paj_convert^ADD~49-32[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="n1946_1" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n1946_1" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n1946_1" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1946_1" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open open 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1946_1</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="n1871" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[22]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1871" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1871" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1871" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 4 5 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1871</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^x_var~29_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^x_var~29_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1866" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[9]-&gt;crossbar fle[5].out[1]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1866" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1866" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1866" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1866</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^x_var~30_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^x_var~30_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1861" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[13]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1861" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1861" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1861" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 4 2 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1861</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^x_var~31_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^x_var~31_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n1566" instance="clb[13]" mode="default">
		<inputs>
			<port name="I">open open open open open open open diffeq_paj_convert^u_var~30_FF open open open diffeq_paj_convert^MIN~47-20[1] diffeq_paj_convert^u_var~29_FF diffeq_paj_convert^Uinport~25 diffeq_paj_convert^Uinport~19 open diffeq_paj_convert^Uinport~21 open diffeq_paj_convert^MIN~47-22[1] n1924 diffeq_paj_convert^MIN~47-26[1] open diffeq_paj_convert^Uinport~20 diffeq_paj_convert^reset open open open diffeq_paj_convert^looping_FF open open diffeq_paj_convert^u_var~31_FF open open open open open open open diffeq_paj_convert^MIN~47-21[1] open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 open open open open fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 open fle[5].out[1]-&gt;clbouts2 open fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">diffeq_paj_convert^clk</port>
		</clocks>
		<block name="n1586" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[16]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1586" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1586" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1586" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 1 5 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1586</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^u_var~21_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^u_var~21_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1116" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[27]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar fle[1].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1116" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1116" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1116" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1116" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1116" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 3 0 1 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1116</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Uoutport~20_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Uoutport~20</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1591" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[27]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1591" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1591" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1591" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 0 5 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1591</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^u_var~20_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^u_var~20_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1106" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[19]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1106" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1106" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1106" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1106" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1106" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 2 0 4 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1106</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Uoutport~19_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Uoutport~19</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1596" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[23]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[19]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1596" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1596" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1596" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 4 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1596</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^u_var~19_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^u_var~19_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1161" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[1]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1161" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1161" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1161" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1161" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1161" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 2 3 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1161</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Uoutport~29_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Uoutport~29</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1566" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[19]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[20]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1566" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1566" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1566" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 1 4 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1566</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^u_var~25_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^u_var~25_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1171" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1171" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1171" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1171" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1171" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1171" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 2 3 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1171</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Uoutport~30_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Uoutport~30</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1176" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[30]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1176" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1176" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1176" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1176" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1176" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 0 4 2 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1176</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Uoutport~31_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Uoutport~31</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1141" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[19]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[27]-&gt;crossbar fle[6].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1141" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1141" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1141" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1141" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1141" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 2 4 3 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1141</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Uoutport~25_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Uoutport~25</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1571" instance="clb[14]" mode="default">
		<inputs>
			<port name="I">open open diffeq_paj_convert^MIN~47-24[1] diffeq_paj_convert^looping_FF diffeq_paj_convert^reset open open diffeq_paj_convert^Uinport~23 open open diffeq_paj_convert^MIN~47-2[1] diffeq_paj_convert^Uinport~22 diffeq_paj_convert^Uinport~1 open diffeq_paj_convert^Uinport~15 open open open diffeq_paj_convert^Uinport~24 diffeq_paj_convert^MIN~47-25[1] open open open n1924 open open open open open open diffeq_paj_convert^MIN~47-23[1] diffeq_paj_convert^MIN~47-16[1] open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 open open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 open open fle[7].out[1]-&gt;clbouts2 open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">diffeq_paj_convert^clk</port>
		</clocks>
		<block name="n1056" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[3]-&gt;crossbar fle[1].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1056" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1056" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1056" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1056" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1056" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 4 2 3 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1056</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Uoutport~1_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Uoutport~1</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1686" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[3]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1686" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1686" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1686" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 1 4 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1686</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^u_var~1_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^u_var~1_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1616" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[31]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1616" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1616" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1616" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 2 3 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1616</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^u_var~15_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^u_var~15_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1086" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[23]-&gt;crossbar fle[3].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1086" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1086" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1086" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1086" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1086" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 0 1 2 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1086</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Uoutport~15_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Uoutport~15</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1131" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1131" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1131" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1131" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1131" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1131" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 0 2 4 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1131</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Uoutport~23_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Uoutport~23</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1576" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1576" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1576" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1576" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 4 3 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1576</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^u_var~23_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^u_var~23_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1571" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[3]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[19]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1571" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1571" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1571" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 4 5 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1571</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^u_var~24_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^u_var~24_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1126" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[23]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1126" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1126" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1126" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1126" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1126" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 4 2 0 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1126</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Uoutport~22_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Uoutport~22</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1581" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[11]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1581" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1581" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1581" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 0 2 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1581</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^u_var~22_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^u_var~22_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1136" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[3]-&gt;crossbar fle[9].out[1]-&gt;crossbar fle[6].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1136" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1136" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1136" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1136" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1136" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 2 3 4 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1136</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Uoutport~24_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Uoutport~24</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1706" instance="clb[15]" mode="default">
		<inputs>
			<port name="I">open diffeq_paj_convert^Yinport~19 open diffeq_paj_convert^reset open open diffeq_paj_convert^ADD~48-22[1] open open diffeq_paj_convert^ADD~48-29[1] open open open diffeq_paj_convert^ADD~48-21[1] open open open open open open diffeq_paj_convert^y_var~29_FF open diffeq_paj_convert^ADD~48-20[1] diffeq_paj_convert^looping_FF diffeq_paj_convert^Yinport~21 diffeq_paj_convert^Yinport~28 diffeq_paj_convert^y_var~31_FF diffeq_paj_convert^Yinport~20 diffeq_paj_convert^y_var~30_FF open open open open open open open open open open n1924</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 open open open open fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 open fle[5].out[1]-&gt;clbouts2 open fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">diffeq_paj_convert^clk</port>
		</clocks>
		<block name="n1741" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[24]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1741" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1741" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1741" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 1 5 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1741</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^y_var~21_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^y_var~21_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1436" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[39]-&gt;crossbar clb.I[23]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar fle[1].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1436" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1436" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1436" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1436" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1436" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 3 0 1 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1436</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Youtport~20_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Youtport~20</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1746" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[23]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1746" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1746" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1746" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 0 5 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1746</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^y_var~20_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^y_var~20_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1426" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[39]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1426" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1426" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1426" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1426" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1426" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 2 0 4 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1426</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Youtport~19_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Youtport~19</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1751" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[3]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[39]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1751" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1751" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1751" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 4 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1751</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^y_var~19_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^y_var~19_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1481" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[1]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1481" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1481" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1481" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1481" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1481" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 2 3 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1481</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Youtport~29_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Youtport~29</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1706" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[39]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1706" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1706" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1706" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 1 4 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1706</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^y_var~28_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^y_var~28_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1491" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[28]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1491" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1491" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1491" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1491" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1491" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 2 3 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1491</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Youtport~30_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Youtport~30</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1496" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[26]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1496" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1496" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1496" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1496" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1496" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 0 4 2 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1496</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Youtport~31_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Youtport~31</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1476" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[39]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[23]-&gt;crossbar fle[6].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1476" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1476" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1476" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1476" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1476" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 2 4 3 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1476</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Youtport~28_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Youtport~28</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1711" instance="clb[16]" mode="default">
		<inputs>
			<port name="I">open open open diffeq_paj_convert^reset diffeq_paj_convert^Yinport~25 open open open open open open diffeq_paj_convert^Yinport~23 open open open n1924 open diffeq_paj_convert^ADD~48-28[1] diffeq_paj_convert^Yinport~22 diffeq_paj_convert^Yinport~27 open diffeq_paj_convert^ADD~48-25[1] diffeq_paj_convert^Yinport~24 open diffeq_paj_convert^looping_FF diffeq_paj_convert^ADD~48-23[1] open open open open open diffeq_paj_convert^ADD~48-24[1] open open open diffeq_paj_convert^ADD~48-26[1] open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 open fle[2].out[1]-&gt;clbouts2 open fle[4].out[1]-&gt;clbouts2 open open fle[7].out[1]-&gt;clbouts2 open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">diffeq_paj_convert^clk</port>
		</clocks>
		<block name="n1461" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[15]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1461" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1461" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1461" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1461" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1461" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 0 2 4 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1461</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Youtport~25_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Youtport~25</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1721" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[24]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[35]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1721" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1721" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1721" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 5 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1721</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^y_var~25_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^y_var~25_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1456" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[24]-&gt;crossbar fle[2].out[1]-&gt;crossbar fle[3].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1456" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1456" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1456" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1456" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1456" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 2 3 4 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1456</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Youtport~24_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Youtport~24</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1726" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[3]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1726" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1726" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1726" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 0 2 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1726</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^y_var~24_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^y_var~24_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1451" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[24]-&gt;crossbar fle[4].out[1]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[15]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1451" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1451" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1451" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1451" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1451" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 3 4 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1451</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Youtport~23_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Youtport~23</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1731" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[24]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1731" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1731" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1731" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 0 3 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1731</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^y_var~23_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^y_var~23_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1711" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1711" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1711" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1711" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 3 0 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1711</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^y_var~27_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^y_var~27_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1446" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[24]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[7].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1446" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1446" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1446" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1446" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1446" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 1 3 0 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1446</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Youtport~22_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Youtport~22</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1736" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[25]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1736" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1736" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1736" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 5 4 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1736</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^y_var~22_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^y_var~22_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1471" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar clb.I[15]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[24]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1471" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1471" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1471" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1471" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1471" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 2 4 1 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1471</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Youtport~27_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Youtport~27</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1716" instance="clb[17]" mode="default">
		<inputs>
			<port name="I">open diffeq_paj_convert^reset open open open open diffeq_paj_convert^Uinport~2 n1924 open open open diffeq_paj_convert^Uinport~3 diffeq_paj_convert^ADD~48-27[1] diffeq_paj_convert^MIN~47-3[1] open diffeq_paj_convert^Uinport~4 open open diffeq_paj_convert^Yinport~26 open diffeq_paj_convert^looping_FF open open open open diffeq_paj_convert^MIN~47-18[1] diffeq_paj_convert^Uinport~17 diffeq_paj_convert^MIN~47-4[1] open open open open open diffeq_paj_convert^MIN~47-5[1] open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open open fle[0].out[1]-&gt;clbouts2 open fle[2].out[1]-&gt;clbouts2 open fle[4].out[1]-&gt;clbouts2 open open open fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">diffeq_paj_convert^clk</port>
		</clocks>
		<block name="n1181" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[7]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1181" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1181" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1181" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1181" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1181" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 4 2 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1181</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Uoutport~4_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Uoutport~4</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1671" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[7]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[33]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1671" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1671" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1671" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 4 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1671</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^u_var~4_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^u_var~4_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1166" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[7]-&gt;crossbar fle[2].out[1]-&gt;crossbar fle[3].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1166" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1166" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1166" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1166" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1166" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 1 2 4 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1166</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Uoutport~3_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Uoutport~3</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1676" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[20]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1676" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1676" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1676" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 3 4 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1676</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^u_var~3_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^u_var~3_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1111" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[1]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1111" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1111" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1111" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1111" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1111" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 0 3 2 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1111</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Uoutport~2_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Uoutport~2</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1681" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1681" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1681" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1681" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 0 5 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1681</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^u_var~2_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^u_var~2_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1716" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1716" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1716" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1716" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 5 4 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1716</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^y_var~26_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^y_var~26_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1606" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[26]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1606" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1606" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1606" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 5 4 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1606</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^u_var~17_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^u_var~17_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1096" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[20]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1096" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1096" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1096" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1096" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1096" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 3 0 4 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1096</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Uoutport~17_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Uoutport~17</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1466" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[7]-&gt;crossbar fle[9].out[1]-&gt;crossbar fle[6].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1466" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1466" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1466" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1466" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1466" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 1 2 4 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1466</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Youtport~26_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Youtport~26</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1876" instance="clb[18]" mode="default">
		<inputs>
			<port name="I">open n1924 n1944 diffeq_paj_convert^Xinport~27 open open diffeq_paj_convert^ADD~49-28[1] open diffeq_paj_convert^Xinport~18 diffeq_paj_convert^Aport~26 n1947_1 n1952_1 diffeq_paj_convert^x_var~30_FF diffeq_paj_convert^Aport~30 n1946_1 open diffeq_paj_convert^x_var~29_FF open n1956_1 diffeq_paj_convert^reset open diffeq_paj_convert^Xinport~28 open diffeq_paj_convert^Aport~31 open diffeq_paj_convert^ADD~49-29[1] diffeq_paj_convert^Aport~27 open open diffeq_paj_convert^Aport~18 open diffeq_paj_convert^Aport~29 open diffeq_paj_convert^ADD~49-19[1] diffeq_paj_convert^Aport~28 open diffeq_paj_convert^x_var~26_FF n1955 diffeq_paj_convert^x_var~31_FF diffeq_paj_convert^looping_FF</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open open fle[0].out[1]-&gt;clbouts2 open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">diffeq_paj_convert^clk</port>
		</clocks>
		<block name="n1948" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar open fle[2].out[0]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[26]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1948" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1948" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n1948" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n1948" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1948" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open 2 1 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1948</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="n1942_1" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[10]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[7].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1942_1" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n1942_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1942_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 0 3 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1942_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n1881" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1881" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1881" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1881" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 3 5 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1881</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^x_var~27_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^x_var~27_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1951_1" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[11]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1951_1" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1951_1" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n1951_1" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n1951_1" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1951_1" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 1 2 4 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1951_1</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="n1926" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[19]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[39]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1926" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1926" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1926" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 1 0 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1926</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^x_var~18_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^x_var~18_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1943" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar clb.I[2]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[29]-&gt;crossbar fle[9].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1943" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n1943" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1943" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 3 4 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1943</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n1876" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1876" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1876" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1876" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 5 0 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1876</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^x_var~28_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^x_var~28_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1945" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[38]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1945" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n1945" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1945" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 3 4 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1945</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n1954" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[38]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[16]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1954" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n1954" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1954" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 3 5 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1954</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n1953" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[8].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[34]-&gt;crossbar fle[7].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1953" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1953" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n1953" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n1953" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1953" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 3 0 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1953</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1601" instance="clb[19]" mode="default">
		<inputs>
			<port name="I">open diffeq_paj_convert^Uinport~18 open open open diffeq_paj_convert^Uinport~6 open diffeq_paj_convert^looping_FF open diffeq_paj_convert^Uinport~8 open open open open open diffeq_paj_convert^reset open open diffeq_paj_convert^MIN~47-9[1] n1924 open open open diffeq_paj_convert^Uinport~7 open open open diffeq_paj_convert^MIN~47-8[1] open open diffeq_paj_convert^MIN~47-19[1] open open open diffeq_paj_convert^MIN~47-6[1] diffeq_paj_convert^Uinport~5 open diffeq_paj_convert^MIN~47-7[1] open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 open fle[2].out[1]-&gt;clbouts2 open fle[4].out[1]-&gt;clbouts2 open open fle[7].out[1]-&gt;clbouts2 open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">diffeq_paj_convert^clk</port>
		</clocks>
		<block name="n1201" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[19]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[15]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1201" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1201" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1201" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1201" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1201" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 0 2 4 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1201</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Uoutport~8_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Uoutport~8</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1651" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[7]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[18]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1651" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1651" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1651" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 5 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1651</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^u_var~8_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^u_var~8_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1196" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[7]-&gt;crossbar fle[2].out[1]-&gt;crossbar fle[3].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1196" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1196" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1196" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1196" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1196" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 2 3 4 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1196</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Uoutport~7_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Uoutport~7</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1656" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[15]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1656" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1656" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1656" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 0 2 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1656</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^u_var~7_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^u_var~7_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1191" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[7]-&gt;crossbar fle[4].out[1]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[19]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1191" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1191" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1191" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1191" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1191" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 3 4 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1191</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Uoutport~6_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Uoutport~6</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1661" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1661" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1661" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1661" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 0 3 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1661</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^u_var~6_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^u_var~6_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1601" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[15]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1601" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1601" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1601" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 3 0 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1601</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^u_var~18_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^u_var~18_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1186" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[7]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[7].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1186" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1186" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1186" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1186" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1186" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 1 3 0 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1186</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Uoutport~5_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Uoutport~5</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1666" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[35]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[34]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1666" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1666" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1666" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 5 4 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1666</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^u_var~5_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^u_var~5_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1101" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar clb.I[19]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1101" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1101" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1101" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1101" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1101" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 2 4 1 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1101</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Uoutport~18_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Uoutport~18</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1886" instance="clb[20]" mode="default">
		<inputs>
			<port name="I">diffeq_paj_convert^reset diffeq_paj_convert^ADD~49-20[1] diffeq_paj_convert^Aport~20 diffeq_paj_convert^Aport~24 open diffeq_paj_convert^Aport~21 open diffeq_paj_convert^Aport~26 open diffeq_paj_convert^ADD~49-26[1] open diffeq_paj_convert^Xinport~19 open diffeq_paj_convert^Xinport~25 n1948 n1924 open n1946_1 diffeq_paj_convert^x_var~21_FF diffeq_paj_convert^Aport~23 diffeq_paj_convert^ADD~49-27[1] diffeq_paj_convert^Xinport~20 open diffeq_paj_convert^ADD~49-21[1] diffeq_paj_convert^looping_FF diffeq_paj_convert^Aport~19 diffeq_paj_convert^x_var~23_FF diffeq_paj_convert^Aport~25 open diffeq_paj_convert^Xinport~24 open diffeq_paj_convert^x_var~22_FF open diffeq_paj_convert^ADD~49-25[1] open n1945 open diffeq_paj_convert^Aport~22 open diffeq_paj_convert^Xinport~26</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open fle[5].out[1]-&gt;clbouts2 open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">diffeq_paj_convert^clk</port>
		</clocks>
		<block name="n1950" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[26]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1950" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n1950" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1950" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 4 1 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1950</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n1921" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1921" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1921" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1921" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 3 5 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1921</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^x_var~19_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^x_var~19_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1916" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[21]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1916" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1916" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1916" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 2 1 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1916</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^x_var~20_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^x_var~20_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1949" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[2]-&gt;crossbar open fle[2].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1949" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1949" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n1949" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n1949" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1949" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 0 3 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1949</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="n1944" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar fle[5].out[1]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[35]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[3].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1944" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n1944" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1944" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 3 0 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1944</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n1947_1" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar open clb.I[3]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1947_1" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1947_1" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n1947_1" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n1947_1" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1947_1" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 2 3 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1947_1</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="n1886" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[15]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[20]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1886" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1886" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1886" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 1 5 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1886</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^x_var~26_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^x_var~26_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1891" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[9]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1891" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1891" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1891" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 0 1 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1891</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^x_var~25_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^x_var~25_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1896" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[24]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1896" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1896" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1896" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 0 4 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1896</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^x_var~24_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^x_var~24_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1952_1" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[27]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1952_1" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n1952_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1952_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 5 4 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1952_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n1611" instance="clb[21]" mode="default">
		<inputs>
			<port name="I">open open diffeq_paj_convert^reset n1924 open open open open diffeq_paj_convert^Uinport~16 open diffeq_paj_convert^MIN~47-11[1] diffeq_paj_convert^MIN~47-17[1] open open diffeq_paj_convert^Uinport~10 diffeq_paj_convert^looping_FF open open diffeq_paj_convert^Uinport~9 open open diffeq_paj_convert^MIN~47-13[1] open diffeq_paj_convert^MIN~47-12[1] open open diffeq_paj_convert^MIN~47-10[1] open open open open open open open open open diffeq_paj_convert^Uinport~11 open diffeq_paj_convert^Uinport~12 open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 open fle[2].out[1]-&gt;clbouts2 open fle[4].out[1]-&gt;clbouts2 open open fle[7].out[1]-&gt;clbouts2 open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">diffeq_paj_convert^clk</port>
		</clocks>
		<block name="n1071" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1071" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1071" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1071" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1071" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1071" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 0 2 4 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1071</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Uoutport~12_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Uoutport~12</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1631" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[15]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[21]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1631" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1631" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1631" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 5 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1631</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^u_var~12_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^u_var~12_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1066" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[15]-&gt;crossbar fle[2].out[1]-&gt;crossbar fle[3].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1066" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1066" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1066" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1066" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1066" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 2 3 4 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1066</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Uoutport~11_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Uoutport~11</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1636" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[2]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1636" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1636" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1636" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 0 2 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1636</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^u_var~11_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^u_var~11_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1061" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[15]-&gt;crossbar fle[4].out[1]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1061" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1061" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1061" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1061" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1061" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 3 4 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1061</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Uoutport~10_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Uoutport~10</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1641" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[15]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1641" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1641" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1641" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 0 3 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1641</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^u_var~10_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^u_var~10_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1611" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1611" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1611" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1611" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 3 0 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1611</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^u_var~16_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^u_var~16_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1206" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[15]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[7].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1206" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1206" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1206" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1206" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1206" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 1 3 0 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1206</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Uoutport~9_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Uoutport~9</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1646" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[26]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1646" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1646" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1646" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 5 4 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1646</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^u_var~9_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^u_var~9_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1091" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[15]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1091" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1091" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1091" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1091" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1091" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 2 4 1 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1091</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Uoutport~16_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Uoutport~16</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1901" instance="clb[22]" mode="default">
		<inputs>
			<port name="I">open diffeq_paj_convert^ADD~49-24[1] open open diffeq_paj_convert^ADD~49-22[1] open open diffeq_paj_convert^looping_FF diffeq_paj_convert^x_var~19_FF diffeq_paj_convert^ADD~49-23[1] open diffeq_paj_convert^Aport~19 open n1924 open diffeq_paj_convert^reset diffeq_paj_convert^Aport~21 diffeq_paj_convert^Aport~23 diffeq_paj_convert^Xinport~23 diffeq_paj_convert^Xinport~21 open open diffeq_paj_convert^Aport~20 open open diffeq_paj_convert^x_var~20_FF open diffeq_paj_convert^Xinport~22 open open diffeq_paj_convert^Aport~22 open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">diffeq_paj_convert^clk</port>
		</clocks>
		<block name="n1276" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[13]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1276" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1276" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1276" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1276" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1276" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 0 3 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1276</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Xoutport~20_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Xoutport~20</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1266" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[13]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[8]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1266" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1266" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1266" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1266" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1266" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 3 2 4 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1266</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Xoutport~19_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Xoutport~19</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1286" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[13]-&gt;crossbar fle[8].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1286" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1286" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1286" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1286" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1286" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 3 1 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1286</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Xoutport~22_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Xoutport~22</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1281" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[13]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[15]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1281" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1281" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1281" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1281" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1281" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 3 2 4 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1281</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Xoutport~21_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Xoutport~21</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1291" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[15]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1291" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1291" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1291" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1291" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1291" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 0 3 4 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1291</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Xoutport~23_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Xoutport~23</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1911" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[7]-&gt;crossbar fle[5].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1911" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1911" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1911" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 0 4 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1911</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^x_var~21_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^x_var~21_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1901" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1901" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1901" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1901" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 2 3 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1901</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^x_var~23_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^x_var~23_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1957_1" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[16]-&gt;crossbar fle[5].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1957_1" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n1957_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1957_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1957_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n1906" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[9]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1906" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1906" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1906" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 4 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1906</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^x_var~22_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^x_var~22_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1956_1" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[30]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1956_1" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1956_1" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n1956_1" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n1956_1" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1956_1" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 4 0 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1956_1</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1621" instance="clb[23]" mode="default">
		<inputs>
			<port name="I">diffeq_paj_convert^Aport~11 diffeq_paj_convert^Uinport~0 open diffeq_paj_convert^Xinport~11 open n1924 diffeq_paj_convert^Aport~10 open open diffeq_paj_convert^MIN~47-1[1] open diffeq_paj_convert^MIN~47-14[1] open diffeq_paj_convert^reset open diffeq_paj_convert^ADD~49-11[1] diffeq_paj_convert^ADD~49-12[1] diffeq_paj_convert^looping_FF open open open open open open open diffeq_paj_convert^Uinport~14 open diffeq_paj_convert^Uinport~13 open open open open open open open diffeq_paj_convert^MIN~47-15[1] open open open diffeq_paj_convert^Xinport~10</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 open open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 open open fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 open open fle[7].out[1]-&gt;clbouts2 open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">diffeq_paj_convert^clk</port>
		</clocks>
		<block name="n1966" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[39]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[17]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1966" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1966" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1966" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 3 0 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1966</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^x_var~10_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^x_var~10_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1938" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1938" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1938" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n1938" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n1938" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1938" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 2 0 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1938</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="n1961" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[3]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1961" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1961" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1961" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 5 2 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1961</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^x_var~11_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^x_var~11_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1226" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[13]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1226" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1226" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1226" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1226" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1226" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 0 4 3 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1226</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Xoutport~11_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Xoutport~11</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1051" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[1]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[13]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1051" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1051" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1051" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1051" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1051" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 0 3 2 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1051</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Uoutport~0_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Uoutport~0</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1531" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[5]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1531" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1531" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1531" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 3 1 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1531</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^u_var~0_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^u_var~0_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1621" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[35]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1621" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1621" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1621" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 5 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1621</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^u_var~14_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^u_var~14_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1076" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[5]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[17]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1076" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1076" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1076" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1076" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1076" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 2 0 4 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1076</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Uoutport~13_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Uoutport~13</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1626" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1626" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1626" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1626" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 3 2 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1626</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^u_var~13_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^u_var~13_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1081" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar fle[9].out[1]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[17]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1081" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1081" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1081" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1081" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1081" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 4 0 2 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1081</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Uoutport~14_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Uoutport~14</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1756" instance="clb[24]" mode="default">
		<inputs>
			<port name="I">open diffeq_paj_convert^ADD~48-2[1] open diffeq_paj_convert^ADD~48-19[1] open open open n1924 open diffeq_paj_convert^Yinport~3 open diffeq_paj_convert^Yinport~0 diffeq_paj_convert^Yinport~1 open open diffeq_paj_convert^ADD~48-1[1] diffeq_paj_convert^Yinport~2 open open diffeq_paj_convert^ADD~48-4[1] diffeq_paj_convert^Yinport~18 open open open diffeq_paj_convert^looping_FF open open open open open open diffeq_paj_convert^reset open open open diffeq_paj_convert^ADD~48-3[1] open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 open fle[2].out[1]-&gt;clbouts2 open fle[4].out[1]-&gt;clbouts2 open open fle[7].out[1]-&gt;clbouts2 open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">diffeq_paj_convert^clk</port>
		</clocks>
		<block name="n1486" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[31]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1486" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1486" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1486" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1486" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1486" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 0 2 4 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1486</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Youtport~3_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Youtport~3</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1831" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[24]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[19]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1831" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1831" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1831" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 5 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1831</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^y_var~3_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^y_var~3_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1431" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[24]-&gt;crossbar fle[2].out[1]-&gt;crossbar fle[3].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1431" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1431" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1431" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1431" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1431" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 2 3 4 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1431</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Youtport~2_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Youtport~2</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1836" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[31]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1836" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1836" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1836" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 0 2 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1836</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^y_var~2_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^y_var~2_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1376" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[24]-&gt;crossbar fle[4].out[1]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1376" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1376" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1376" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1376" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1376" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 3 4 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1376</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Youtport~1_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Youtport~1</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1841" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[24]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1841" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1841" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1841" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 0 3 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1841</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^y_var~1_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^y_var~1_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1756" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[31]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1756" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1756" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1756" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 3 0 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1756</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^y_var~18_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^y_var~18_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1371" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[24]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[7].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1371" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1371" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1371" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1371" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1371" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 1 3 0 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1371</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Youtport~0_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Youtport~0</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1846" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[15]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1846" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1846" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1846" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 5 4 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1846</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^y_var~0_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^y_var~0_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1421" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[24]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1421" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1421" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1421" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1421" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1421" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 2 4 1 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1421</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Youtport~18_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Youtport~18</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1761" instance="clb[25]" mode="default">
		<inputs>
			<port name="I">open diffeq_paj_convert^ADD~48-5[1] diffeq_paj_convert^Yinport~6 diffeq_paj_convert^Yinport~7 open open open open open diffeq_paj_convert^Yinport~5 diffeq_paj_convert^reset open open diffeq_paj_convert^ADD~48-8[1] open open open diffeq_paj_convert^Yinport~17 diffeq_paj_convert^ADD~48-6[1] open open open diffeq_paj_convert^looping_FF diffeq_paj_convert^Yinport~4 diffeq_paj_convert^ADD~48-7[1] open open n1924 open open open open open open open open open diffeq_paj_convert^ADD~48-18[1] open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 open fle[2].out[1]-&gt;clbouts2 open fle[4].out[1]-&gt;clbouts2 open open fle[7].out[1]-&gt;clbouts2 open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">diffeq_paj_convert^clk</port>
		</clocks>
		<block name="n1516" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[10]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1516" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1516" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1516" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1516" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1516" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 0 2 4 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1516</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Youtport~7_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Youtport~7</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1811" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[22]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1811" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1811" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1811" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 5 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1811</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^y_var~7_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^y_var~7_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1511" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[22]-&gt;crossbar fle[2].out[1]-&gt;crossbar fle[3].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1511" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1511" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1511" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1511" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1511" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 2 3 4 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1511</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Youtport~6_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Youtport~6</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1816" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[10]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1816" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1816" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1816" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 0 2 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1816</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^y_var~6_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^y_var~6_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1506" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[22]-&gt;crossbar fle[4].out[1]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1506" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1506" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1506" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1506" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1506" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 3 4 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1506</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Youtport~5_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Youtport~5</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1821" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1821" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1821" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1821" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 0 3 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1821</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^y_var~5_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^y_var~5_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1761" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[10]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1761" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1761" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1761" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 3 0 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1761</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^y_var~17_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^y_var~17_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1501" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[22]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[7].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1501" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1501" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1501" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1501" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1501" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 1 3 0 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1501</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Youtport~4_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Youtport~4</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1826" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[1]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1826" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1826" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1826" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 5 4 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1826</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^y_var~4_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^y_var~4_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1416" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1416" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1416" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1416" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1416" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1416" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 2 4 1 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1416</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Youtport~17_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Youtport~17</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1766" instance="clb[26]" mode="default">
		<inputs>
			<port name="I">open diffeq_paj_convert^Yinport~16 open diffeq_paj_convert^ADD~48-17[1] n1924 open open diffeq_paj_convert^reset open open open diffeq_paj_convert^Yinport~11 diffeq_paj_convert^Yinport~8 open open open diffeq_paj_convert^Yinport~9 diffeq_paj_convert^ADD~48-11[1] open diffeq_paj_convert^ADD~48-12[1] open open open diffeq_paj_convert^Yinport~10 open diffeq_paj_convert^ADD~48-10[1] diffeq_paj_convert^looping_FF open open open open open open open open open open open open diffeq_paj_convert^ADD~48-9[1]</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 open fle[2].out[1]-&gt;clbouts2 open fle[4].out[1]-&gt;clbouts2 open open fle[7].out[1]-&gt;clbouts2 open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">diffeq_paj_convert^clk</port>
		</clocks>
		<block name="n1386" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1386" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1386" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1386" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1386" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1386" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 0 2 4 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1386</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Youtport~11_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Youtport~11</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1791" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[26]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[19]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1791" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1791" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1791" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 5 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1791</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^y_var~11_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^y_var~11_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1381" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[26]-&gt;crossbar fle[2].out[1]-&gt;crossbar fle[3].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1381" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1381" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1381" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1381" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1381" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 2 3 4 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1381</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Youtport~10_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Youtport~10</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1796" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[7]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1796" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1796" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1796" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 0 2 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1796</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^y_var~10_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^y_var~10_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1526" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[26]-&gt;crossbar fle[4].out[1]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1526" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1526" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1526" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1526" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1526" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 3 4 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1526</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Youtport~9_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Youtport~9</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1801" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[26]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1801" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1801" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1801" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 0 3 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1801</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^y_var~9_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^y_var~9_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1766" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1766" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1766" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1766" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 3 0 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1766</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^y_var~16_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^y_var~16_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1521" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[26]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[7].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1521" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1521" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1521" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1521" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1521" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 1 3 0 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1521</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Youtport~8_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Youtport~8</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1806" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[39]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1806" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1806" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1806" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 5 4 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1806</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^y_var~8_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^y_var~8_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1411" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[26]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1411" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1411" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1411" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1411" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1411" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 2 4 1 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1411</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Youtport~16_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Youtport~16</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1771" instance="clb[27]" mode="default">
		<inputs>
			<port name="I">diffeq_paj_convert^Yinport~12 diffeq_paj_convert^Yinport~14 open open open open open diffeq_paj_convert^reset open open open open diffeq_paj_convert^ADD~48-14[1] diffeq_paj_convert^ADD~49-13[1] diffeq_paj_convert^ADD~48-15[1] open open open diffeq_paj_convert^Yinport~15 open open diffeq_paj_convert^looping_FF open diffeq_paj_convert^Yinport~13 open diffeq_paj_convert^Xinport~12 diffeq_paj_convert^ADD~48-13[1] n1924 open open open open open open open open open open diffeq_paj_convert^ADD~48-16[1] open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 open open fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 open fle[4].out[1]-&gt;clbouts2 open open fle[7].out[1]-&gt;clbouts2 open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">diffeq_paj_convert^clk</port>
		</clocks>
		<block name="n1956" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[21]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1956" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1956" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1956" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 3 5 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1956</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^x_var~12_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^x_var~12_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1231" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1231" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1231" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1231" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1231" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1231" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 0 4 2 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1231</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Xoutport~12_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Xoutport~12</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1401" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[2].out[1]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1401" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1401" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1401" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1401" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1401" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 0 4 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1401</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Youtport~14_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Youtport~14</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1776" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[14]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[21]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1776" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1776" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1776" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 1 4 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1776</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^y_var~14_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^y_var~14_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1396" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[27]-&gt;crossbar fle[5].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1396" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1396" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1396" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1396" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1396" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 4 3 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1396</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Youtport~13_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Youtport~13</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1781" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[23]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1781" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1781" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1781" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 2 1 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1781</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^y_var~13_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^y_var~13_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1771" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[7]-&gt;crossbar fle[6].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1771" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1771" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1771" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 0 5 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1771</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^y_var~15_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^y_var~15_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1391" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1391" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1391" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1391" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1391" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1391" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 1 4 2 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1391</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Youtport~12_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Youtport~12</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1786" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[26]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1786" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1786" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1786" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 3 2 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1786</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^y_var~12_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^y_var~12_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1406" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1406" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1406" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1406" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1406" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1406" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 4 2 1 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1406</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Youtport~15_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Youtport~15</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1931" instance="clb[28]" mode="default">
		<inputs>
			<port name="I">diffeq_paj_convert^ADD~49-16[1] open n1936_1 diffeq_paj_convert^Xinport~16 diffeq_paj_convert^x_var~11_FF diffeq_paj_convert^Xinport~17 n1960 diffeq_paj_convert^reset open n1927_1 n1935 n1942_1 diffeq_paj_convert^x_var~12_FF diffeq_paj_convert^Aport~18 diffeq_paj_convert^ADD~49-18[1] diffeq_paj_convert^Aport~12 open diffeq_paj_convert^Aport~16 n1940 diffeq_paj_convert^Aport~15 diffeq_paj_convert^Aport~11 n1944 open open n1941_1 n1938 open diffeq_paj_convert^looping_FF open diffeq_paj_convert^x_var~18_FF diffeq_paj_convert^x_var~7_FF diffeq_paj_convert^Aport~17 open open diffeq_paj_convert^Xinport~15 diffeq_paj_convert^Aport~7 n1937_1 diffeq_paj_convert^ADD~49-17[1] open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 open open open open open open open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">diffeq_paj_convert^clk</port>
		</clocks>
		<block name="n1926_1" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar clb.I[9]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1926_1" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n1926_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1926_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 0 5 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1926_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n1939" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[35]-&gt;crossbar open clb.I[12]-&gt;crossbar clb.I[15]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1939" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n1934" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n1934" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n1934" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1934" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
									<port_rotation_map name="in">0 1 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1934</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="n1939" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n1939" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n1939" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1939" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open open 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1939</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="n1925" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[24]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[4]-&gt;crossbar fle[1].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1925" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n1925" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1925" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 2 0 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1925</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n1924" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[19]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1924" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n1924" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1924" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 5 4 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1924</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n1958" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[29]-&gt;crossbar open fle[7].out[0]-&gt;crossbar clb.I[13]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1958" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1958" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n1958" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n1958" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1958" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 1 open 3 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1958</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="n1941" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[34]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1941" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1941" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1941" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 1 5 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1941</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^x_var~15_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^x_var~15_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1931" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[7]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar fle[6].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1931" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1931" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1931" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 4 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1931</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^x_var~17_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^x_var~17_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1959" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[31]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1959" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n1959" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1959" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 4 5 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1959</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n1936" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[27]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1936" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1936" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1936" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 5 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1936</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^x_var~16_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^x_var~16_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1955" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar open clb.I[31]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1955" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1955" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n1955" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n1955" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1955" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 open 0 1 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1955</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1946" instance="clb[29]" mode="default">
		<inputs>
			<port name="I">open open diffeq_paj_convert^Aport~12 diffeq_paj_convert^x_var~9_FF open diffeq_paj_convert^Aport~9 diffeq_paj_convert^ADD~49-9[1] open diffeq_paj_convert^x_var~12_FF diffeq_paj_convert^reset diffeq_paj_convert^ADD~49-15[1] diffeq_paj_convert^Aport~8 diffeq_paj_convert^ADD~49-14[1] open open diffeq_paj_convert^Aport~14 n1924 diffeq_paj_convert^Aport~13 diffeq_paj_convert^ADD~49-8[1] open open diffeq_paj_convert^Xinport~14 open diffeq_paj_convert^Xinport~8 open diffeq_paj_convert^looping_FF open open open diffeq_paj_convert^Xinport~7 open open open open open diffeq_paj_convert^Xinport~13 open diffeq_paj_convert^Aport~7 open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open open open fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 open fle[7].out[1]-&gt;clbouts2 open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">diffeq_paj_convert^clk</port>
		</clocks>
		<block name="n1936_1" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar open clb.I[3]-&gt;crossbar clb.I[11]-&gt;crossbar fle[2].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1936_1" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1936_1" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n1936_1" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n1936_1" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1936_1" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open 0 3 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1936_1</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="n1981" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[18]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[29]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1981" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1981" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1981" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 1 4 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1981</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^x_var~7_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^x_var~7_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1976" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[23]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[25]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1976" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1976" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1976" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 2 1 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1976</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^x_var~8_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^x_var~8_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1935" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[37]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1935" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1935" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n1935" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n1935" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1935" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 2 1 3 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1935</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="n1236" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[1]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[9]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[16]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1236" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1236" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1236" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1236" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1236" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 3 1 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1236</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Xoutport~13_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Xoutport~13</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1241" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[25]-&gt;crossbar fle[5].out[1]-&gt;crossbar clb.I[16]-&gt;crossbar fle[6].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1241" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1241" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1241" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1241" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1241" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 3 4 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1241</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Xoutport~14_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Xoutport~14</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1946" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[21]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1946" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1946" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1946" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 4 5 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1946</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^x_var~14_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^x_var~14_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1940" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar open fle[8].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[8]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1940" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1940" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n1940" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n1940" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1940" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 open 1 0 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1940</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="n1951" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[35]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[12]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1951" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1951" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1951" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 4 5 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1951</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^x_var~13_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^x_var~13_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1941_1" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar clb.I[15]-&gt;crossbar fle[6].out[0]-&gt;crossbar open clb.I[17]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1941_1" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n1960" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n1960" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n1960" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1960" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1960</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="n1941_1" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n1941_1" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n1941_1" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1941_1" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 1 0 open 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1941_1</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1971" instance="clb[30]" mode="default">
		<inputs>
			<port name="I">open diffeq_paj_convert^Aport~9 open diffeq_paj_convert^Aport~2 diffeq_paj_convert^Xinport~9 diffeq_paj_convert^Aport~1 open diffeq_paj_convert^x_var~1_FF open diffeq_paj_convert^x_var~17_FF open open diffeq_paj_convert^ADD~49-10[1] diffeq_paj_convert^Xinport~2 n1924 open open diffeq_paj_convert^ADD~49-3[1] open diffeq_paj_convert^x_var~16_FF diffeq_paj_convert^x_var~15_FF diffeq_paj_convert^reset open diffeq_paj_convert^x_var~8_FF open open open diffeq_paj_convert^Aport~0 open open open diffeq_paj_convert^Aport~10 open diffeq_paj_convert^x_var~10_FF open open open diffeq_paj_convert^looping_FF open diffeq_paj_convert^x_var~0_FF</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open open open open fle[6].out[0]-&gt;clbouts1 open open open open open fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 open fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">diffeq_paj_convert^clk</port>
		</clocks>
		<block name="n1929" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1929" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n1929" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1929" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 1 4 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1929</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n2006" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[21]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n2006" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n2006" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n2006" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 4 1 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2006</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^x_var~2_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^x_var~2_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1246" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[37]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1246" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1246" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1246" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1246" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1246" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 0 1 2 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1246</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Xoutport~15_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Xoutport~15</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1251" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[21]-&gt;crossbar fle[3].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1251" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1251" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1251" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1251" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1251" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 0 3 1 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1251</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Xoutport~16_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Xoutport~16</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1256" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar clb.I[9]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[14]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1256" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1256" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1256" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1256" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1256" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 0 4 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1256</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Xoutport~17_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Xoutport~17</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1361" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[1]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1361" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1361" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1361" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1361" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1361" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 1 2 3 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1361</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Xoutport~8_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Xoutport~8</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1971" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[12]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1971" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1971" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1971" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 1 5 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1971</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^x_var~9_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^x_var~9_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1221" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[33]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1221" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1221" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1221" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1221" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1221" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 3 2 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1221</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Xoutport~10_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Xoutport~10</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1366" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[21]-&gt;crossbar fle[6].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1366" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1366" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1366" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1366" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1366" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 4 2 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1366</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Xoutport~9_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Xoutport~9</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1937_1" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[1]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1937_1" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1937_1" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n1937_1" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n1937_1" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1937_1" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">3 0 1 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1937_1</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1986" instance="clb[31]" mode="default">
		<inputs>
			<port name="I">diffeq_paj_convert^reset diffeq_paj_convert^Aport~6 diffeq_paj_convert^ADD~49-6[1] open open open n1924 open diffeq_paj_convert^looping_FF open open diffeq_paj_convert^Xinport~4 open diffeq_paj_convert^ADD~49-4[1] open n1929 open diffeq_paj_convert^Aport~5 open open open diffeq_paj_convert^Aport~3 open diffeq_paj_convert^Aport~4 diffeq_paj_convert^Xinport~5 open open diffeq_paj_convert^ADD~49-7[1] open open open diffeq_paj_convert^Xinport~6 diffeq_paj_convert^Xinport~3 open open open diffeq_paj_convert^ADD~49-5[1] open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">diffeq_paj_convert^clk</port>
		</clocks>
		<block name="n1351" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[8]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1351" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1351" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1351" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1351" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1351" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 2 4 1 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1351</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Xoutport~6_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Xoutport~6</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1930" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar fle[7].out[0]-&gt;crossbar open clb.I[23]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1930" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1930" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n1930" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n1930" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1930" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 3 2 open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1930</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="n1996" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[6]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1996" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1996" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1996" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 1 0 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1996</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^x_var~4_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^x_var~4_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1931_1" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar open fle[4].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[17]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1931_1" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1931_1" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n1931_1" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n1931_1" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1931_1" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 open 1 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1931_1</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="n1991" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[24]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1991" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1991" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1991" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 2 1 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1991</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^x_var~5_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^x_var~5_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1932_1" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar open clb.I[17]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1932_1" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1932_1" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n1932_1" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n1932_1" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1932_1" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 0 1 open 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1932_1</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="n1986" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[27]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1986" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1986" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1986" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 4 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1986</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^x_var~6_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^x_var~6_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n2001" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[6]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n2001" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n2001" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n2001" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 3 1 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2001</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^x_var~3_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^x_var~3_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1927_1" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[5].out[1]-&gt;crossbar fle[1].out[1]-&gt;crossbar fle[3].out[1]-&gt;crossbar fle[9].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1927_1" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n1927_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1927_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 3 2 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1927_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n1933" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[21]-&gt;crossbar open fle[7].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1933" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n1928" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n1928" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n1928" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1928" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 0 open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1928</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="n1933" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n1933" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n1933" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1933" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
									<port_rotation_map name="in">1 0 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1933</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1851" instance="clb[32]" mode="default">
		<inputs>
			<port name="I">open open open open open open open diffeq_paj_convert^Xinport~1 diffeq_paj_convert^ADD~49-1[1] open open diffeq_paj_convert^Xinport~0 open diffeq_paj_convert^reset diffeq_paj_convert^x_var~30_FF diffeq_paj_convert^x_var~3_FF open diffeq_paj_convert^x_var~27_FF open open open diffeq_paj_convert^ADD~49-2[1] open n1924 open diffeq_paj_convert^looping_FF open open open open diffeq_paj_convert^x_var~28_FF open open open open diffeq_paj_convert^x_var~26_FF open open open diffeq_paj_convert^x_var~29_FF</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 open fle[7].out[1]-&gt;clbouts2 open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">diffeq_paj_convert^clk</port>
		</clocks>
		<block name="n1331" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1331" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1331" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1331" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1331" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1331" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 0 2 1 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1331</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Xoutport~30_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Xoutport~30</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1326" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[15]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[13]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1326" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1326" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1326" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1326" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1326" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 3 0 4 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1326</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Xoutport~3_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Xoutport~3</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1321" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[39]-&gt;crossbar fle[2].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1321" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1321" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1321" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1321" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1321" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 1 2 0 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1321</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Xoutport~29_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Xoutport~29</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1316" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[30]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1316" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1316" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1316" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1316" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1316" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 4 2 3 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1316</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Xoutport~28_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Xoutport~28</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1311" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[23]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1311" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1311" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1311" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1311" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1311" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 2 4 0 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1311</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Xoutport~27_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Xoutport~27</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1306" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[1]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1306" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1306" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1306" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1306" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1306" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 2 0 1 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1306</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Xoutport~26_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Xoutport~26</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1851" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[13]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[11]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1851" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1851" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1851" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 4 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1851</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^x_var~0_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^x_var~0_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1216" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar fle[7].out[1]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1216" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1216" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1216" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1216" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1216" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 4 0 1 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1216</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Xoutport~1_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Xoutport~1</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1856" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[25]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1856" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1856" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n1856" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 2 5 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1856</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="diffeq_paj_convert^x_var~1_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">diffeq_paj_convert^x_var~1_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1211" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[25]-&gt;crossbar fle[9].out[1]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1211" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1211" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1211" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1211" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1211" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 3 4 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1211</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Xoutport~0_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Xoutport~0</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1121" instance="clb[33]" mode="default">
		<inputs>
			<port name="I">open open open open diffeq_paj_convert^reset diffeq_paj_convert^x_var~4_FF diffeq_paj_convert^y_var~21_FF diffeq_paj_convert^x_var~25_FF open diffeq_paj_convert^x_var~2_FF n1924 open diffeq_paj_convert^looping_FF diffeq_paj_convert^x_var~7_FF open diffeq_paj_convert^x_var~18_FF open open open open open diffeq_paj_convert^x_var~31_FF open open diffeq_paj_convert^u_var~21_FF diffeq_paj_convert^x_var~24_FF open diffeq_paj_convert^x_var~5_FF open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open fle[6].out[0]-&gt;clbouts1 open open open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 open fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">diffeq_paj_convert^clk</port>
		</clocks>
		<block name="n1261" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[12]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1261" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1261" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1261" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1261" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1261" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 4 2 1 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1261</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Xoutport~18_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Xoutport~18</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1271" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1271" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1271" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1271" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1271" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1271" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 1 2 3 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1271</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Xoutport~2_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Xoutport~2</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1296" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[12]-&gt;crossbar fle[2].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1296" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1296" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1296" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1296" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1296" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 0 1 3 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1296</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Xoutport~24_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Xoutport~24</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1301" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1301" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1301" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1301" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1301" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1301" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 4 3 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1301</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Xoutport~25_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Xoutport~25</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1336" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[12]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[4]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1336" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1336" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1336" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1336" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1336" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 3 4 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1336</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Xoutport~31_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Xoutport~31</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1441" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar fle[5].out[1]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[4]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1441" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1441" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1441" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1441" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1441" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 4 3 2 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1441</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Youtport~21_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Youtport~21</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1121" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[4]-&gt;crossbar fle[6].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1121" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1121" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1121" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1121" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1121" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 2 3 1 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1121</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Uoutport~21_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Uoutport~21</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="n1356" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[10]-&gt;crossbar fle[7].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1356" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1356" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1356" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1356" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1356" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 3 0 2 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1356</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Xoutport~7_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Xoutport~7</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1346" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[27]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[12]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1346" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1346" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1346" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1346" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1346" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 2 0 4 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1346</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Xoutport~5_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Xoutport~5</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1341" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[12]-&gt;crossbar fle[9].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1341" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1341" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1341" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1341" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1341" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 2 0 3 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1341</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Xoutport~4_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Xoutport~4</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1146" instance="clb[34]" mode="default">
		<inputs>
			<port name="I">open open open open open n1924 open open open open open open open diffeq_paj_convert^reset diffeq_paj_convert^u_var~27_FF open open diffeq_paj_convert^looping_FF open diffeq_paj_convert^u_var~26_FF open open diffeq_paj_convert^u_var~28_FF open open open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open fle[6].out[0]-&gt;clbouts1 open open open open open open open open open open open fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">diffeq_paj_convert^clk</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="n1146" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1146" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n1146" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1146" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1146" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1146" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 4 1 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1146</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Uoutport~26_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Uoutport~26</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="open" instance="fle[7]" />
		<block name="n1151" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[13]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1151" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1151" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1151" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1151" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1151" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 3 2 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1151</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Uoutport~27_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Uoutport~27</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n1156" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[17]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n1156" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n1156" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n1156" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1156" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1156" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 3 4 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1156</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="diffeq_paj_convert^Uoutport~28_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">diffeq_paj_convert^Uoutport~28</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="vcc" instance="clb[35]" mode="default">
		<inputs>
			<port name="I">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open fle[6].out[0]-&gt;clbouts1 open open open open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="vcc" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="vcc" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="vcc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="vcc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="vcc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="vcc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">vcc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="open" instance="fle[7]" />
		<block name="open" instance="fle[8]" />
		<block name="open" instance="fle[9]" />
	</block>
	<block name="gnd" instance="clb[36]" mode="default">
		<inputs>
			<port name="I">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open fle[6].out[0]-&gt;clbouts1 open open open open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="gnd" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="gnd" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="gnd" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="gnd" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="gnd" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="gnd" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">gnd</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="open" instance="fle[7]" />
		<block name="open" instance="fle[8]" />
		<block name="open" instance="fle[9]" />
	</block>
	<block name="out:diffeq_paj_convert^Xoutport~0" instance="io[37]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Xoutport~0</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Xoutport~0" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Xoutport~1" instance="io[38]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Xoutport~1</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Xoutport~1" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Xoutport~2" instance="io[39]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Xoutport~2</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Xoutport~2" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Xoutport~3" instance="io[40]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Xoutport~3</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Xoutport~3" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Xoutport~4" instance="io[41]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Xoutport~4</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Xoutport~4" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Xoutport~5" instance="io[42]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Xoutport~5</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Xoutport~5" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Xoutport~6" instance="io[43]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Xoutport~6</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Xoutport~6" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Xoutport~7" instance="io[44]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Xoutport~7</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Xoutport~7" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Xoutport~8" instance="io[45]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Xoutport~8</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Xoutport~8" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Xoutport~9" instance="io[46]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Xoutport~9</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Xoutport~9" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Xoutport~10" instance="io[47]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Xoutport~10</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Xoutport~10" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Xoutport~11" instance="io[48]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Xoutport~11</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Xoutport~11" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Xoutport~12" instance="io[49]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Xoutport~12</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Xoutport~12" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Xoutport~13" instance="io[50]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Xoutport~13</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Xoutport~13" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Xoutport~14" instance="io[51]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Xoutport~14</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Xoutport~14" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Xoutport~15" instance="io[52]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Xoutport~15</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Xoutport~15" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Xoutport~16" instance="io[53]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Xoutport~16</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Xoutport~16" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Xoutport~17" instance="io[54]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Xoutport~17</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Xoutport~17" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Xoutport~18" instance="io[55]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Xoutport~18</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Xoutport~18" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Xoutport~19" instance="io[56]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Xoutport~19</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Xoutport~19" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Xoutport~20" instance="io[57]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Xoutport~20</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Xoutport~20" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Xoutport~21" instance="io[58]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Xoutport~21</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Xoutport~21" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Xoutport~22" instance="io[59]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Xoutport~22</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Xoutport~22" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Xoutport~23" instance="io[60]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Xoutport~23</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Xoutport~23" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Xoutport~24" instance="io[61]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Xoutport~24</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Xoutport~24" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Xoutport~25" instance="io[62]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Xoutport~25</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Xoutport~25" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Xoutport~26" instance="io[63]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Xoutport~26</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Xoutport~26" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Xoutport~27" instance="io[64]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Xoutport~27</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Xoutport~27" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Xoutport~28" instance="io[65]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Xoutport~28</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Xoutport~28" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Xoutport~29" instance="io[66]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Xoutport~29</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Xoutport~29" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Xoutport~30" instance="io[67]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Xoutport~30</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Xoutport~30" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Xoutport~31" instance="io[68]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Xoutport~31</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Xoutport~31" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Youtport~0" instance="io[69]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Youtport~0</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Youtport~0" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Youtport~1" instance="io[70]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Youtport~1</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Youtport~1" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Youtport~2" instance="io[71]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Youtport~2</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Youtport~2" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Youtport~3" instance="io[72]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Youtport~3</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Youtport~3" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Youtport~4" instance="io[73]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Youtport~4</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Youtport~4" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Youtport~5" instance="io[74]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Youtport~5</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Youtport~5" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Youtport~6" instance="io[75]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Youtport~6</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Youtport~6" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Youtport~7" instance="io[76]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Youtport~7</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Youtport~7" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Youtport~8" instance="io[77]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Youtport~8</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Youtport~8" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Youtport~9" instance="io[78]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Youtport~9</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Youtport~9" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Youtport~10" instance="io[79]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Youtport~10</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Youtport~10" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Youtport~11" instance="io[80]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Youtport~11</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Youtport~11" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Youtport~12" instance="io[81]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Youtport~12</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Youtport~12" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Youtport~13" instance="io[82]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Youtport~13</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Youtport~13" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Youtport~14" instance="io[83]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Youtport~14</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Youtport~14" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Youtport~15" instance="io[84]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Youtport~15</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Youtport~15" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Youtport~16" instance="io[85]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Youtport~16</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Youtport~16" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Youtport~17" instance="io[86]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Youtport~17</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Youtport~17" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Youtport~18" instance="io[87]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Youtport~18</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Youtport~18" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Youtport~19" instance="io[88]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Youtport~19</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Youtport~19" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Youtport~20" instance="io[89]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Youtport~20</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Youtport~20" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Youtport~21" instance="io[90]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Youtport~21</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Youtport~21" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Youtport~22" instance="io[91]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Youtport~22</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Youtport~22" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Youtport~23" instance="io[92]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Youtport~23</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Youtport~23" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Youtport~24" instance="io[93]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Youtport~24</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Youtport~24" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Youtport~25" instance="io[94]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Youtport~25</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Youtport~25" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Youtport~26" instance="io[95]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Youtport~26</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Youtport~26" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Youtport~27" instance="io[96]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Youtport~27</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Youtport~27" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Youtport~28" instance="io[97]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Youtport~28</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Youtport~28" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Youtport~29" instance="io[98]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Youtport~29</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Youtport~29" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Youtport~30" instance="io[99]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Youtport~30</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Youtport~30" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Youtport~31" instance="io[100]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Youtport~31</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Youtport~31" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Uoutport~0" instance="io[101]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Uoutport~0</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Uoutport~0" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Uoutport~1" instance="io[102]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Uoutport~1</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Uoutport~1" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Uoutport~2" instance="io[103]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Uoutport~2</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Uoutport~2" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Uoutport~3" instance="io[104]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Uoutport~3</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Uoutport~3" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Uoutport~4" instance="io[105]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Uoutport~4</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Uoutport~4" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Uoutport~5" instance="io[106]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Uoutport~5</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Uoutport~5" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Uoutport~6" instance="io[107]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Uoutport~6</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Uoutport~6" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Uoutport~7" instance="io[108]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Uoutport~7</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Uoutport~7" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Uoutport~8" instance="io[109]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Uoutport~8</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Uoutport~8" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Uoutport~9" instance="io[110]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Uoutport~9</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Uoutport~9" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Uoutport~10" instance="io[111]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Uoutport~10</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Uoutport~10" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Uoutport~11" instance="io[112]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Uoutport~11</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Uoutport~11" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Uoutport~12" instance="io[113]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Uoutport~12</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Uoutport~12" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Uoutport~13" instance="io[114]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Uoutport~13</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Uoutport~13" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Uoutport~14" instance="io[115]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Uoutport~14</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Uoutport~14" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Uoutport~15" instance="io[116]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Uoutport~15</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Uoutport~15" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Uoutport~16" instance="io[117]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Uoutport~16</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Uoutport~16" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Uoutport~17" instance="io[118]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Uoutport~17</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Uoutport~17" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Uoutport~18" instance="io[119]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Uoutport~18</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Uoutport~18" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Uoutport~19" instance="io[120]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Uoutport~19</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Uoutport~19" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Uoutport~20" instance="io[121]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Uoutport~20</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Uoutport~20" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Uoutport~21" instance="io[122]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Uoutport~21</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Uoutport~21" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Uoutport~22" instance="io[123]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Uoutport~22</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Uoutport~22" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Uoutport~23" instance="io[124]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Uoutport~23</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Uoutport~23" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Uoutport~24" instance="io[125]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Uoutport~24</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Uoutport~24" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Uoutport~25" instance="io[126]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Uoutport~25</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Uoutport~25" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Uoutport~26" instance="io[127]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Uoutport~26</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Uoutport~26" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Uoutport~27" instance="io[128]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Uoutport~27</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Uoutport~27" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Uoutport~28" instance="io[129]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Uoutport~28</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Uoutport~28" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Uoutport~29" instance="io[130]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Uoutport~29</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Uoutport~29" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Uoutport~30" instance="io[131]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Uoutport~30</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Uoutport~30" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:diffeq_paj_convert^Uoutport~31" instance="io[132]" mode="outpad">
		<inputs>
			<port name="outpad">diffeq_paj_convert^Uoutport~31</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:diffeq_paj_convert^Uoutport~31" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Xinport~0" instance="io[133]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Xinport~0" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Xinport~0</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Xinport~1" instance="io[134]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Xinport~1" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Xinport~1</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Xinport~2" instance="io[135]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Xinport~2" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Xinport~2</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Xinport~3" instance="io[136]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Xinport~3" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Xinport~3</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Xinport~4" instance="io[137]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Xinport~4" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Xinport~4</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Xinport~5" instance="io[138]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Xinport~5" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Xinport~5</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Xinport~6" instance="io[139]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Xinport~6" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Xinport~6</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Xinport~7" instance="io[140]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Xinport~7" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Xinport~7</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Xinport~8" instance="io[141]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Xinport~8" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Xinport~8</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Xinport~9" instance="io[142]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Xinport~9" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Xinport~9</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Xinport~10" instance="io[143]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Xinport~10" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Xinport~10</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Xinport~11" instance="io[144]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Xinport~11" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Xinport~11</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Xinport~12" instance="io[145]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Xinport~12" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Xinport~12</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Xinport~13" instance="io[146]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Xinport~13" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Xinport~13</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Xinport~14" instance="io[147]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Xinport~14" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Xinport~14</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Xinport~15" instance="io[148]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Xinport~15" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Xinport~15</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Xinport~16" instance="io[149]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Xinport~16" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Xinport~16</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Xinport~17" instance="io[150]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Xinport~17" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Xinport~17</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Xinport~18" instance="io[151]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Xinport~18" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Xinport~18</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Xinport~19" instance="io[152]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Xinport~19" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Xinport~19</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Xinport~20" instance="io[153]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Xinport~20" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Xinport~20</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Xinport~21" instance="io[154]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Xinport~21" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Xinport~21</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Xinport~22" instance="io[155]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Xinport~22" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Xinport~22</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Xinport~23" instance="io[156]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Xinport~23" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Xinport~23</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Xinport~24" instance="io[157]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Xinport~24" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Xinport~24</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Xinport~25" instance="io[158]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Xinport~25" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Xinport~25</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Xinport~26" instance="io[159]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Xinport~26" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Xinport~26</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Xinport~27" instance="io[160]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Xinport~27" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Xinport~27</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Xinport~28" instance="io[161]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Xinport~28" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Xinport~28</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Xinport~29" instance="io[162]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Xinport~29" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Xinport~29</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Xinport~30" instance="io[163]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Xinport~30" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Xinport~30</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Xinport~31" instance="io[164]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Xinport~31" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Xinport~31</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Yinport~0" instance="io[165]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Yinport~0" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Yinport~0</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Yinport~1" instance="io[166]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Yinport~1" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Yinport~1</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Yinport~2" instance="io[167]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Yinport~2" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Yinport~2</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Yinport~3" instance="io[168]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Yinport~3" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Yinport~3</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Yinport~4" instance="io[169]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Yinport~4" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Yinport~4</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Yinport~5" instance="io[170]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Yinport~5" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Yinport~5</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Yinport~6" instance="io[171]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Yinport~6" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Yinport~6</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Yinport~7" instance="io[172]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Yinport~7" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Yinport~7</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Yinport~8" instance="io[173]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Yinport~8" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Yinport~8</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Yinport~9" instance="io[174]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Yinport~9" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Yinport~9</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Yinport~10" instance="io[175]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Yinport~10" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Yinport~10</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Yinport~11" instance="io[176]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Yinport~11" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Yinport~11</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Yinport~12" instance="io[177]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Yinport~12" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Yinport~12</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Yinport~13" instance="io[178]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Yinport~13" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Yinport~13</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Yinport~14" instance="io[179]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Yinport~14" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Yinport~14</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Yinport~15" instance="io[180]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Yinport~15" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Yinport~15</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Yinport~16" instance="io[181]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Yinport~16" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Yinport~16</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Yinport~17" instance="io[182]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Yinport~17" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Yinport~17</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Yinport~18" instance="io[183]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Yinport~18" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Yinport~18</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Yinport~19" instance="io[184]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Yinport~19" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Yinport~19</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Yinport~20" instance="io[185]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Yinport~20" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Yinport~20</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Yinport~21" instance="io[186]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Yinport~21" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Yinport~21</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Yinport~22" instance="io[187]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Yinport~22" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Yinport~22</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Yinport~23" instance="io[188]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Yinport~23" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Yinport~23</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Yinport~24" instance="io[189]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Yinport~24" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Yinport~24</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Yinport~25" instance="io[190]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Yinport~25" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Yinport~25</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Yinport~26" instance="io[191]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Yinport~26" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Yinport~26</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Yinport~27" instance="io[192]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Yinport~27" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Yinport~27</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Yinport~28" instance="io[193]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Yinport~28" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Yinport~28</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Yinport~29" instance="io[194]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Yinport~29" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Yinport~29</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Yinport~30" instance="io[195]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Yinport~30" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Yinport~30</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Yinport~31" instance="io[196]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Yinport~31" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Yinport~31</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Uinport~0" instance="io[197]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Uinport~0" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Uinport~0</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Uinport~1" instance="io[198]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Uinport~1" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Uinport~1</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Uinport~2" instance="io[199]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Uinport~2" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Uinport~2</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Uinport~3" instance="io[200]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Uinport~3" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Uinport~3</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Uinport~4" instance="io[201]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Uinport~4" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Uinport~4</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Uinport~5" instance="io[202]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Uinport~5" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Uinport~5</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Uinport~6" instance="io[203]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Uinport~6" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Uinport~6</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Uinport~7" instance="io[204]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Uinport~7" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Uinport~7</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Uinport~8" instance="io[205]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Uinport~8" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Uinport~8</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Uinport~9" instance="io[206]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Uinport~9" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Uinport~9</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Uinport~10" instance="io[207]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Uinport~10" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Uinport~10</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Uinport~11" instance="io[208]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Uinport~11" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Uinport~11</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Uinport~12" instance="io[209]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Uinport~12" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Uinport~12</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Uinport~13" instance="io[210]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Uinport~13" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Uinport~13</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Uinport~14" instance="io[211]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Uinport~14" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Uinport~14</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Uinport~15" instance="io[212]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Uinport~15" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Uinport~15</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Uinport~16" instance="io[213]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Uinport~16" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Uinport~16</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Uinport~17" instance="io[214]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Uinport~17" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Uinport~17</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Uinport~18" instance="io[215]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Uinport~18" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Uinport~18</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Uinport~19" instance="io[216]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Uinport~19" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Uinport~19</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Uinport~20" instance="io[217]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Uinport~20" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Uinport~20</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Uinport~21" instance="io[218]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Uinport~21" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Uinport~21</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Uinport~22" instance="io[219]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Uinport~22" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Uinport~22</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Uinport~23" instance="io[220]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Uinport~23" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Uinport~23</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Uinport~24" instance="io[221]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Uinport~24" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Uinport~24</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Uinport~25" instance="io[222]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Uinport~25" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Uinport~25</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Uinport~26" instance="io[223]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Uinport~26" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Uinport~26</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Uinport~27" instance="io[224]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Uinport~27" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Uinport~27</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Uinport~28" instance="io[225]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Uinport~28" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Uinport~28</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Uinport~29" instance="io[226]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Uinport~29" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Uinport~29</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Uinport~30" instance="io[227]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Uinport~30" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Uinport~30</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Uinport~31" instance="io[228]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Uinport~31" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Uinport~31</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Aport~0" instance="io[229]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Aport~0" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Aport~0</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Aport~1" instance="io[230]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Aport~1" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Aport~1</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Aport~2" instance="io[231]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Aport~2" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Aport~2</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Aport~3" instance="io[232]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Aport~3" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Aport~3</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Aport~4" instance="io[233]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Aport~4" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Aport~4</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Aport~5" instance="io[234]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Aport~5" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Aport~5</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Aport~6" instance="io[235]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Aport~6" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Aport~6</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Aport~7" instance="io[236]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Aport~7" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Aport~7</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Aport~8" instance="io[237]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Aport~8" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Aport~8</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Aport~9" instance="io[238]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Aport~9" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Aport~9</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Aport~10" instance="io[239]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Aport~10" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Aport~10</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Aport~11" instance="io[240]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Aport~11" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Aport~11</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Aport~12" instance="io[241]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Aport~12" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Aport~12</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Aport~13" instance="io[242]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Aport~13" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Aport~13</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Aport~14" instance="io[243]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Aport~14" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Aport~14</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Aport~15" instance="io[244]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Aport~15" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Aport~15</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Aport~16" instance="io[245]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Aport~16" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Aport~16</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Aport~17" instance="io[246]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Aport~17" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Aport~17</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Aport~18" instance="io[247]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Aport~18" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Aport~18</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Aport~19" instance="io[248]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Aport~19" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Aport~19</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Aport~20" instance="io[249]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Aport~20" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Aport~20</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Aport~21" instance="io[250]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Aport~21" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Aport~21</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Aport~22" instance="io[251]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Aport~22" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Aport~22</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Aport~23" instance="io[252]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Aport~23" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Aport~23</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Aport~24" instance="io[253]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Aport~24" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Aport~24</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Aport~25" instance="io[254]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Aport~25" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Aport~25</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Aport~26" instance="io[255]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Aport~26" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Aport~26</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Aport~27" instance="io[256]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Aport~27" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Aport~27</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Aport~28" instance="io[257]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Aport~28" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Aport~28</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Aport~29" instance="io[258]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Aport~29" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Aport~29</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Aport~30" instance="io[259]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Aport~30" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Aport~30</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^Aport~31" instance="io[260]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^Aport~31" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^Aport~31</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^DXport~0" instance="io[261]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^DXport~0" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^DXport~0</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^DXport~1" instance="io[262]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^DXport~1" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^DXport~1</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^DXport~2" instance="io[263]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^DXport~2" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^DXport~2</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^DXport~3" instance="io[264]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^DXport~3" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^DXport~3</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^DXport~4" instance="io[265]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^DXport~4" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^DXport~4</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^DXport~5" instance="io[266]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^DXport~5" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^DXport~5</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^DXport~6" instance="io[267]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^DXport~6" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^DXport~6</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^DXport~7" instance="io[268]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^DXport~7" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^DXport~7</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^DXport~8" instance="io[269]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^DXport~8" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^DXport~8</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^DXport~9" instance="io[270]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^DXport~9" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^DXport~9</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^DXport~10" instance="io[271]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^DXport~10" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^DXport~10</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^DXport~11" instance="io[272]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^DXport~11" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^DXport~11</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^DXport~12" instance="io[273]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^DXport~12" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^DXport~12</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^DXport~13" instance="io[274]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^DXport~13" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^DXport~13</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^DXport~14" instance="io[275]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^DXport~14" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^DXport~14</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^DXport~15" instance="io[276]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^DXport~15" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^DXport~15</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^DXport~16" instance="io[277]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^DXport~16" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^DXport~16</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^DXport~17" instance="io[278]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^DXport~17" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^DXport~17</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^DXport~18" instance="io[279]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^DXport~18" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^DXport~18</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^DXport~19" instance="io[280]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^DXport~19" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^DXport~19</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^DXport~20" instance="io[281]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^DXport~20" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^DXport~20</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^DXport~21" instance="io[282]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^DXport~21" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^DXport~21</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^DXport~22" instance="io[283]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^DXport~22" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^DXport~22</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^DXport~23" instance="io[284]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^DXport~23" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^DXport~23</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^DXport~24" instance="io[285]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^DXport~24" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^DXport~24</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^DXport~25" instance="io[286]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^DXport~25" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^DXport~25</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^DXport~26" instance="io[287]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^DXport~26" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^DXport~26</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^DXport~27" instance="io[288]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^DXport~27" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^DXport~27</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^DXport~28" instance="io[289]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^DXport~28" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^DXport~28</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^DXport~29" instance="io[290]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^DXport~29" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^DXport~29</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^DXport~30" instance="io[291]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^DXport~30" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^DXport~30</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^DXport~31" instance="io[292]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^DXport~31" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^DXport~31</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^clk" instance="io[293]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^clk" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^clk</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="diffeq_paj_convert^reset" instance="io[294]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="diffeq_paj_convert^reset" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">diffeq_paj_convert^reset</port>
			</outputs>
			<clocks />
		</block>
	</block>
</block>
