<stg><name>axi_interfaces</name>


<trans_list>

<trans id="41" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %d_o) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %d_i) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @axi_interfaces_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i4 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln19 = icmp eq i4 %i_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln19, label %.preheader.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln20 = zext i4 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %acc_addr = getelementptr inbounds [8 x i32]* @acc, i64 0, i64 %zext_ln20

]]></Node>
<StgValue><ssdm name="acc_addr"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:3  store i32 0, i32* %acc_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:0  %i_1 = phi i6 [ %i_2, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="6">
<![CDATA[
.preheader:1  %rem = trunc i6 %i_1 to i3

]]></Node>
<StgValue><ssdm name="rem"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:2  %icmp_ln24 = icmp eq i6 %i_1, -32

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:4  %i_2 = add i6 1, %i_1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln24, label %4, label %3

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="3">
<![CDATA[
:1  %zext_ln26 = zext i3 %rem to i64

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %acc_addr_1 = getelementptr inbounds [8 x i32]* @acc, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="acc_addr_1"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="3">
<![CDATA[
:3  %acc_load = load i32* %acc_addr_1, align 4

]]></Node>
<StgValue><ssdm name="acc_load"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="6">
<![CDATA[
:4  %zext_ln26_1 = zext i6 %i_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_1"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %d_i_addr = getelementptr [32 x i32]* %d_i, i64 0, i64 %zext_ln26_1

]]></Node>
<StgValue><ssdm name="d_i_addr"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="5">
<![CDATA[
:6  %d_i_load = load i32* %d_i_addr, align 4

]]></Node>
<StgValue><ssdm name="d_i_load"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln30"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="3">
<![CDATA[
:3  %acc_load = load i32* %acc_addr_1, align 4

]]></Node>
<StgValue><ssdm name="acc_load"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="5">
<![CDATA[
:6  %d_i_load = load i32* %d_i_addr, align 4

]]></Node>
<StgValue><ssdm name="d_i_load"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %add_ln26 = add nsw i32 %acc_load, %d_i_load

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
:8  store i32 %add_ln26, i32* %acc_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %d_o_addr = getelementptr [32 x i32]* %d_o, i64 0, i64 %zext_ln26_1

]]></Node>
<StgValue><ssdm name="d_o_addr"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:10  store i32 %add_ln26, i32* %d_o_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="47" name="d_o" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="d_o"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="48" name="d_i" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="d_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="49" name="acc" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="acc"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="51" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="50" toId="5">
</dataflow>
<dataflow id="52" from="d_o" to="specbitsmap_ln0" fromId="47" toId="5">
</dataflow>
<dataflow id="53" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="54" from="d_i" to="specbitsmap_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="56" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="58" from="axi_interfaces_str" to="spectopmodule_ln0" fromId="57" toId="7">
</dataflow>
<dataflow id="60" from="StgValue_59" to="i_0" fromId="59" toId="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="61" from="br_ln19" to="i_0" fromId="8" toId="9">
</dataflow>
<dataflow id="62" from="i" to="i_0" fromId="12" toId="9">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="63" from="br_ln19" to="i_0" fromId="18" toId="9">
<BackEdge/>
</dataflow>
<dataflow id="64" from="i_0" to="icmp_ln19" fromId="9" toId="10">
</dataflow>
<dataflow id="66" from="StgValue_65" to="icmp_ln19" fromId="65" toId="10">
</dataflow>
<dataflow id="68" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="67" toId="11">
</dataflow>
<dataflow id="70" from="StgValue_69" to="empty" fromId="69" toId="11">
</dataflow>
<dataflow id="71" from="StgValue_69" to="empty" fromId="69" toId="11">
</dataflow>
<dataflow id="72" from="StgValue_69" to="empty" fromId="69" toId="11">
</dataflow>
<dataflow id="73" from="i_0" to="i" fromId="9" toId="12">
</dataflow>
<dataflow id="75" from="StgValue_74" to="i" fromId="74" toId="12">
</dataflow>
<dataflow id="76" from="icmp_ln19" to="br_ln19" fromId="10" toId="13">
</dataflow>
<dataflow id="78" from="_ssdm_op_SpecLoopName" to="specloopname_ln19" fromId="77" toId="14">
</dataflow>
<dataflow id="80" from="p_str" to="specloopname_ln19" fromId="79" toId="14">
</dataflow>
<dataflow id="81" from="i_0" to="zext_ln20" fromId="9" toId="15">
</dataflow>
<dataflow id="82" from="acc" to="acc_addr" fromId="49" toId="16">
</dataflow>
<dataflow id="84" from="StgValue_83" to="acc_addr" fromId="83" toId="16">
</dataflow>
<dataflow id="85" from="zext_ln20" to="acc_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="87" from="StgValue_86" to="store_ln20" fromId="86" toId="17">
</dataflow>
<dataflow id="88" from="acc_addr" to="store_ln20" fromId="16" toId="17">
</dataflow>
<dataflow id="89" from="i_2" to="i_1" fromId="24" toId="20">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="90" from="br_ln24" to="i_1" fromId="40" toId="20">
<BackEdge/>
</dataflow>
<dataflow id="92" from="StgValue_91" to="i_1" fromId="91" toId="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="93" from="br_ln24" to="i_1" fromId="19" toId="20">
</dataflow>
<dataflow id="94" from="i_1" to="rem" fromId="20" toId="21">
</dataflow>
<dataflow id="95" from="i_1" to="icmp_ln24" fromId="20" toId="22">
</dataflow>
<dataflow id="97" from="StgValue_96" to="icmp_ln24" fromId="96" toId="22">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="67" toId="23">
</dataflow>
<dataflow id="100" from="StgValue_99" to="empty_2" fromId="99" toId="23">
</dataflow>
<dataflow id="101" from="StgValue_99" to="empty_2" fromId="99" toId="23">
</dataflow>
<dataflow id="102" from="StgValue_99" to="empty_2" fromId="99" toId="23">
</dataflow>
<dataflow id="104" from="StgValue_103" to="i_2" fromId="103" toId="24">
</dataflow>
<dataflow id="105" from="i_1" to="i_2" fromId="20" toId="24">
</dataflow>
<dataflow id="106" from="icmp_ln24" to="br_ln24" fromId="22" toId="25">
</dataflow>
<dataflow id="107" from="rem" to="zext_ln26" fromId="21" toId="26">
</dataflow>
<dataflow id="108" from="acc" to="acc_addr_1" fromId="49" toId="27">
</dataflow>
<dataflow id="109" from="StgValue_83" to="acc_addr_1" fromId="83" toId="27">
</dataflow>
<dataflow id="110" from="zext_ln26" to="acc_addr_1" fromId="26" toId="27">
</dataflow>
<dataflow id="111" from="acc_addr_1" to="acc_load" fromId="27" toId="28">
</dataflow>
<dataflow id="112" from="i_1" to="zext_ln26_1" fromId="20" toId="29">
</dataflow>
<dataflow id="113" from="d_i" to="d_i_addr" fromId="48" toId="30">
</dataflow>
<dataflow id="114" from="StgValue_83" to="d_i_addr" fromId="83" toId="30">
</dataflow>
<dataflow id="115" from="zext_ln26_1" to="d_i_addr" fromId="29" toId="30">
</dataflow>
<dataflow id="116" from="d_i_addr" to="d_i_load" fromId="30" toId="31">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecLoopName" to="specloopname_ln24" fromId="77" toId="33">
</dataflow>
<dataflow id="119" from="p_str1" to="specloopname_ln24" fromId="118" toId="33">
</dataflow>
<dataflow id="120" from="acc_addr_1" to="acc_load" fromId="27" toId="34">
</dataflow>
<dataflow id="121" from="d_i_addr" to="d_i_load" fromId="30" toId="35">
</dataflow>
<dataflow id="122" from="acc_load" to="add_ln26" fromId="34" toId="36">
</dataflow>
<dataflow id="123" from="d_i_load" to="add_ln26" fromId="35" toId="36">
</dataflow>
<dataflow id="124" from="add_ln26" to="store_ln26" fromId="36" toId="37">
</dataflow>
<dataflow id="125" from="acc_addr_1" to="store_ln26" fromId="27" toId="37">
</dataflow>
<dataflow id="126" from="d_o" to="d_o_addr" fromId="47" toId="38">
</dataflow>
<dataflow id="127" from="StgValue_83" to="d_o_addr" fromId="83" toId="38">
</dataflow>
<dataflow id="128" from="zext_ln26_1" to="d_o_addr" fromId="29" toId="38">
</dataflow>
<dataflow id="129" from="add_ln26" to="store_ln27" fromId="36" toId="39">
</dataflow>
<dataflow id="130" from="d_o_addr" to="store_ln27" fromId="38" toId="39">
</dataflow>
<dataflow id="131" from="icmp_ln19" to="StgValue_2" fromId="10" toId="2">
</dataflow>
<dataflow id="132" from="icmp_ln24" to="StgValue_3" fromId="22" toId="3">
</dataflow>
</dataflows>


</stg>
